   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 2
  11              		.file	"hal_pwm_lld.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.pwm_lld_init,"ax",%progbits
  16              		.align	1
  17              		.global	pwm_lld_init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	pwm_lld_init:
  25              	.LFB187:
  26              		.file 1 "lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c"
   1:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*
   2:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
   3:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
   4:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     Licensed under the Apache License, Version 2.0 (the "License");
   5:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     you may not use this file except in compliance with the License.
   6:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     You may obtain a copy of the License at
   7:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
   8:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****         http://www.apache.org/licenses/LICENSE-2.0
   9:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  10:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     Unless required by applicable law or agreed to in writing, software
  11:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     distributed under the License is distributed on an "AS IS" BASIS,
  12:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  13:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     See the License for the specific language governing permissions and
  14:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     limitations under the License.
  15:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** */
  16:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  17:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  18:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @file    TIMv1/hal_pwm_lld.c
  19:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   STM32 PWM subsystem low level driver header.
  20:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
  21:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @addtogroup PWM
  22:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @{
  23:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  24:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  25:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #include "hal.h"
  26:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  27:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if HAL_USE_PWM || defined(__DOXYGEN__)
  28:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  29:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
  30:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /* Driver local definitions.                                                 */
  31:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
  32:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  33:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
  34:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /* Driver exported variables.                                                */
  35:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
  36:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  37:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  38:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD1 driver identifier.
  39:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD1 allocates the complex timer TIM1 when enabled.
  40:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  41:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1 || defined(__DOXYGEN__)
  42:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD1;
  43:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  44:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  45:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  46:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD2 driver identifier.
  47:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD2 allocates the timer TIM2 when enabled.
  48:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  49:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM2 || defined(__DOXYGEN__)
  50:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD2;
  51:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  52:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  53:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  54:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD3 driver identifier.
  55:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD3 allocates the timer TIM3 when enabled.
  56:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  57:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM3 || defined(__DOXYGEN__)
  58:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD3;
  59:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  60:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  61:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  62:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD4 driver identifier.
  63:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD4 allocates the timer TIM4 when enabled.
  64:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  65:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM4 || defined(__DOXYGEN__)
  66:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD4;
  67:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  68:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  69:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  70:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD5 driver identifier.
  71:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD5 allocates the timer TIM5 when enabled.
  72:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  73:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM5 || defined(__DOXYGEN__)
  74:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD5;
  75:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  76:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  77:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  78:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD8 driver identifier.
  79:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD8 allocates the timer TIM8 when enabled.
  80:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  81:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM8 || defined(__DOXYGEN__)
  82:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD8;
  83:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  84:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  85:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  86:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD9 driver identifier.
  87:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD9 allocates the timer TIM9 when enabled.
  88:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  89:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM9 || defined(__DOXYGEN__)
  90:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD9;
  91:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  92:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  93:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
  94:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD15 driver identifier.
  95:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD15 allocates the timer TIM15 when enabled.
  96:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
  97:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM15 || defined(__DOXYGEN__)
  98:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD15;
  99:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 100:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 101:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 102:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD16 driver identifier.
 103:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD16 allocates the timer TIM16 when enabled.
 104:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 105:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM16 || defined(__DOXYGEN__)
 106:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD16;
 107:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 108:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 109:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 110:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   PWMD17 driver identifier.
 111:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The driver PWMD17 allocates the timer TIM17 when enabled.
 112:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 113:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM17 || defined(__DOXYGEN__)
 114:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** PWMDriver PWMD17;
 115:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 116:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 117:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 118:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /* Driver local variables and types.                                         */
 119:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 120:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 121:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 122:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /* Driver local functions.                                                   */
 123:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 124:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 125:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 126:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /* Driver interrupt handlers.                                                */
 127:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 128:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 129:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1 || defined(__DOXYGEN__)
 130:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM1_SUPPRESS_ISR)
 131:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM1_UP_HANDLER)
 132:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM1_UP_HANDLER not defined"
 133:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 134:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 135:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM1 update interrupt handler.
 136:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    It is assumed that this interrupt is only activated if the callback
 137:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          pointer is not equal to @p NULL in order to not perform an extra
 138:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          check in a potentially critical interrupt handler.
 139:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 140:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 141:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 142:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM1_UP_HANDLER) {
 143:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 144:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 145:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 146:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD1);
 147:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 148:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 149:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 150:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 151:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM1_CC_HANDLER)
 152:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM1_CC_HANDLER not defined"
 153:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 154:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 155:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM1 compare interrupt handler.
 156:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    It is assumed that the various sources are only activated if the
 157:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          associated callback pointer is not equal to @p NULL in order to not
 158:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          perform an extra check in a potentially critical interrupt handler.
 159:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 160:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 161:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 162:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM1_CC_HANDLER) {
 163:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 164:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 165:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 166:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD1);
 167:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 168:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 169:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 170:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM1_SUPPRESS_ISR) */
 171:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM1 */
 172:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 173:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM2 || defined(__DOXYGEN__)
 174:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM2_SUPPRESS_ISR)
 175:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM2_HANDLER)
 176:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM2_HANDLER not defined"
 177:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 178:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 179:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM2 interrupt handler.
 180:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 181:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 182:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 183:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 184:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 185:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 186:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 187:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD2);
 188:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 189:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 190:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 191:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM2_SUPPRESS_ISR) */
 192:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM2 */
 193:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 194:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM3 || defined(__DOXYGEN__)
 195:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM3_SUPPRESS_ISR)
 196:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM3_HANDLER)
 197:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM3_HANDLER not defined"
 198:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 199:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 200:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM3 interrupt handler.
 201:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 202:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 203:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 204:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM3_HANDLER) {
 205:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 206:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 207:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 208:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD3);
 209:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 210:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 211:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 212:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM3_SUPPRESS_ISR) */
 213:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM3 */
 214:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 215:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM4 || defined(__DOXYGEN__)
 216:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM4_SUPPRESS_ISR)
 217:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM4_HANDLER)
 218:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM4_HANDLER not defined"
 219:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 220:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 221:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM4 interrupt handler.
 222:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 223:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 224:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 225:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 226:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 227:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 228:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 229:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD4);
 230:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 231:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 232:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 233:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM4_SUPPRESS_ISR) */
 234:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM4 */
 235:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 236:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM5 || defined(__DOXYGEN__)
 237:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM5_SUPPRESS_ISR)
 238:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM5_HANDLER)
 239:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM5_HANDLER not defined"
 240:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 241:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 242:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM5 interrupt handler.
 243:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 244:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 245:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 246:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM5_HANDLER) {
 247:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 248:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 249:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 250:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD5);
 251:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 252:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 253:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 254:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM5_SUPPRESS_ISR) */
 255:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM5 */
 256:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 257:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM8 || defined(__DOXYGEN__)
 258:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM8_SUPPRESS_ISR)
 259:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM8_UP_HANDLER)
 260:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM8_UP_HANDLER not defined"
 261:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 262:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 263:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM8 update interrupt handler.
 264:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    It is assumed that this interrupt is only activated if the callback
 265:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          pointer is not equal to @p NULL in order to not perform an extra
 266:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          check in a potentially critical interrupt handler.
 267:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 268:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 269:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 270:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM8_UP_HANDLER) {
 271:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 272:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 273:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 274:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD8);
 275:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 276:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 277:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 278:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 279:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM8_CC_HANDLER)
 280:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM8_CC_HANDLER not defined"
 281:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 282:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 283:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM8 compare interrupt handler.
 284:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    It is assumed that the various sources are only activated if the
 285:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          associated callback pointer is not equal to @p NULL in order to not
 286:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          perform an extra check in a potentially critical interrupt handler.
 287:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 288:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 289:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 290:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM8_CC_HANDLER) {
 291:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 292:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 293:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 294:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD8);
 295:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 296:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 297:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 298:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM8_SUPPRESS_ISR) */
 299:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM8 */
 300:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 301:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM9 || defined(__DOXYGEN__)
 302:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM9_SUPPRESS_ISR)
 303:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM9_HANDLER)
 304:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "STM32_TIM9_HANDLER not defined"
 305:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 306:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 307:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   TIM9 interrupt handler.
 308:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 309:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @isr
 310:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 311:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** OSAL_IRQ_HANDLER(STM32_TIM9_HANDLER) {
 312:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 313:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_PROLOGUE();
 314:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 315:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwm_lld_serve_interrupt(&PWMD9);
 316:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 317:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   OSAL_IRQ_EPILOGUE();
 318:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 319:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM9_SUPPRESS_ISR) */
 320:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM9 */
 321:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 322:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM15 || defined(__DOXYGEN__)
 323:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM15_SUPPRESS_ISR)
 324:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "TIM15 ISR not defined by platform"
 325:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM15_SUPPRESS_ISR) */
 326:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM15 */
 327:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 328:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM16 || defined(__DOXYGEN__)
 329:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM16_SUPPRESS_ISR)
 330:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "TIM16 ISR not defined by platform"
 331:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM16_SUPPRESS_ISR) */
 332:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM16 */
 333:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 334:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM17 || defined(__DOXYGEN__)
 335:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM17_SUPPRESS_ISR)
 336:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #error "TIM17 ISR not defined by platform"
 337:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM17_SUPPRESS_ISR) */
 338:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_TIM17 */
 339:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 340:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 341:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /* Driver exported functions.                                                */
 342:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /*===========================================================================*/
 343:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 344:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 345:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Low level PWM driver initialization.
 346:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 347:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 348:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 349:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_init(void) {
  27              		.loc 1 349 25 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
 350:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 351:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1
 352:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 353:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD1);
 354:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD1.channels = STM32_TIM1_CHANNELS;
 355:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD1.tim = STM32_TIM1;
 356:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 357:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 358:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM2
 359:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 360:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD2);
 361:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD2.channels = STM32_TIM2_CHANNELS;
 362:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD2.tim = STM32_TIM2;
 363:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 364:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 365:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM3
 366:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 367:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD3);
  31              		.loc 1 367 3 view .LVU1
 349:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
  32              		.loc 1 349 25 is_stmt 0 view .LVU2
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37              		.loc 1 367 3 view .LVU3
  38 0002 044C     		ldr	r4, .L2
 368:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD3.channels = STM32_TIM3_CHANNELS;
 369:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD3.tim = STM32_TIM3;
 370:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 371:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 372:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM4
 373:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 374:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD4);
 375:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD4.channels = STM32_TIM4_CHANNELS;
 376:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD4.tim = STM32_TIM4;
 377:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 378:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 379:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM5
 380:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 381:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD5);
 382:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD5.channels = STM32_TIM5_CHANNELS;
 383:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD5.tim = STM32_TIM5;
 384:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 385:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 386:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM8
 387:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 388:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD8);
 389:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD8.channels = STM32_TIM8_CHANNELS;
 390:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD8.tim = STM32_TIM8;
 391:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 392:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 393:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM9
 394:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 395:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD9);
 396:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD9.channels = STM32_TIM9_CHANNELS;
 397:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD9.tim = STM32_TIM9;
 398:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 399:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 400:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM15
 401:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 402:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD15);
 403:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD15.channels = STM32_TIM15_CHANNELS;
 404:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD15.tim = STM32_TIM15;
 405:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 406:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 407:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM16
 408:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 409:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD16);
 410:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD16.channels = STM32_TIM16_CHANNELS;
 411:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD16.tim = STM32_TIM16;
 412:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 413:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 414:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM17
 415:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Driver initialization.*/
 416:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmObjectInit(&PWMD17);
 417:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD17.channels = STM32_TIM17_CHANNELS;
 418:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD17.tim = STM32_TIM17;
 419:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 420:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
  39              		.loc 1 420 1 view .LVU4
  40              		@ sp needed
 367:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD3.channels = STM32_TIM3_CHANNELS;
  41              		.loc 1 367 3 view .LVU5
  42 0004 2000     		movs	r0, r4
  43 0006 FFF7FEFF 		bl	pwmObjectInit
  44              	.LVL0:
 368:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD3.channels = STM32_TIM3_CHANNELS;
  45              		.loc 1 368 3 is_stmt 1 view .LVU6
 368:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   PWMD3.channels = STM32_TIM3_CHANNELS;
  46              		.loc 1 368 18 is_stmt 0 view .LVU7
  47 000a 0423     		movs	r3, #4
  48 000c 2374     		strb	r3, [r4, #16]
 369:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  49              		.loc 1 369 3 is_stmt 1 view .LVU8
 369:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
  50              		.loc 1 369 13 is_stmt 0 view .LVU9
  51 000e 024B     		ldr	r3, .L2+4
  52 0010 A361     		str	r3, [r4, #24]
  53              		.loc 1 420 1 view .LVU10
  54 0012 10BD     		pop	{r4, pc}
  55              	.L3:
  56              		.align	2
  57              	.L2:
  58 0014 00000000 		.word	.LANCHOR0
  59 0018 00040040 		.word	1073742848
  60              		.cfi_endproc
  61              	.LFE187:
  63              		.global	__aeabi_uidiv
  64              		.section	.text.pwm_lld_start,"ax",%progbits
  65              		.align	1
  66              		.global	pwm_lld_start
  67              		.syntax unified
  68              		.code	16
  69              		.thumb_func
  70              		.fpu softvfp
  72              	pwm_lld_start:
  73              	.LVL1:
  74              	.LFB188:
 421:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 422:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 423:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Configures and activates the PWM peripheral.
 424:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    Starting a driver that is already in the @p PWM_READY state
 425:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          disables all the active channels.
 426:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 427:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 428:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 429:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 430:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 431:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_start(PWMDriver *pwmp) {
  75              		.loc 1 431 37 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
 432:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t psc;
  79              		.loc 1 432 3 view .LVU12
 433:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t ccer;
  80              		.loc 1 433 3 view .LVU13
 434:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 435:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (pwmp->state == PWM_STOP) {
  81              		.loc 1 435 3 view .LVU14
  82              		.loc 1 435 6 is_stmt 0 view .LVU15
  83 0000 0378     		ldrb	r3, [r0]
 431:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t psc;
  84              		.loc 1 431 37 view .LVU16
  85 0002 70B5     		push	{r4, r5, r6, lr}
  86              		.cfi_def_cfa_offset 16
  87              		.cfi_offset 4, -16
  88              		.cfi_offset 5, -12
  89              		.cfi_offset 6, -8
  90              		.cfi_offset 14, -4
 431:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t psc;
  91              		.loc 1 431 37 view .LVU17
  92 0004 0400     		movs	r4, r0
  93              		.loc 1 435 6 view .LVU18
  94 0006 012B     		cmp	r3, #1
  95 0008 61D1     		bne	.L5
 436:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Clock activation and timer reset.*/
 437:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1
 438:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD1 == pwmp) {
 439:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM1(true);
 440:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM1();
 441:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM1_SUPPRESS_ISR)
 442:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_PWM_TIM1_IRQ_PRIORITY);
 443:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_PWM_TIM1_IRQ_PRIORITY);
 444:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 445:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM1CLK)
 446:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM1CLK;
 447:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 448:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK2;
 449:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 450:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 451:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 452:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 453:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM2
 454:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD2 == pwmp) {
 455:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM2(true);
 456:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM2();
 457:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM2_SUPPRESS_ISR)
 458:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM2_NUMBER, STM32_PWM_TIM2_IRQ_PRIORITY);
 459:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 460:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM2CLK)
 461:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM2CLK;
 462:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 463:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK1;
 464:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 465:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 466:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 467:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 468:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM3
 469:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD3 == pwmp) {
  96              		.loc 1 469 5 is_stmt 1 view .LVU19
  97              		.loc 1 469 8 is_stmt 0 view .LVU20
  98 000a 364B     		ldr	r3, .L27
  99 000c 9842     		cmp	r0, r3
 100 000e 12D1     		bne	.L6
 470:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM3(true);
 101              		.loc 1 470 7 is_stmt 1 view .LVU21
 102 0010 0221     		movs	r1, #2
 103 0012 354B     		ldr	r3, .L27+4
 471:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM3();
 472:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM3_SUPPRESS_ISR)
 473:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM3_NUMBER, STM32_PWM_TIM3_IRQ_PRIORITY);
 104              		.loc 1 473 7 is_stmt 0 view .LVU22
 105 0014 1020     		movs	r0, #16
 106              	.LVL2:
 470:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM3(true);
 107              		.loc 1 470 7 view .LVU23
 108 0016 DA69     		ldr	r2, [r3, #28]
 109 0018 0A43     		orrs	r2, r1
 110 001a DA61     		str	r2, [r3, #28]
 470:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM3(true);
 111              		.loc 1 470 7 is_stmt 1 view .LVU24
 112 001c DA69     		ldr	r2, [r3, #28]
 470:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM3(true);
 113              		.loc 1 470 26 view .LVU25
 471:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM3();
 114              		.loc 1 471 7 view .LVU26
 115 001e 1A69     		ldr	r2, [r3, #16]
 116 0020 0A43     		orrs	r2, r1
 117 0022 1A61     		str	r2, [r3, #16]
 471:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM3();
 118              		.loc 1 471 7 view .LVU27
 119 0024 1A69     		ldr	r2, [r3, #16]
 120 0026 8A43     		bics	r2, r1
 121 0028 1A61     		str	r2, [r3, #16]
 471:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM3();
 122              		.loc 1 471 7 view .LVU28
 123              		.loc 1 473 7 is_stmt 0 view .LVU29
 124 002a 0131     		adds	r1, r1, #1
 471:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM3();
 125              		.loc 1 471 7 view .LVU30
 126 002c 1B69     		ldr	r3, [r3, #16]
 471:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM3();
 127              		.loc 1 471 21 is_stmt 1 view .LVU31
 128              		.loc 1 473 7 view .LVU32
 129 002e FFF7FEFF 		bl	nvicEnableVector
 130              	.LVL3:
 474:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 475:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM3CLK)
 476:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM3CLK;
 477:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 478:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK1;
 131              		.loc 1 478 7 view .LVU33
 132              		.loc 1 478 19 is_stmt 0 view .LVU34
 133 0032 2E4B     		ldr	r3, .L27+8
 134 0034 6361     		str	r3, [r4, #20]
 135              	.L6:
 479:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 480:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 481:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 482:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 483:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM4
 484:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD4 == pwmp) {
 485:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM4(true);
 486:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM4();
 487:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM4_SUPPRESS_ISR)
 488:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM4_NUMBER, STM32_PWM_TIM4_IRQ_PRIORITY);
 489:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 490:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM4CLK)
 491:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM4CLK;
 492:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 493:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK1;
 494:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 495:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 496:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 497:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 498:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM5
 499:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD5 == pwmp) {
 500:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM5(true);
 501:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM5();
 502:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM5_SUPPRESS_ISR)
 503:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM5_NUMBER, STM32_PWM_TIM5_IRQ_PRIORITY);
 504:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 505:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM5CLK)
 506:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM5CLK;
 507:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 508:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK1;
 509:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 510:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 511:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 512:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 513:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM8
 514:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD8 == pwmp) {
 515:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM8(true);
 516:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM8();
 517:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM8_SUPPRESS_ISR)
 518:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM8_UP_NUMBER, STM32_PWM_TIM8_IRQ_PRIORITY);
 519:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM8_CC_NUMBER, STM32_PWM_TIM8_IRQ_PRIORITY);
 520:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 521:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM8CLK)
 522:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM8CLK;
 523:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 524:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK2;
 525:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 526:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 527:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 528:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 529:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM9
 530:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD9 == pwmp) {
 531:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM9(true);
 532:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM9();
 533:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM9_SUPPRESS_ISR)
 534:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicEnableVector(STM32_TIM9_NUMBER, STM32_PWM_TIM9_IRQ_PRIORITY);
 535:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 536:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM9CLK)
 537:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM9CLK;
 538:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 539:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK2;
 540:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 541:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 542:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 543:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 544:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM15
 545:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD15 == pwmp) {
 546:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM15(true);
 547:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM15();
 548:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM15CLK)
 549:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM15CLK;
 550:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 551:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK2;
 552:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 553:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 554:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 555:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 556:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM16
 557:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD16 == pwmp) {
 558:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM16(true);
 559:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM16();
 560:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM16CLK)
 561:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM16CLK;
 562:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 563:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK2;
 564:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 565:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 566:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 567:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 568:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM17
 569:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD17 == pwmp) {
 570:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccEnableTIM17(true);
 571:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccResetTIM17();
 572:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if defined(STM32_TIM17CLK)
 573:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIM17CLK;
 574:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 575:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->clock = STM32_TIMCLK2;
 576:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 577:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 578:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 579:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 580:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* All channels configured in PWM1 mode with preload enabled and will
 581:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****        stay that way until the driver is stopped.*/
 582:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCMR1 = STM32_TIM_CCMR1_OC1M(6) | STM32_TIM_CCMR1_OC1PE |
 136              		.loc 1 582 5 is_stmt 1 view .LVU35
 137              		.loc 1 582 9 is_stmt 0 view .LVU36
 138 0036 A369     		ldr	r3, [r4, #24]
 139              		.loc 1 582 22 view .LVU37
 140 0038 2D4A     		ldr	r2, .L27+12
 141 003a 9A61     		str	r2, [r3, #24]
 583:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                        STM32_TIM_CCMR1_OC2M(6) | STM32_TIM_CCMR1_OC2PE;
 584:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCMR2 = STM32_TIM_CCMR2_OC3M(6) | STM32_TIM_CCMR2_OC3PE |
 142              		.loc 1 584 5 is_stmt 1 view .LVU38
 143              		.loc 1 584 22 is_stmt 0 view .LVU39
 144 003c DA61     		str	r2, [r3, #28]
 145              	.L7:
 585:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                        STM32_TIM_CCMR2_OC4M(6) | STM32_TIM_CCMR2_OC4PE;
 586:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_TIM_MAX_CHANNELS > 4
 587:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCMR3 = STM32_TIM_CCMR3_OC5M(6) | STM32_TIM_CCMR3_OC5PE |
 588:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                        STM32_TIM_CCMR3_OC6M(6) | STM32_TIM_CCMR3_OC6PE;
 589:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 590:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 591:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   else {
 592:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Driver re-configuration scenario, it must be stopped first.*/
 593:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CR1    = 0;                  /* Timer disabled.              */
 594:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 595:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 596:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 597:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 598:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_TIM_MAX_CHANNELS > 4
 599:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (pwmp->channels > 4) {
 600:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->tim->CCXR[0] = 0;               /* Comparator 5 disabled.       */
 601:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       pwmp->tim->CCXR[1] = 0;               /* Comparator 6 disabled.       */
 602:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 603:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 604:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CNT  = 0;                    /* Counter reset to zero.       */
 605:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 606:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 607:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Timer configuration.*/
 608:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   psc = (pwmp->clock / pwmp->config->frequency) - 1;
 146              		.loc 1 608 3 is_stmt 1 view .LVU40
 147              		.loc 1 608 28 is_stmt 0 view .LVU41
 148 003e 6568     		ldr	r5, [r4, #4]
 149              		.loc 1 608 22 view .LVU42
 150 0040 6069     		ldr	r0, [r4, #20]
 151 0042 2968     		ldr	r1, [r5]
 152 0044 FFF7FEFF 		bl	__aeabi_uidiv
 153              	.LVL4:
 609:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   osalDbgAssert((psc <= 0xFFFF) &&
 610:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                 ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
 611:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                 "invalid frequency");
 612:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->PSC  = psc;
 613:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->ARR  = pwmp->period - 1;
 614:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CR2  = pwmp->config->cr2;
 615:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 616:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Output enables and polarities setup.*/
 617:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   ccer = 0;
 618:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 154              		.loc 1 618 42 view .LVU43
 155 0048 0F21     		movs	r1, #15
 613:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CR2  = pwmp->config->cr2;
 156              		.loc 1 613 34 view .LVU44
 157 004a A368     		ldr	r3, [r4, #8]
 612:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->ARR  = pwmp->period - 1;
 158              		.loc 1 612 7 view .LVU45
 159 004c A269     		ldr	r2, [r4, #24]
 613:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CR2  = pwmp->config->cr2;
 160              		.loc 1 613 34 view .LVU46
 161 004e 013B     		subs	r3, r3, #1
 608:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   osalDbgAssert((psc <= 0xFFFF) &&
 162              		.loc 1 608 7 view .LVU47
 163 0050 0138     		subs	r0, r0, #1
 164              	.LVL5:
 609:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                 ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
 165              		.loc 1 609 3 is_stmt 1 view .LVU48
 609:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                 ((psc + 1) * pwmp->config->frequency) == pwmp->clock,
 166              		.loc 1 609 3 view .LVU49
 612:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->ARR  = pwmp->period - 1;
 167              		.loc 1 612 3 view .LVU50
 612:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->ARR  = pwmp->period - 1;
 168              		.loc 1 612 19 is_stmt 0 view .LVU51
 169 0052 9062     		str	r0, [r2, #40]
 613:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CR2  = pwmp->config->cr2;
 170              		.loc 1 613 3 is_stmt 1 view .LVU52
 613:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CR2  = pwmp->config->cr2;
 171              		.loc 1 613 19 is_stmt 0 view .LVU53
 172 0054 D362     		str	r3, [r2, #44]
 614:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 173              		.loc 1 614 3 is_stmt 1 view .LVU54
 614:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 174              		.loc 1 614 19 is_stmt 0 view .LVU55
 175 0056 EB6A     		ldr	r3, [r5, #44]
 176 0058 5360     		str	r3, [r2, #4]
 617:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 177              		.loc 1 617 3 is_stmt 1 view .LVU56
 178              	.LVL6:
 179              		.loc 1 618 3 view .LVU57
 180              		.loc 1 618 42 is_stmt 0 view .LVU58
 181 005a EB68     		ldr	r3, [r5, #12]
 182 005c 1940     		ands	r1, r3
 183              		.loc 1 618 3 view .LVU59
 184 005e 0129     		cmp	r1, #1
 185 0060 3ED0     		beq	.L16
 617:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 186              		.loc 1 617 8 view .LVU60
 187 0062 0023     		movs	r3, #0
 188              		.loc 1 618 3 view .LVU61
 189 0064 0229     		cmp	r1, #2
 190 0066 01D1     		bne	.L9
 191              	.L8:
 192              	.LVL7:
 619:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_LOW:
 620:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC1P;
 621:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 622:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_HIGH:
 623:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC1E;
 193              		.loc 1 623 5 is_stmt 1 view .LVU62
 194              		.loc 1 623 10 is_stmt 0 view .LVU63
 195 0068 0123     		movs	r3, #1
 196 006a 0B43     		orrs	r3, r1
 197              	.LVL8:
 198              	.L9:
 624:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 625:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   default:
 626:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ;
 199              		.loc 1 626 5 is_stmt 1 view .LVU64
 627:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 628:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   switch (pwmp->config->channels[1].mode & PWM_OUTPUT_MASK) {
 200              		.loc 1 628 3 view .LVU65
 201              		.loc 1 628 42 is_stmt 0 view .LVU66
 202 006c 0F21     		movs	r1, #15
 203 006e 6869     		ldr	r0, [r5, #20]
 204              	.LVL9:
 205              		.loc 1 628 42 view .LVU67
 206 0070 0140     		ands	r1, r0
 207              		.loc 1 628 3 view .LVU68
 208 0072 0129     		cmp	r1, #1
 209 0074 03D0     		beq	.L10
 210 0076 0229     		cmp	r1, #2
 211 0078 03D1     		bne	.L11
 629:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_LOW:
 630:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC2P;
 212              		.loc 1 630 5 is_stmt 1 view .LVU69
 213              		.loc 1 630 10 is_stmt 0 view .LVU70
 214 007a 1E31     		adds	r1, r1, #30
 215 007c 0B43     		orrs	r3, r1
 216              	.LVL10:
 217              	.L10:
 631:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 632:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_HIGH:
 633:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC2E;
 218              		.loc 1 633 5 is_stmt 1 view .LVU71
 219              		.loc 1 633 10 is_stmt 0 view .LVU72
 220 007e 1021     		movs	r1, #16
 221 0080 0B43     		orrs	r3, r1
 222              	.LVL11:
 223              	.L11:
 634:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 635:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   default:
 636:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ;
 224              		.loc 1 636 5 is_stmt 1 view .LVU73
 637:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 638:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   switch (pwmp->config->channels[2].mode & PWM_OUTPUT_MASK) {
 225              		.loc 1 638 3 view .LVU74
 226              		.loc 1 638 42 is_stmt 0 view .LVU75
 227 0082 0F21     		movs	r1, #15
 228 0084 E869     		ldr	r0, [r5, #28]
 229 0086 0140     		ands	r1, r0
 230              		.loc 1 638 3 view .LVU76
 231 0088 0129     		cmp	r1, #1
 232 008a 04D0     		beq	.L12
 233              		.loc 1 638 3 view .LVU77
 234 008c 0229     		cmp	r1, #2
 235 008e 05D1     		bne	.L13
 639:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_LOW:
 640:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC3P;
 236              		.loc 1 640 5 is_stmt 1 view .LVU78
 237              		.loc 1 640 10 is_stmt 0 view .LVU79
 238 0090 FF31     		adds	r1, r1, #255
 239 0092 FF31     		adds	r1, r1, #255
 240 0094 0B43     		orrs	r3, r1
 241              	.LVL12:
 242              	.L12:
 641:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 642:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_HIGH:
 643:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC3E;
 243              		.loc 1 643 5 is_stmt 1 view .LVU80
 244              		.loc 1 643 10 is_stmt 0 view .LVU81
 245 0096 8021     		movs	r1, #128
 246 0098 4900     		lsls	r1, r1, #1
 247 009a 0B43     		orrs	r3, r1
 248              	.LVL13:
 249              	.L13:
 644:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 645:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   default:
 646:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ;
 250              		.loc 1 646 5 is_stmt 1 view .LVU82
 647:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 648:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   switch (pwmp->config->channels[3].mode & PWM_OUTPUT_MASK) {
 251              		.loc 1 648 3 view .LVU83
 252              		.loc 1 648 42 is_stmt 0 view .LVU84
 253 009c 0F21     		movs	r1, #15
 254 009e 686A     		ldr	r0, [r5, #36]
 255 00a0 0140     		ands	r1, r0
 256              		.loc 1 648 3 view .LVU85
 257 00a2 0129     		cmp	r1, #1
 258 00a4 04D0     		beq	.L14
 259              		.loc 1 648 3 view .LVU86
 260 00a6 0229     		cmp	r1, #2
 261 00a8 05D1     		bne	.L15
 649:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_LOW:
 650:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC4P;
 262              		.loc 1 650 5 is_stmt 1 view .LVU87
 263              		.loc 1 650 10 is_stmt 0 view .LVU88
 264 00aa 8021     		movs	r1, #128
 265 00ac 8901     		lsls	r1, r1, #6
 266 00ae 0B43     		orrs	r3, r1
 267              	.LVL14:
 268              	.L14:
 651:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 652:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   case PWM_OUTPUT_ACTIVE_HIGH:
 653:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ccer |= STM32_TIM_CCER_CC4E;
 269              		.loc 1 653 5 is_stmt 1 view .LVU89
 270              		.loc 1 653 10 is_stmt 0 view .LVU90
 271 00b0 8021     		movs	r1, #128
 272 00b2 4901     		lsls	r1, r1, #5
 273 00b4 0B43     		orrs	r3, r1
 274              	.LVL15:
 275              	.L15:
 654:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     /* Falls through.*/
 655:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   default:
 656:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     ;
 276              		.loc 1 656 5 is_stmt 1 view .LVU91
 657:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 658:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_ADVANCED
 659:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1 && !STM32_PWM_USE_TIM8
 660:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (&PWMD1 == pwmp) {
 661:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 662:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !STM32_PWM_USE_TIM1 && STM32_PWM_USE_TIM8
 663:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (&PWMD8 == pwmp) {
 664:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 665:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1 && STM32_PWM_USE_TIM8
 666:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if ((&PWMD1 == pwmp) || (&PWMD8 == pwmp)) {
 667:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 668:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     switch (pwmp->config->channels[0].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
 669:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW:
 670:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ccer |= STM32_TIM_CCER_CC1NP;
 671:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       /* Falls through.*/
 672:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH:
 673:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ccer |= STM32_TIM_CCER_CC1NE;
 674:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       /* Falls through.*/
 675:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     default:
 676:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ;
 677:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 678:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     switch (pwmp->config->channels[1].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
 679:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW:
 680:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ccer |= STM32_TIM_CCER_CC2NP;
 681:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       /* Falls through.*/
 682:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH:
 683:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ccer |= STM32_TIM_CCER_CC2NE;
 684:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       /* Falls through.*/
 685:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     default:
 686:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ;
 687:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 688:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     switch (pwmp->config->channels[2].mode & PWM_COMPLEMENTARY_OUTPUT_MASK) {
 689:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_LOW:
 690:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ccer |= STM32_TIM_CCER_CC3NP;
 691:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       /* Falls through.*/
 692:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     case PWM_COMPLEMENTARY_OUTPUT_ACTIVE_HIGH:
 693:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ccer |= STM32_TIM_CCER_CC3NE;
 694:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       /* Falls through.*/
 695:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     default:
 696:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       ;
 697:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 698:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 699:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* STM32_PWM_USE_ADVANCED*/
 700:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 701:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CCER  = ccer;
 277              		.loc 1 701 3 view .LVU92
 278              		.loc 1 701 20 is_stmt 0 view .LVU93
 279 00b6 1362     		str	r3, [r2, #32]
 702:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->EGR   = STM32_TIM_EGR_UG;      /* Update event.                */
 280              		.loc 1 702 3 is_stmt 1 view .LVU94
 281              		.loc 1 702 20 is_stmt 0 view .LVU95
 282 00b8 0123     		movs	r3, #1
 283              	.LVL16:
 284              		.loc 1 702 20 view .LVU96
 285 00ba 5361     		str	r3, [r2, #20]
 286              	.LVL17:
 703:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 287              		.loc 1 703 3 is_stmt 1 view .LVU97
 288              		.loc 1 703 20 is_stmt 0 view .LVU98
 289 00bc 0023     		movs	r3, #0
 704:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 290              		.loc 1 704 41 view .LVU99
 291 00be FF21     		movs	r1, #255
 703:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->SR    = 0;                     /* Clear pending IRQs.          */
 292              		.loc 1 703 20 view .LVU100
 293 00c0 1361     		str	r3, [r2, #16]
 294              		.loc 1 704 3 is_stmt 1 view .LVU101
 295              		.loc 1 704 41 is_stmt 0 view .LVU102
 296 00c2 2B6B     		ldr	r3, [r5, #48]
 705:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                      ~STM32_TIM_DIER_IRQ_MASK;
 706:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1 || STM32_PWM_USE_TIM8
 707:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_ADVANCED
 708:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->BDTR  = pwmp->config->bdtr | STM32_TIM_BDTR_MOE;
 709:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 710:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->BDTR  = STM32_TIM_BDTR_MOE;
 711:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 712:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 713:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Timer configured and started.*/
 714:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CR1   = STM32_TIM_CR1_ARPE | STM32_TIM_CR1_URS |
 715:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                      STM32_TIM_CR1_CEN;
 716:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 297              		.loc 1 716 1 view .LVU103
 298              		@ sp needed
 704:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 299              		.loc 1 704 41 view .LVU104
 300 00c4 8B43     		bics	r3, r1
 704:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->DIER  = pwmp->config->dier &   /* DMA-related DIER settings.   */
 301              		.loc 1 704 20 view .LVU105
 302 00c6 D360     		str	r3, [r2, #12]
 714:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                      STM32_TIM_CR1_CEN;
 303              		.loc 1 714 3 is_stmt 1 view .LVU106
 714:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                      STM32_TIM_CR1_CEN;
 304              		.loc 1 714 20 is_stmt 0 view .LVU107
 305 00c8 8523     		movs	r3, #133
 306 00ca 1360     		str	r3, [r2]
 307              	.LVL18:
 308              		.loc 1 716 1 view .LVU108
 309 00cc 70BD     		pop	{r4, r5, r6, pc}
 310              	.LVL19:
 311              	.L5:
 593:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 312              		.loc 1 593 5 is_stmt 1 view .LVU109
 593:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 313              		.loc 1 593 23 is_stmt 0 view .LVU110
 314 00ce 0022     		movs	r2, #0
 593:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 315              		.loc 1 593 9 view .LVU111
 316 00d0 8369     		ldr	r3, [r0, #24]
 593:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 317              		.loc 1 593 23 view .LVU112
 318 00d2 1A60     		str	r2, [r3]
 594:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 319              		.loc 1 594 5 is_stmt 1 view .LVU113
 594:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 320              		.loc 1 594 23 is_stmt 0 view .LVU114
 321 00d4 5A63     		str	r2, [r3, #52]
 595:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 322              		.loc 1 595 5 is_stmt 1 view .LVU115
 595:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[2] = 0;                  /* Comparator 3 disabled.       */
 323              		.loc 1 595 23 is_stmt 0 view .LVU116
 324 00d6 9A63     		str	r2, [r3, #56]
 596:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 325              		.loc 1 596 5 is_stmt 1 view .LVU117
 596:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[3] = 0;                  /* Comparator 4 disabled.       */
 326              		.loc 1 596 23 is_stmt 0 view .LVU118
 327 00d8 DA63     		str	r2, [r3, #60]
 597:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_TIM_MAX_CHANNELS > 4
 328              		.loc 1 597 5 is_stmt 1 view .LVU119
 597:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_TIM_MAX_CHANNELS > 4
 329              		.loc 1 597 23 is_stmt 0 view .LVU120
 330 00da 1A64     		str	r2, [r3, #64]
 604:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 331              		.loc 1 604 5 is_stmt 1 view .LVU121
 604:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 332              		.loc 1 604 21 is_stmt 0 view .LVU122
 333 00dc 5A62     		str	r2, [r3, #36]
 334 00de AEE7     		b	.L7
 335              	.LVL20:
 336              	.L16:
 617:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   switch (pwmp->config->channels[0].mode & PWM_OUTPUT_MASK) {
 337              		.loc 1 617 8 view .LVU123
 338 00e0 0021     		movs	r1, #0
 339 00e2 C1E7     		b	.L8
 340              	.L28:
 341              		.align	2
 342              	.L27:
 343 00e4 00000000 		.word	.LANCHOR0
 344 00e8 00100240 		.word	1073876992
 345 00ec 006CDC02 		.word	48000000
 346 00f0 68680000 		.word	26728
 347              		.cfi_endproc
 348              	.LFE188:
 350              		.section	.text.pwm_lld_stop,"ax",%progbits
 351              		.align	1
 352              		.global	pwm_lld_stop
 353              		.syntax unified
 354              		.code	16
 355              		.thumb_func
 356              		.fpu softvfp
 358              	pwm_lld_stop:
 359              	.LVL21:
 360              	.LFB189:
 717:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 718:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 719:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Deactivates the PWM peripheral.
 720:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 721:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 722:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 723:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 724:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 725:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_stop(PWMDriver *pwmp) {
 361              		.loc 1 725 36 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 726:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 727:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* If in ready state then disables the PWM clock.*/
 728:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (pwmp->state == PWM_READY) {
 365              		.loc 1 728 3 view .LVU125
 725:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 366              		.loc 1 725 36 is_stmt 0 view .LVU126
 367 0000 10B5     		push	{r4, lr}
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 4, -8
 370              		.cfi_offset 14, -4
 371              		.loc 1 728 6 view .LVU127
 372 0002 0478     		ldrb	r4, [r0]
 373 0004 022C     		cmp	r4, #2
 374 0006 0FD1     		bne	.L29
 729:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CR1  = 0;                    /* Timer disabled.              */
 375              		.loc 1 729 5 is_stmt 1 view .LVU128
 376              		.loc 1 729 21 is_stmt 0 view .LVU129
 377 0008 0022     		movs	r2, #0
 378              		.loc 1 729 9 view .LVU130
 379 000a 8369     		ldr	r3, [r0, #24]
 380              		.loc 1 729 21 view .LVU131
 381 000c 1A60     		str	r2, [r3]
 730:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->DIER = 0;                    /* All IRQs disabled.           */
 382              		.loc 1 730 5 is_stmt 1 view .LVU132
 383              		.loc 1 730 21 is_stmt 0 view .LVU133
 384 000e DA60     		str	r2, [r3, #12]
 731:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->SR   = 0;                    /* Clear eventual pending IRQs. */
 385              		.loc 1 731 5 is_stmt 1 view .LVU134
 386              		.loc 1 731 21 is_stmt 0 view .LVU135
 387 0010 1A61     		str	r2, [r3, #16]
 732:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1 || STM32_PWM_USE_TIM8
 733:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->BDTR  = 0;
 734:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 735:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 736:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM1
 737:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD1 == pwmp) {
 738:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM1_SUPPRESS_ISR)
 739:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM1_UP_NUMBER);
 740:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM1_CC_NUMBER);
 741:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 742:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM1();
 743:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 744:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 745:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 746:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM2
 747:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD2 == pwmp) {
 748:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM2_SUPPRESS_ISR)
 749:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM2_NUMBER);
 750:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 751:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM2();
 752:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 753:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 754:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 755:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM3
 756:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD3 == pwmp) {
 388              		.loc 1 756 5 is_stmt 1 view .LVU136
 389              		.loc 1 756 8 is_stmt 0 view .LVU137
 390 0012 064B     		ldr	r3, .L33
 391 0014 9842     		cmp	r0, r3
 392 0016 07D1     		bne	.L29
 757:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM3_SUPPRESS_ISR)
 758:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM3_NUMBER);
 393              		.loc 1 758 7 is_stmt 1 view .LVU138
 394 0018 1020     		movs	r0, #16
 395              	.LVL22:
 396              		.loc 1 758 7 is_stmt 0 view .LVU139
 397 001a FFF7FEFF 		bl	nvicDisableVector
 398              	.LVL23:
 759:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 760:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM3();
 399              		.loc 1 760 7 is_stmt 1 view .LVU140
 400 001e 044B     		ldr	r3, .L33+4
 401 0020 DA69     		ldr	r2, [r3, #28]
 402 0022 A243     		bics	r2, r4
 403 0024 DA61     		str	r2, [r3, #28]
 404              		.loc 1 760 7 view .LVU141
 405 0026 DB69     		ldr	r3, [r3, #28]
 406              		.loc 1 760 23 view .LVU142
 407              	.L29:
 761:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 762:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 763:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 764:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM4
 765:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD4 == pwmp) {
 766:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM4_SUPPRESS_ISR)
 767:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM4_NUMBER);
 768:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 769:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM4();
 770:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 771:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 772:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 773:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM5
 774:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD5 == pwmp) {
 775:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM5_SUPPRESS_ISR)
 776:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM5_NUMBER);
 777:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 778:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM5();
 779:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 780:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 781:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 782:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM8
 783:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD8 == pwmp) {
 784:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM8_SUPPRESS_ISR)
 785:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM8_UP_NUMBER);
 786:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM8_CC_NUMBER);
 787:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 788:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM8();
 789:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 790:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 791:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 792:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM9
 793:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD9 == pwmp) {
 794:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if !defined(STM32_TIM9_SUPPRESS_ISR)
 795:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       nvicDisableVector(STM32_TIM9_NUMBER);
 796:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 797:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM9();
 798:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 799:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 800:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 801:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM15
 802:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD15 == pwmp) {
 803:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM15();
 804:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 805:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 806:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 807:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM16
 808:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD16 == pwmp) {
 809:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM16();
 810:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 811:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 812:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 813:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_PWM_USE_TIM17
 814:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     if (&PWMD17 == pwmp) {
 815:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       rccDisableTIM17();
 816:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     }
 817:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 818:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 819:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 408              		.loc 1 819 1 is_stmt 0 view .LVU143
 409              		@ sp needed
 410 0028 10BD     		pop	{r4, pc}
 411              	.L34:
 412 002a C046     		.align	2
 413              	.L33:
 414 002c 00000000 		.word	.LANCHOR0
 415 0030 00100240 		.word	1073876992
 416              		.cfi_endproc
 417              	.LFE189:
 419              		.section	.text.pwm_lld_enable_channel,"ax",%progbits
 420              		.align	1
 421              		.global	pwm_lld_enable_channel
 422              		.syntax unified
 423              		.code	16
 424              		.thumb_func
 425              		.fpu softvfp
 427              	pwm_lld_enable_channel:
 428              	.LVL24:
 429              	.LFB190:
 820:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 821:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 822:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Enables a PWM channel.
 823:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 824:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @post    The channel is active using the specified configuration.
 825:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The function has effect at the next cycle start.
 826:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    Channel notification is not enabled.
 827:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 828:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 829:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 830:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] width     PWM pulse width as clock pulses number
 831:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 832:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 833:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 834:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_enable_channel(PWMDriver *pwmp,
 835:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                             pwmchannel_t channel,
 836:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                             pwmcnt_t width) {
 430              		.loc 1 836 45 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 837:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 838:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Changing channel duty cycle on the fly.*/
 839:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_TIM_MAX_CHANNELS <= 4
 840:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CCR[channel] = width;
 435              		.loc 1 840 3 view .LVU145
 436              		.loc 1 840 7 is_stmt 0 view .LVU146
 437 0000 8369     		ldr	r3, [r0, #24]
 438              		.loc 1 840 27 view .LVU147
 439 0002 0C31     		adds	r1, r1, #12
 440              	.LVL25:
 441              		.loc 1 840 27 view .LVU148
 442 0004 8900     		lsls	r1, r1, #2
 443 0006 5918     		adds	r1, r3, r1
 444 0008 4A60     		str	r2, [r1, #4]
 841:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 842:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (channel < 4)
 843:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[channel] = width;
 844:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   else
 845:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCXR[channel - 4] = width;
 846:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 847:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 445              		.loc 1 847 1 view .LVU149
 446              		@ sp needed
 447 000a 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE190:
 451              		.section	.text.pwm_lld_disable_channel,"ax",%progbits
 452              		.align	1
 453              		.global	pwm_lld_disable_channel
 454              		.syntax unified
 455              		.code	16
 456              		.thumb_func
 457              		.fpu softvfp
 459              	pwm_lld_disable_channel:
 460              	.LVL26:
 461              	.LFB191:
 848:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 849:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 850:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Disables a PWM channel and its notification.
 851:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 852:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @post    The channel is disabled and its output line returned to the
 853:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          idle state.
 854:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    The function has effect at the next cycle start.
 855:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 856:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 857:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 858:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 859:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 860:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 861:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_disable_channel(PWMDriver *pwmp, pwmchannel_t channel) {
 462              		.loc 1 861 69 is_stmt 1 view -0
 463              		.cfi_startproc
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466              		@ link register save eliminated.
 862:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 863:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_TIM_MAX_CHANNELS <= 4
 864:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->CCR[channel] = 0;
 467              		.loc 1 864 3 view .LVU151
 468              		.loc 1 864 27 is_stmt 0 view .LVU152
 469 0000 0B00     		movs	r3, r1
 470              		.loc 1 864 7 view .LVU153
 471 0002 8269     		ldr	r2, [r0, #24]
 472              		.loc 1 864 27 view .LVU154
 473 0004 0020     		movs	r0, #0
 474              	.LVL27:
 475              		.loc 1 864 27 view .LVU155
 476 0006 0C33     		adds	r3, r3, #12
 477 0008 9B00     		lsls	r3, r3, #2
 478 000a D318     		adds	r3, r2, r3
 479 000c 5860     		str	r0, [r3, #4]
 865:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->DIER &= ~(2 << channel);
 480              		.loc 1 865 3 is_stmt 1 view .LVU156
 481              		.loc 1 865 26 is_stmt 0 view .LVU157
 482 000e 0230     		adds	r0, r0, #2
 483 0010 8840     		lsls	r0, r0, r1
 484              		.loc 1 865 19 view .LVU158
 485 0012 D368     		ldr	r3, [r2, #12]
 866:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #else
 867:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (channel < 4) {
 868:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCR[channel] = 0;
 869:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->DIER &= ~(2 << channel);
 870:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 871:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   else
 872:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->CCXR[channel - 4] = 0;
 873:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 874:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 486              		.loc 1 874 1 view .LVU159
 487              		@ sp needed
 865:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->DIER &= ~(2 << channel);
 488              		.loc 1 865 19 view .LVU160
 489 0014 8343     		bics	r3, r0
 490 0016 D360     		str	r3, [r2, #12]
 491              		.loc 1 874 1 view .LVU161
 492 0018 7047     		bx	lr
 493              		.cfi_endproc
 494              	.LFE191:
 496              		.section	.text.pwm_lld_enable_periodic_notification,"ax",%progbits
 497              		.align	1
 498              		.global	pwm_lld_enable_periodic_notification
 499              		.syntax unified
 500              		.code	16
 501              		.thumb_func
 502              		.fpu softvfp
 504              	pwm_lld_enable_periodic_notification:
 505              	.LVL28:
 506              	.LFB192:
 875:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 876:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 877:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Enables the periodic activation edge notification.
 878:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 879:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    If the notification is already enabled then the call has no effect.
 880:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 881:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 882:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 883:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 884:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 885:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_enable_periodic_notification(PWMDriver *pwmp) {
 507              		.loc 1 885 60 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		@ link register save eliminated.
 886:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t dier = pwmp->tim->DIER;
 512              		.loc 1 886 3 view .LVU163
 887:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 888:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* If the IRQ is not already enabled care must be taken to clear it,
 889:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****      it is probably already pending because the timer is running.*/
 890:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if ((dier & STM32_TIM_DIER_UIE) == 0) {
 513              		.loc 1 890 13 is_stmt 0 view .LVU164
 514 0000 0123     		movs	r3, #1
 886:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t dier = pwmp->tim->DIER;
 515              		.loc 1 886 23 view .LVU165
 516 0002 8269     		ldr	r2, [r0, #24]
 886:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t dier = pwmp->tim->DIER;
 517              		.loc 1 886 12 view .LVU166
 518 0004 D168     		ldr	r1, [r2, #12]
 519              	.LVL29:
 520              		.loc 1 890 3 is_stmt 1 view .LVU167
 521              		.loc 1 890 6 is_stmt 0 view .LVU168
 522 0006 1942     		tst	r1, r3
 523 0008 04D1     		bne	.L37
 891:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->SR   = ~STM32_TIM_SR_UIF;
 524              		.loc 1 891 5 is_stmt 1 view .LVU169
 525              		.loc 1 891 21 is_stmt 0 view .LVU170
 526 000a 0220     		movs	r0, #2
 527              	.LVL30:
 892:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->DIER = dier | STM32_TIM_DIER_UIE;
 528              		.loc 1 892 28 view .LVU171
 529 000c 0B43     		orrs	r3, r1
 891:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->SR   = ~STM32_TIM_SR_UIF;
 530              		.loc 1 891 21 view .LVU172
 531 000e 4042     		rsbs	r0, r0, #0
 532 0010 1061     		str	r0, [r2, #16]
 533              		.loc 1 892 5 is_stmt 1 view .LVU173
 534              		.loc 1 892 21 is_stmt 0 view .LVU174
 535 0012 D360     		str	r3, [r2, #12]
 536              	.L37:
 893:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 894:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 537              		.loc 1 894 1 view .LVU175
 538              		@ sp needed
 539 0014 7047     		bx	lr
 540              		.cfi_endproc
 541              	.LFE192:
 543              		.section	.text.pwm_lld_disable_periodic_notification,"ax",%progbits
 544              		.align	1
 545              		.global	pwm_lld_disable_periodic_notification
 546              		.syntax unified
 547              		.code	16
 548              		.thumb_func
 549              		.fpu softvfp
 551              	pwm_lld_disable_periodic_notification:
 552              	.LVL31:
 553              	.LFB193:
 895:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 896:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 897:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Disables the periodic activation edge notification.
 898:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 899:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    If the notification is already disabled then the call has no effect.
 900:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 901:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 902:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 903:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 904:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 905:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_disable_periodic_notification(PWMDriver *pwmp) {
 554              		.loc 1 905 61 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 906:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 907:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->DIER &= ~STM32_TIM_DIER_UIE;
 559              		.loc 1 907 3 view .LVU177
 560              		.loc 1 907 19 is_stmt 0 view .LVU178
 561 0000 0121     		movs	r1, #1
 562              		.loc 1 907 7 view .LVU179
 563 0002 8269     		ldr	r2, [r0, #24]
 908:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 564              		.loc 1 908 1 view .LVU180
 565              		@ sp needed
 907:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 566              		.loc 1 907 19 view .LVU181
 567 0004 D368     		ldr	r3, [r2, #12]
 568 0006 8B43     		bics	r3, r1
 569 0008 D360     		str	r3, [r2, #12]
 570              		.loc 1 908 1 view .LVU182
 571 000a 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE193:
 575              		.section	.text.pwm_lld_enable_channel_notification,"ax",%progbits
 576              		.align	1
 577              		.global	pwm_lld_enable_channel_notification
 578              		.syntax unified
 579              		.code	16
 580              		.thumb_func
 581              		.fpu softvfp
 583              	pwm_lld_enable_channel_notification:
 584              	.LVL32:
 585              	.LFB194:
 909:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 910:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 911:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Enables a channel de-activation edge notification.
 912:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 913:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The channel must have been activated using @p pwmEnableChannel().
 914:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    If the notification is already enabled then the call has no effect.
 915:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 916:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 917:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 918:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 919:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 920:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 921:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_enable_channel_notification(PWMDriver *pwmp,
 922:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                                          pwmchannel_t channel) {
 586              		.loc 1 922 64 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		@ link register save eliminated.
 923:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t dier = pwmp->tim->DIER;
 591              		.loc 1 923 3 view .LVU184
 924:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 925:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #if STM32_TIM_MAX_CHANNELS > 4
 926:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* Channels 4 and 5 do not support callbacks.*/
 927:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   osalDbgAssert(channel < 4, "callback not supported");
 928:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif
 929:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 930:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   /* If the IRQ is not already enabled care must be taken to clear it,
 931:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****      it is probably already pending because the timer is running.*/
 932:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if ((dier & (2 << channel)) == 0) {
 592              		.loc 1 932 18 is_stmt 0 view .LVU185
 593 0000 0223     		movs	r3, #2
 594 0002 8B40     		lsls	r3, r3, r1
 923:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t dier = pwmp->tim->DIER;
 595              		.loc 1 923 23 view .LVU186
 596 0004 8269     		ldr	r2, [r0, #24]
 923:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t dier = pwmp->tim->DIER;
 597              		.loc 1 923 12 view .LVU187
 598 0006 D068     		ldr	r0, [r2, #12]
 599              	.LVL33:
 600              		.loc 1 932 3 is_stmt 1 view .LVU188
 601              		.loc 1 932 6 is_stmt 0 view .LVU189
 602 0008 1842     		tst	r0, r3
 603 000a 03D1     		bne	.L40
 933:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->SR   = ~(2 << channel);
 604              		.loc 1 933 5 is_stmt 1 view .LVU190
 605              		.loc 1 933 23 is_stmt 0 view .LVU191
 606 000c D943     		mvns	r1, r3
 607              	.LVL34:
 934:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->DIER = dier | (2 << channel);
 608              		.loc 1 934 28 view .LVU192
 609 000e 0343     		orrs	r3, r0
 933:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->tim->SR   = ~(2 << channel);
 610              		.loc 1 933 21 view .LVU193
 611 0010 1161     		str	r1, [r2, #16]
 612              		.loc 1 934 5 is_stmt 1 view .LVU194
 613              		.loc 1 934 21 is_stmt 0 view .LVU195
 614 0012 D360     		str	r3, [r2, #12]
 615              	.L40:
 935:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   }
 936:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 616              		.loc 1 936 1 view .LVU196
 617              		@ sp needed
 618 0014 7047     		bx	lr
 619              		.cfi_endproc
 620              	.LFE194:
 622              		.section	.text.pwm_lld_disable_channel_notification,"ax",%progbits
 623              		.align	1
 624              		.global	pwm_lld_disable_channel_notification
 625              		.syntax unified
 626              		.code	16
 627              		.thumb_func
 628              		.fpu softvfp
 630              	pwm_lld_disable_channel_notification:
 631              	.LVL35:
 632              	.LFB195:
 937:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 938:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 939:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Disables a channel de-activation edge notification.
 940:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The PWM unit must have been activated using @p pwmStart().
 941:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @pre     The channel must have been activated using @p pwmEnableChannel().
 942:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    If the notification is already disabled then the call has no effect.
 943:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 944:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 945:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] channel   PWM channel identifier (0...channels-1)
 946:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 947:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 948:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 949:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_disable_channel_notification(PWMDriver *pwmp,
 950:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****                                           pwmchannel_t channel) {
 633              		.loc 1 950 65 is_stmt 1 view -0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 951:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 952:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->DIER &= ~(2 << channel);
 638              		.loc 1 952 3 view .LVU198
 639              		.loc 1 952 26 is_stmt 0 view .LVU199
 640 0000 0222     		movs	r2, #2
 641 0002 8A40     		lsls	r2, r2, r1
 642              		.loc 1 952 7 view .LVU200
 643 0004 8069     		ldr	r0, [r0, #24]
 644              	.LVL36:
 953:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 645              		.loc 1 953 1 view .LVU201
 646              		@ sp needed
 952:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 647              		.loc 1 952 19 view .LVU202
 648 0006 C368     		ldr	r3, [r0, #12]
 649 0008 9343     		bics	r3, r2
 650 000a C360     		str	r3, [r0, #12]
 651              		.loc 1 953 1 view .LVU203
 652 000c 7047     		bx	lr
 653              		.cfi_endproc
 654              	.LFE195:
 656              		.section	.text.pwm_lld_serve_interrupt,"ax",%progbits
 657              		.align	1
 658              		.global	pwm_lld_serve_interrupt
 659              		.syntax unified
 660              		.code	16
 661              		.thumb_func
 662              		.fpu softvfp
 664              	pwm_lld_serve_interrupt:
 665              	.LVL37:
 666              	.LFB196:
 954:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 955:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** /**
 956:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @brief   Common TIM2...TIM5,TIM9 IRQ handler.
 957:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @note    It is assumed that the various sources are only activated if the
 958:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          associated callback pointer is not equal to @p NULL in order to not
 959:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *          perform an extra check in a potentially critical interrupt handler.
 960:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 961:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @param[in] pwmp      pointer to a @p PWMDriver object
 962:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  *
 963:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  * @notapi
 964:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****  */
 965:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 667              		.loc 1 965 47 is_stmt 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 966:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t sr;
 671              		.loc 1 966 3 view .LVU205
 967:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 968:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   sr  = pwmp->tim->SR;
 672              		.loc 1 968 3 view .LVU206
 673              		.loc 1 968 13 is_stmt 0 view .LVU207
 674 0000 8369     		ldr	r3, [r0, #24]
 965:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t sr;
 675              		.loc 1 965 47 view .LVU208
 676 0002 70B5     		push	{r4, r5, r6, lr}
 677              		.cfi_def_cfa_offset 16
 678              		.cfi_offset 4, -16
 679              		.cfi_offset 5, -12
 680              		.cfi_offset 6, -8
 681              		.cfi_offset 14, -4
 682              		.loc 1 968 7 view .LVU209
 683 0004 1D69     		ldr	r5, [r3, #16]
 684              	.LVL38:
 969:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 685              		.loc 1 969 3 is_stmt 1 view .LVU210
 686              		.loc 1 969 18 is_stmt 0 view .LVU211
 687 0006 DA68     		ldr	r2, [r3, #12]
 965:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   uint32_t sr;
 688              		.loc 1 965 47 view .LVU212
 689 0008 0400     		movs	r4, r0
 690 000a 1540     		ands	r5, r2
 691              	.LVL39:
 970:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   pwmp->tim->SR = ~sr;
 692              		.loc 1 970 3 is_stmt 1 view .LVU213
 969:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 693              		.loc 1 969 6 is_stmt 0 view .LVU214
 694 000c EAB2     		uxtb	r2, r5
 695              		.loc 1 970 19 view .LVU215
 696 000e D243     		mvns	r2, r2
 697              		.loc 1 970 17 view .LVU216
 698 0010 1A61     		str	r2, [r3, #16]
 971:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 699              		.loc 1 971 3 is_stmt 1 view .LVU217
 700              		.loc 1 971 6 is_stmt 0 view .LVU218
 701 0012 AB07     		lsls	r3, r5, #30
 702 0014 04D5     		bpl	.L44
 972:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       (pwmp->config->channels[0].callback != NULL))
 703              		.loc 1 972 33 discriminator 1 view .LVU219
 704 0016 4368     		ldr	r3, [r0, #4]
 705 0018 1B69     		ldr	r3, [r3, #16]
 971:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 706              		.loc 1 971 40 discriminator 1 view .LVU220
 707 001a 002B     		cmp	r3, #0
 708 001c 00D0     		beq	.L44
 973:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->config->channels[0].callback(pwmp);
 709              		.loc 1 973 5 is_stmt 1 view .LVU221
 710 001e 9847     		blx	r3
 711              	.LVL40:
 712              	.L44:
 974:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 713              		.loc 1 974 3 view .LVU222
 714              		.loc 1 974 6 is_stmt 0 view .LVU223
 715 0020 6B07     		lsls	r3, r5, #29
 716 0022 05D5     		bpl	.L45
 975:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       (pwmp->config->channels[1].callback != NULL))
 717              		.loc 1 975 33 discriminator 1 view .LVU224
 718 0024 6368     		ldr	r3, [r4, #4]
 719 0026 9B69     		ldr	r3, [r3, #24]
 974:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 720              		.loc 1 974 40 discriminator 1 view .LVU225
 721 0028 002B     		cmp	r3, #0
 722 002a 01D0     		beq	.L45
 976:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->config->channels[1].callback(pwmp);
 723              		.loc 1 976 5 is_stmt 1 view .LVU226
 724 002c 2000     		movs	r0, r4
 725 002e 9847     		blx	r3
 726              	.LVL41:
 727              	.L45:
 977:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 728              		.loc 1 977 3 view .LVU227
 729              		.loc 1 977 6 is_stmt 0 view .LVU228
 730 0030 2B07     		lsls	r3, r5, #28
 731 0032 05D5     		bpl	.L46
 978:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       (pwmp->config->channels[2].callback != NULL))
 732              		.loc 1 978 33 discriminator 1 view .LVU229
 733 0034 6368     		ldr	r3, [r4, #4]
 734 0036 1B6A     		ldr	r3, [r3, #32]
 977:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 735              		.loc 1 977 40 discriminator 1 view .LVU230
 736 0038 002B     		cmp	r3, #0
 737 003a 01D0     		beq	.L46
 979:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->config->channels[2].callback(pwmp);
 738              		.loc 1 979 5 is_stmt 1 view .LVU231
 739 003c 2000     		movs	r0, r4
 740 003e 9847     		blx	r3
 741              	.LVL42:
 742              	.L46:
 980:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 743              		.loc 1 980 3 view .LVU232
 744              		.loc 1 980 6 is_stmt 0 view .LVU233
 745 0040 EB06     		lsls	r3, r5, #27
 746 0042 05D5     		bpl	.L47
 981:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****       (pwmp->config->channels[3].callback != NULL))
 747              		.loc 1 981 33 discriminator 1 view .LVU234
 748 0044 6368     		ldr	r3, [r4, #4]
 749 0046 9B6A     		ldr	r3, [r3, #40]
 980:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 750              		.loc 1 980 40 discriminator 1 view .LVU235
 751 0048 002B     		cmp	r3, #0
 752 004a 01D0     		beq	.L47
 982:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->config->channels[3].callback(pwmp);
 753              		.loc 1 982 5 is_stmt 1 view .LVU236
 754 004c 2000     		movs	r0, r4
 755 004e 9847     		blx	r3
 756              	.LVL43:
 757              	.L47:
 983:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****   if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 758              		.loc 1 983 3 view .LVU237
 759              		.loc 1 983 6 is_stmt 0 view .LVU238
 760 0050 EB07     		lsls	r3, r5, #31
 761 0052 05D5     		bpl	.L43
 762              		.loc 1 983 54 discriminator 1 view .LVU239
 763 0054 6368     		ldr	r3, [r4, #4]
 764 0056 9B68     		ldr	r3, [r3, #8]
 765              		.loc 1 983 38 discriminator 1 view .LVU240
 766 0058 002B     		cmp	r3, #0
 767 005a 01D0     		beq	.L43
 984:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c ****     pwmp->config->callback(pwmp);
 768              		.loc 1 984 5 is_stmt 1 view .LVU241
 769 005c 2000     		movs	r0, r4
 770 005e 9847     		blx	r3
 771              	.LVL44:
 772              	.L43:
 985:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 773              		.loc 1 985 1 is_stmt 0 view .LVU242
 774              		@ sp needed
 775              	.LVL45:
 776              	.LVL46:
 777              		.loc 1 985 1 view .LVU243
 778 0060 70BD     		pop	{r4, r5, r6, pc}
 779              		.cfi_endproc
 780              	.LFE196:
 782              		.section	.text.Vector80,"ax",%progbits
 783              		.align	1
 784              		.global	Vector80
 785              		.syntax unified
 786              		.code	16
 787              		.thumb_func
 788              		.fpu softvfp
 790              	Vector80:
 791              	.LFB186:
 204:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 792              		.loc 1 204 38 is_stmt 1 view -0
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 0
 795              		@ frame_needed = 0, uses_anonymous_args = 0
 206:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 796              		.loc 1 206 3 view .LVU245
 797              	.LVL47:
 206:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 798              		.loc 1 206 3 view .LVU246
 206:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 799              		.loc 1 206 3 view .LVU247
 206:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 800              		.loc 1 206 3 view .LVU248
 206:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 801              		.loc 1 206 3 view .LVU249
 206:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 802              		.loc 1 206 22 view .LVU250
 208:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 803              		.loc 1 208 3 view .LVU251
 204:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 804              		.loc 1 204 38 is_stmt 0 view .LVU252
 805 0000 10B5     		push	{r4, lr}
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 4, -8
 808              		.cfi_offset 14, -4
 809 0002 7446     		mov	r4, lr
 208:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** 
 810              		.loc 1 208 3 view .LVU253
 811 0004 0348     		ldr	r0, .L80
 812 0006 FFF7FEFF 		bl	pwm_lld_serve_interrupt
 813              	.LVL48:
 210:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 814              		.loc 1 210 3 is_stmt 1 view .LVU254
 210:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 815              		.loc 1 210 3 view .LVU255
 210:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 816              		.loc 1 210 3 view .LVU256
 210:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 817              		.loc 1 210 3 view .LVU257
 210:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** }
 818              		.loc 1 210 3 view .LVU258
 819 000a 2000     		movs	r0, r4
 820 000c FFF7FEFF 		bl	_port_irq_epilogue
 821              	.LVL49:
 211:lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.c **** #endif /* !defined(STM32_TIM3_SUPPRESS_ISR) */
 822              		.loc 1 211 1 is_stmt 0 view .LVU259
 823              		@ sp needed
 824 0010 10BD     		pop	{r4, pc}
 825              	.L81:
 826 0012 C046     		.align	2
 827              	.L80:
 828 0014 00000000 		.word	.LANCHOR0
 829              		.cfi_endproc
 830              	.LFE186:
 832              		.global	PWMD3
 833              		.section	.bss.PWMD3,"aw",%nobits
 834              		.align	2
 835              		.set	.LANCHOR0,. + 0
 838              	PWMD3:
 839 0000 00000000 		.space	28
 839      00000000 
 839      00000000 
 839      00000000 
 839      00000000 
 840              		.text
 841              	.Letext0:
 842              		.file 2 "c:\\msys64\\home\\kyleo\\qmk_utils\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\8.3.1\\in
 843              		.file 3 "c:\\msys64\\home\\kyleo\\qmk_utils\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_
 844              		.file 4 "c:\\msys64\\home\\kyleo\\qmk_utils\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdi
 845              		.file 5 "c:\\msys64\\home\\kyleo\\qmk_utils\\gcc-arm-none-eabi\\arm-none-eabi\\include\\stdint.h"
 846              		.file 6 "./lib/chibios/os/common/ports/ARMCMx/compilers/GCC/chtypes.h"
 847              		.file 7 "./lib/chibios/os/rt/include/chsystypes.h"
 848              		.file 8 "./lib/chibios/os/rt/include/chschd.h"
 849              		.file 9 "./lib/chibios/os/rt/include/chtime.h"
 850              		.file 10 "./lib/chibios/os/common/ext/ST/STM32F0xx/system_stm32f0xx.h"
 851              		.file 11 "./lib/chibios/os/common/ext/ST/STM32F0xx/stm32f072xb.h"
 852              		.file 12 "./lib/chibios/os/common/ports/ARMCMx/chcore.h"
 853              		.file 13 "./lib/chibios/os/common/ports/ARMCMx/chcore_v6m.h"
 854              		.file 14 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h"
 855              		.file 15 "./lib/chibios/os/rt/include/chsem.h"
 856              		.file 16 "./lib/chibios/os/rt/include/chmtx.h"
 857              		.file 17 "./lib/chibios/os/rt/include/chsys.h"
 858              		.file 18 "./lib/chibios/os/rt/include/chregistry.h"
 859              		.file 19 "./lib/chibios/os/oslib/include/chmemcore.h"
 860              		.file 20 "./lib/chibios/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.h"
 861              		.file 21 "./lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/stm32_gpio.h"
 862              		.file 22 "./lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.h"
 863              		.file 23 "./lib/chibios/os/hal/include/hal_i2c.h"
 864              		.file 24 "./lib/chibios/os/hal/ports/STM32/LLD/I2Cv2/hal_i2c_lld.h"
 865              		.file 25 "./lib/chibios/os/hal/include/hal_pwm.h"
 866              		.file 26 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.h"
 867              		.file 27 "./lib/chibios/os/hal/include/hal_spi.h"
 868              		.file 28 "./lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.h"
 869              		.file 29 "./lib/chibios/os/hal/include/hal_usb.h"
 870              		.file 30 "./lib/chibios/os/hal/ports/STM32/LLD/USBv1/hal_usb_lld.h"
 871              		.file 31 "./lib/chibios/os/hal/ports/common/ARMCMx/nvic.h"
DEFINED SYMBOLS
                            *ABS*:00000000 hal_pwm_lld.c
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:16     .text.pwm_lld_init:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:24     .text.pwm_lld_init:00000000 pwm_lld_init
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:58     .text.pwm_lld_init:00000014 $d
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:65     .text.pwm_lld_start:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:72     .text.pwm_lld_start:00000000 pwm_lld_start
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:343    .text.pwm_lld_start:000000e4 $d
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:351    .text.pwm_lld_stop:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:358    .text.pwm_lld_stop:00000000 pwm_lld_stop
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:414    .text.pwm_lld_stop:0000002c $d
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:420    .text.pwm_lld_enable_channel:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:427    .text.pwm_lld_enable_channel:00000000 pwm_lld_enable_channel
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:452    .text.pwm_lld_disable_channel:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:459    .text.pwm_lld_disable_channel:00000000 pwm_lld_disable_channel
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:497    .text.pwm_lld_enable_periodic_notification:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:504    .text.pwm_lld_enable_periodic_notification:00000000 pwm_lld_enable_periodic_notification
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:544    .text.pwm_lld_disable_periodic_notification:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:551    .text.pwm_lld_disable_periodic_notification:00000000 pwm_lld_disable_periodic_notification
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:576    .text.pwm_lld_enable_channel_notification:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:583    .text.pwm_lld_enable_channel_notification:00000000 pwm_lld_enable_channel_notification
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:623    .text.pwm_lld_disable_channel_notification:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:630    .text.pwm_lld_disable_channel_notification:00000000 pwm_lld_disable_channel_notification
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:657    .text.pwm_lld_serve_interrupt:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:664    .text.pwm_lld_serve_interrupt:00000000 pwm_lld_serve_interrupt
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:783    .text.Vector80:00000000 $t
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:790    .text.Vector80:00000000 Vector80
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:828    .text.Vector80:00000014 $d
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:838    .bss.PWMD3:00000000 PWMD3
C:\Users\kyleo\AppData\Local\Temp\ccmuw4Qu.s:834    .bss.PWMD3:00000000 $d

UNDEFINED SYMBOLS
pwmObjectInit
__aeabi_uidiv
nvicEnableVector
nvicDisableVector
_port_irq_epilogue
