Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Fri Mar 15 05:38:01 2019
| Host             : H370HD3 running 64-bit Ubuntu 18.04.2 LTS
| Command          : report_power -file top_zedboard_power_routed.rpt -pb top_zedboard_power_summary_routed.pb -rpx top_zedboard_power_routed.rpx
| Design           : top_zedboard
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.264        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.149        |
| Device Static (W)        | 0.114        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        6 |       --- |             --- |
| Slice Logic             |    <0.001 |     4838 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     2172 |     53200 |            4.08 |
|   CARRY4                |    <0.001 |       39 |     13300 |            0.29 |
|   Register              |    <0.001 |     1716 |    106400 |            1.61 |
|   F7/F8 Muxes           |    <0.001 |      518 |     53200 |            0.97 |
|   Others                |     0.000 |      317 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     17400 |           <0.01 |
| Signals                 |    <0.001 |     4588 |       --- |             --- |
| Block RAM               |     0.018 |    111.5 |       140 |           79.64 |
| MMCM                    |     0.121 |        1 |         4 |           25.00 |
| I/O                     |    <0.001 |       36 |       200 |           18.00 |
| Static Power            |     0.114 |          |           |                 |
| Total                   |     0.264 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.026 |      0.010 |
| Vccaux    |       1.800 |     0.078 |       0.067 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.002 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                  | Constraint (ns) |
+--------------------+-------------------------------------------------------------------------+-----------------+
| clk                | clk                                                                     |            10.0 |
| clk                | clk_IBUF_BUFG                                                           |            10.0 |
| clkfbout_clk_wiz_0 | U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/clkfbout_clk_wiz_0 |            50.0 |
| pixelclk_clk_wiz_0 | U_localbus/U_top_vgacontroller/U_pll_pixelclock/inst/pixelclk_clk_wiz_0 |            42.1 |
+--------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top_zedboard            |     0.149 |
|   U_localbus            |     0.134 |
|     U_data_memory       |     0.008 |
|       U_ram             |     0.008 |
|     U_top_vgacontroller |     0.126 |
|       U_pll_pixelclock  |     0.121 |
|       U_vram            |     0.004 |
|   u_inst_memory         |     0.007 |
|     U_ram               |     0.007 |
|       U0                |     0.007 |
|   u_top_core            |     0.007 |
|     u_register_file     |     0.004 |
+-------------------------+-----------+


