begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 1992 The Regents of the University of California.  * All rights reserved.  *  * This software was developed by the Computer Systems Engineering group  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and  * contributed to Berkeley.  *  * All advertising materials mentioning features or use of this software  * must display the following acknowledgement:  *	This product includes software developed by the University of  *	California, Lawrence Berkeley Laboratories.  *  * %sccs.include.redist.c%  *  *	@(#)intr.c	7.3 (Berkeley) %G%  *  * from: $Header: intr.c,v 1.18 92/07/09 00:47:43 torek Exp $ (LBL)  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<net/netisr.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|DIAGNOSTIC
end_ifdef

begin_include
include|#
directive|include
file|<machine/instr.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_include
include|#
directive|include
file|<machine/trap.h>
end_include

begin_include
include|#
directive|include
file|<sparc/sparc/clockreg.h>
end_include

begin_include
include|#
directive|include
file|<sparc/sparc/ctlreg.h>
end_include

begin_comment
comment|/*  * Stray interrupt handler.  Clear it if possible.  * If not, and if we get 10 interrupts in 10 seconds, panic.  */
end_comment

begin_function
name|void
name|strayintr
parameter_list|(
name|fp
parameter_list|)
name|struct
name|clockframe
modifier|*
name|fp
decl_stmt|;
block|{
specifier|static
name|int
name|straytime
decl_stmt|,
name|nstray
decl_stmt|;
name|int
name|timesince
decl_stmt|;
name|printf
argument_list|(
literal|"stray interrupt ipl %x pc=%x npc=%x psr=%b\n"
argument_list|,
name|fp
operator|->
name|ipl
argument_list|,
name|fp
operator|->
name|pc
argument_list|,
name|fp
operator|->
name|npc
argument_list|,
name|fp
operator|->
name|psr
argument_list|,
name|PSR_BITS
argument_list|)
expr_stmt|;
name|timesince
operator|=
name|time
operator|.
name|tv_sec
operator|-
name|straytime
expr_stmt|;
name|straytime
operator|=
name|time
operator|.
name|tv_sec
expr_stmt|;
if|if
condition|(
name|timesince
operator|<=
literal|10
condition|)
block|{
if|if
condition|(
operator|++
name|nstray
operator|>
literal|9
condition|)
name|panic
argument_list|(
literal|"crazy interrupts"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|straytime
operator|=
name|time
operator|.
name|tv_sec
expr_stmt|;
name|nstray
operator|=
literal|1
expr_stmt|;
block|}
block|}
end_function

begin_function_decl
specifier|extern
name|int
name|clockintr
parameter_list|()
function_decl|;
end_function_decl

begin_comment
comment|/* level 10 (clock) interrupt code */
end_comment

begin_decl_stmt
specifier|static
name|struct
name|intrhand
name|level10
init|=
block|{
name|clockintr
block|}
decl_stmt|;
end_decl_stmt

begin_function_decl
specifier|extern
name|int
name|statintr
parameter_list|()
function_decl|;
end_function_decl

begin_comment
comment|/* level 14 (statclock) interrupt code */
end_comment

begin_decl_stmt
specifier|static
name|struct
name|intrhand
name|level14
init|=
block|{
name|statintr
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Level 1 software interrupt (could also be Sbus level 1 interrupt).  * Three possible reasons:  *	ROM console input needed  *	Network software interrupt  *	Soft clock interrupt  */
end_comment

begin_function
name|int
name|soft01intr
parameter_list|(
name|fp
parameter_list|)
name|void
modifier|*
name|fp
decl_stmt|;
block|{
specifier|extern
name|int
name|rom_console_input
decl_stmt|;
if|if
condition|(
name|rom_console_input
operator|&&
name|cnrom
argument_list|()
condition|)
name|cnrint
argument_list|()
expr_stmt|;
if|if
condition|(
name|sir
operator|.
name|sir_any
condition|)
block|{
comment|/* 		 * XXX	this is bogus: should just have a list of 		 *	routines to call, a la timeouts.  Mods to 		 *	netisr are not atomic and must be protected (gah). 		 */
if|if
condition|(
name|sir
operator|.
name|sir_which
index|[
name|SIR_NET
index|]
condition|)
block|{
name|int
name|n
decl_stmt|,
name|s
decl_stmt|;
name|s
operator|=
name|splhigh
argument_list|()
expr_stmt|;
name|n
operator|=
name|netisr
expr_stmt|;
name|netisr
operator|=
literal|0
expr_stmt|;
name|splx
argument_list|(
name|s
argument_list|)
expr_stmt|;
name|sir
operator|.
name|sir_which
index|[
name|SIR_NET
index|]
operator|=
literal|0
expr_stmt|;
ifdef|#
directive|ifdef
name|INET
if|if
condition|(
name|n
operator|&
operator|(
literal|1
operator|<<
name|NETISR_ARP
operator|)
condition|)
name|arpintr
argument_list|()
expr_stmt|;
if|if
condition|(
name|n
operator|&
operator|(
literal|1
operator|<<
name|NETISR_IP
operator|)
condition|)
name|ipintr
argument_list|()
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|NS
if|if
condition|(
name|n
operator|&
operator|(
literal|1
operator|<<
name|NETISR_NS
operator|)
condition|)
name|nsintr
argument_list|()
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|ISO
if|if
condition|(
name|n
operator|&
operator|(
literal|1
operator|<<
name|NETISR_ISO
operator|)
condition|)
name|clnlintr
argument_list|()
expr_stmt|;
endif|#
directive|endif
block|}
if|if
condition|(
name|sir
operator|.
name|sir_which
index|[
name|SIR_CLOCK
index|]
condition|)
block|{
name|sir
operator|.
name|sir_which
index|[
name|SIR_CLOCK
index|]
operator|=
literal|0
expr_stmt|;
name|softclock
argument_list|()
expr_stmt|;
block|}
block|}
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|struct
name|intrhand
name|level01
init|=
block|{
name|soft01intr
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Level 15 interrupts are special, and not vectored here.  * Only `prewired' interrupts appear here; boot-time configured devices  * are attached via intr_establish() below.  */
end_comment

begin_decl_stmt
name|struct
name|intrhand
modifier|*
name|intrhand
index|[
literal|15
index|]
init|=
block|{
name|NULL
block|,
comment|/*  0 = error */
operator|&
name|level01
block|,
comment|/*  1 = software level 1 + Sbus */
name|NULL
block|,
comment|/*  2 = Sbus level 2 */
name|NULL
block|,
comment|/*  3 = SCSI + DMA + Sbus level 3 */
name|NULL
block|,
comment|/*  4 = software level 4 (tty softint) */
name|NULL
block|,
comment|/*  5 = Ethernet + Sbus level 4 */
name|NULL
block|,
comment|/*  6 = software level 6 (not used) */
name|NULL
block|,
comment|/*  7 = video + Sbus level 5 */
name|NULL
block|,
comment|/*  8 = Sbus level 6 */
name|NULL
block|,
comment|/*  9 = Sbus level 7 */
operator|&
name|level10
block|,
comment|/* 10 = counter 0 = clock */
name|NULL
block|,
comment|/* 11 = floppy */
name|NULL
block|,
comment|/* 12 = zs hardware interrupt */
name|NULL
block|,
comment|/* 13 = audio chip */
operator|&
name|level14
block|,
comment|/* 14 = counter 1 = profiling timer */
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|fastvec
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* marks fast vectors (see below) */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|DIAGNOSTIC
end_ifdef

begin_decl_stmt
specifier|extern
name|int
name|sparc_interrupt
index|[]
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Attach an interrupt handler to the vector chain for the given level.  * This is not possible if it has been taken away as a fast vector.  */
end_comment

begin_function
name|void
name|intr_establish
parameter_list|(
name|level
parameter_list|,
name|ih
parameter_list|)
name|int
name|level
decl_stmt|;
name|struct
name|intrhand
modifier|*
name|ih
decl_stmt|;
block|{
specifier|register
name|struct
name|intrhand
modifier|*
modifier|*
name|p
decl_stmt|,
modifier|*
name|q
decl_stmt|;
ifdef|#
directive|ifdef
name|DIAGNOSTIC
specifier|register
name|struct
name|trapvec
modifier|*
name|tv
decl_stmt|;
specifier|register
name|int
name|displ
decl_stmt|;
endif|#
directive|endif
name|int
name|s
decl_stmt|;
name|s
operator|=
name|splhigh
argument_list|()
expr_stmt|;
if|if
condition|(
name|fastvec
operator|&
operator|(
literal|1
operator|<<
name|level
operator|)
condition|)
name|panic
argument_list|(
literal|"intr_establish: level %d interrupt tied to fast vector"
argument_list|,
name|level
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|DIAGNOSTIC
comment|/* double check for legal hardware interrupt */
if|if
condition|(
name|level
operator|!=
literal|1
operator|&&
name|level
operator|!=
literal|4
operator|&&
name|level
operator|!=
literal|6
condition|)
block|{
name|tv
operator|=
operator|&
name|trapbase
index|[
name|T_L1INT
operator|-
literal|1
operator|+
name|level
index|]
expr_stmt|;
name|displ
operator|=
operator|&
name|sparc_interrupt
index|[
literal|0
index|]
operator|-
operator|&
name|tv
operator|->
name|tv_instr
index|[
literal|1
index|]
expr_stmt|;
comment|/* has to be `mov level,%l3; ba _sparc_interrupt; rdpsr %l0' */
if|if
condition|(
name|tv
operator|->
name|tv_instr
index|[
literal|0
index|]
operator|!=
name|I_MOVi
argument_list|(
name|I_L3
argument_list|,
name|level
argument_list|)
operator|||
name|tv
operator|->
name|tv_instr
index|[
literal|1
index|]
operator|!=
name|I_BA
argument_list|(
literal|0
argument_list|,
name|displ
argument_list|)
operator|||
name|tv
operator|->
name|tv_instr
index|[
literal|2
index|]
operator|!=
name|I_RDPSR
argument_list|(
name|I_L0
argument_list|)
condition|)
name|panic
argument_list|(
literal|"intr_establish(%d, %x)\n%x %x %x != %x %x %x"
argument_list|,
name|level
argument_list|,
name|ih
argument_list|,
name|tv
operator|->
name|tv_instr
index|[
literal|0
index|]
argument_list|,
name|tv
operator|->
name|tv_instr
index|[
literal|1
index|]
argument_list|,
name|tv
operator|->
name|tv_instr
index|[
literal|2
index|]
argument_list|,
name|I_MOVi
argument_list|(
name|I_L3
argument_list|,
name|level
argument_list|)
argument_list|,
name|I_BA
argument_list|(
literal|0
argument_list|,
name|displ
argument_list|)
argument_list|,
name|I_RDPSR
argument_list|(
name|I_L0
argument_list|)
argument_list|)
expr_stmt|;
block|}
endif|#
directive|endif
comment|/* 	 * This is O(N^2) for long chains, but chains are never long 	 * and we do want to preserve order. 	 */
for|for
control|(
name|p
operator|=
operator|&
name|intrhand
index|[
name|level
index|]
init|;
operator|(
name|q
operator|=
operator|*
name|p
operator|)
operator|!=
name|NULL
condition|;
name|p
operator|=
operator|&
name|q
operator|->
name|ih_next
control|)
continue|continue;
operator|*
name|p
operator|=
name|ih
expr_stmt|;
name|ih
operator|->
name|ih_next
operator|=
name|NULL
expr_stmt|;
name|splx
argument_list|(
name|s
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Like intr_establish, but wires a fast trap vector.  Only one such fast  * trap is legal for any interrupt, and it must be a hardware interrupt.  */
end_comment

begin_function_decl
name|void
name|intr_fasttrap
parameter_list|(
name|level
parameter_list|,
name|vec
parameter_list|)
name|int
name|level
decl_stmt|;
function_decl|void
parameter_list|(
function_decl|*vec
end_function_decl

begin_expr_stmt
unit|)
name|__P
argument_list|(
operator|(
name|void
operator|)
argument_list|)
expr_stmt|;
end_expr_stmt

begin_block
block|{
specifier|register
name|struct
name|trapvec
modifier|*
name|tv
decl_stmt|;
specifier|register
name|u_long
name|hi22
decl_stmt|,
name|lo10
decl_stmt|;
ifdef|#
directive|ifdef
name|DIAGNOSTIC
specifier|register
name|int
name|displ
decl_stmt|;
comment|/* suspenders, belt, and buttons too */
endif|#
directive|endif
name|int
name|s
decl_stmt|;
name|tv
operator|=
operator|&
name|trapbase
index|[
name|T_L1INT
operator|-
literal|1
operator|+
name|level
index|]
expr_stmt|;
name|hi22
operator|=
operator|(
operator|(
name|u_long
operator|)
name|vec
operator|)
operator|>>
literal|10
expr_stmt|;
name|lo10
operator|=
operator|(
operator|(
name|u_long
operator|)
name|vec
operator|)
operator|&
literal|0x3ff
expr_stmt|;
name|s
operator|=
name|splhigh
argument_list|()
expr_stmt|;
if|if
condition|(
operator|(
name|fastvec
operator|&
operator|(
literal|1
operator|<<
name|level
operator|)
operator|)
operator|!=
literal|0
operator|||
name|intrhand
index|[
name|level
index|]
operator|!=
name|NULL
condition|)
name|panic
argument_list|(
literal|"intr_fasttrap: already handling level %d interrupts"
argument_list|,
name|level
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|DIAGNOSTIC
name|displ
operator|=
operator|&
name|sparc_interrupt
index|[
literal|0
index|]
operator|-
operator|&
name|tv
operator|->
name|tv_instr
index|[
literal|1
index|]
expr_stmt|;
comment|/* has to be `mov level,%l3; ba _sparc_interrupt; rdpsr %l0' */
if|if
condition|(
name|tv
operator|->
name|tv_instr
index|[
literal|0
index|]
operator|!=
name|I_MOVi
argument_list|(
name|I_L3
argument_list|,
name|level
argument_list|)
operator|||
name|tv
operator|->
name|tv_instr
index|[
literal|1
index|]
operator|!=
name|I_BA
argument_list|(
literal|0
argument_list|,
name|displ
argument_list|)
operator|||
name|tv
operator|->
name|tv_instr
index|[
literal|2
index|]
operator|!=
name|I_RDPSR
argument_list|(
name|I_L0
argument_list|)
condition|)
name|panic
argument_list|(
literal|"intr_fasttrap(%d, %x)\n%x %x %x != %x %x %x"
argument_list|,
name|level
argument_list|,
name|vec
argument_list|,
name|tv
operator|->
name|tv_instr
index|[
literal|0
index|]
argument_list|,
name|tv
operator|->
name|tv_instr
index|[
literal|1
index|]
argument_list|,
name|tv
operator|->
name|tv_instr
index|[
literal|2
index|]
argument_list|,
name|I_MOVi
argument_list|(
name|I_L3
argument_list|,
name|level
argument_list|)
argument_list|,
name|I_BA
argument_list|(
literal|0
argument_list|,
name|displ
argument_list|)
argument_list|,
name|I_RDPSR
argument_list|(
name|I_L0
argument_list|)
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|tv
operator|->
name|tv_instr
index|[
literal|0
index|]
operator|=
name|I_SETHI
argument_list|(
name|I_L3
argument_list|,
name|hi22
argument_list|)
expr_stmt|;
comment|/* sethi %hi(vec),%l3 */
name|tv
operator|->
name|tv_instr
index|[
literal|1
index|]
operator|=
name|I_JMPLri
argument_list|(
name|I_G0
argument_list|,
name|I_L3
argument_list|,
name|lo10
argument_list|)
expr_stmt|;
comment|/* jmpl %l3+%lo(vec),%g0 */
name|tv
operator|->
name|tv_instr
index|[
literal|2
index|]
operator|=
name|I_RDPSR
argument_list|(
name|I_L0
argument_list|)
expr_stmt|;
comment|/* mov %psr, %l0 */
name|fastvec
operator||=
literal|1
operator|<<
name|level
expr_stmt|;
name|splx
argument_list|(
name|s
argument_list|)
expr_stmt|;
block|}
end_block

end_unit

