Protel Design System Design Rule Check
PCB File : C:\Users\Lion\Documents\GitHub\VIO_Camera_module\PCB.PcbDoc
Date     : 4/4/2019
Time     : 5:06:59 PM

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
   Violation between Width Constraint: Track (3266.97mil,3965.43mil)(3330mil,3965.43mil) on Top Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (4260mil,5130mil)(4453.386mil,5130mil) on Top Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (4160mil,5130mil)(4260mil,5130mil) on Top Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (4060mil,5130mil)(4160mil,5130mil) on Top Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (3811.496mil,4765mil)(3886.85mil,4840.354mil) on Top Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (3811.496mil,4765mil)(3886.85mil,4689.646mil) on Top Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (3485mil,4765mil)(3811.496mil,4765mil) on Top Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (2820mil,1915mil)(2820mil,4600mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (3109.016mil,1880.118mil)(3305.118mil,1880.118mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (3275.43mil,1850.43mil)(3305.118mil,1880.118mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (3275.43mil,1705mil)(3275.43mil,1850.43mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (2854.882mil,1880.118mil)(3109.016mil,1880.118mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (2820mil,1915mil)(2854.882mil,1880.118mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (2820mil,4600mil)(2985mil,4765mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
   Violation between Width Constraint: Track (2985mil,4765mil)(3485mil,4765mil) on Bottom Layer Actual Width = 19.685mil, Target Width = 10mil
Rule Violations :15

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U7-2(4579.685mil,4502.126mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U7-2(4579.685mil,1617.874mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U7-2(2965.512mil,1617.874mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad U7-2(2965.512mil,4502.126mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.043mil < 10mil) Between Via (4075mil,3082mil) from Top Layer to Bottom Layer And Pad U5-75(4017.244mil,3091.22mil) on Top Layer [Top Solder] Mask Sliver [0.043mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.452mil < 10mil) Between Via (4075mil,3082mil) from Top Layer to Bottom Layer And Pad U5-74(4017.244mil,3071.535mil) on Top Layer [Top Solder] Mask Sliver [0.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.318mil < 10mil) Between Via (3486mil,2621mil) from Top Layer to Bottom Layer And Pad U5-27(3503.465mil,2557.756mil) on Top Layer [Top Solder] Mask Sliver [8.318mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.136mil < 10mil) Between Via (3486mil,2621mil) from Top Layer to Bottom Layer And Pad U5-26(3483.78mil,2557.756mil) on Top Layer [Top Solder] Mask Sliver [4.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.375mil < 10mil) Between Via (3448mil,2524mil) from Top Layer to Bottom Layer And Pad U5-26(3483.78mil,2557.756mil) on Top Layer [Top Solder] Mask Sliver [6.375mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.136mil < 10mil) Between Via (3486mil,2621mil) from Top Layer to Bottom Layer And Pad U5-25(3422.756mil,2618.78mil) on Top Layer [Top Solder] Mask Sliver [4.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.318mil < 10mil) Between Via (3486mil,2621mil) from Top Layer to Bottom Layer And Pad U5-24(3422.756mil,2638.465mil) on Top Layer [Top Solder] Mask Sliver [8.318mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.353mil < 10mil) Between Via (3490mil,2840mil) from Top Layer to Bottom Layer And Pad U5-14(3422.756mil,2835.315mil) on Top Layer [Top Solder] Mask Sliver [8.353mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Via (3905mil,4145mil) from Top Layer to Bottom Layer And Pad C9-2(3881.54mil,4090mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.071mil < 10mil) Between Via (3625mil,4345mil) from Top Layer to Bottom Layer And Pad C8-2(3595mil,4298.46mil) on Top Layer [Top Solder] Mask Sliver [2.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.84mil < 10mil) Between Pad U3-22(3744.07mil,4342.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.84mil < 10mil) Between Pad U3-23(3724.21mil,4342.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.84mil < 10mil) Between Pad U3-24(3704.34mil,4342.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.84mil < 10mil) Between Pad U3-19(3804.87mil,4342.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.84mil < 10mil) Between Pad U3-20(3784.9mil,4342.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.64mil < 10mil) Between Pad U3-7(3704.34mil,4176.86mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [3.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.64mil < 10mil) Between Pad U3-8(3724.21mil,4176.86mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [3.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.64mil < 10mil) Between Pad U3-9(3744.07mil,4176.86mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [3.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.64mil < 10mil) Between Pad U3-11(3784.9mil,4176.86mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [3.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.64mil < 10mil) Between Pad U3-12(3804.87mil,4176.86mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [3.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.64mil < 10mil) Between Pad U3-5(3672.86mil,4229.2mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.64mil < 10mil) Between Pad U3-6(3672.86mil,4209.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.84mil < 10mil) Between Pad U3-13(3836.34mil,4209.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [1.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.84mil < 10mil) Between Pad U3-14(3836.34mil,4229.2mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [1.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.64mil < 10mil) Between Pad U3-1(3672.86mil,4309.87mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.64mil < 10mil) Between Pad U3-2(3672.86mil,4289.9mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.64mil < 10mil) Between Pad U3-3(3672.86mil,4270.13mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.64mil < 10mil) Between Pad U3-4(3672.86mil,4249.07mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.84mil < 10mil) Between Pad U3-15(3836.34mil,4249.07mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [1.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.84mil < 10mil) Between Pad U3-16(3836.34mil,4270.13mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [1.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.84mil < 10mil) Between Pad U3-17(3836.34mil,4289.9mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [1.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.84mil < 10mil) Between Pad U3-18(3836.34mil,4309.87mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [1.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.84mil < 10mil) Between Pad U3-21(3765.14mil,4342.34mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [2.84mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.64mil < 10mil) Between Pad U3-10(3765.14mil,4176.86mil) on Top Layer And Pad U3-P$1(3755mil,4260mil) on Top Layer [Top Solder] Mask Sliver [3.64mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.87mil < 10mil) Between Pad U3-23(3724.21mil,4342.34mil) on Top Layer And Pad U3-24(3704.34mil,4342.34mil) on Top Layer [Top Solder] Mask Sliver [1.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.016mil < 10mil) Between Pad U3-1(3672.86mil,4309.87mil) on Top Layer And Pad U3-24(3704.34mil,4342.34mil) on Top Layer [Top Solder] Mask Sliver [6.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 10mil) Between Pad U3-22(3744.07mil,4342.34mil) on Top Layer And Pad U3-23(3724.21mil,4342.34mil) on Top Layer [Top Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.07mil < 10mil) Between Pad U3-21(3765.14mil,4342.34mil) on Top Layer And Pad U3-22(3744.07mil,4342.34mil) on Top Layer [Top Solder] Mask Sliver [3.07mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.76mil < 10mil) Between Pad U3-20(3784.9mil,4342.34mil) on Top Layer And Pad U3-21(3765.14mil,4342.34mil) on Top Layer [Top Solder] Mask Sliver [1.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.97mil < 10mil) Between Pad U3-19(3804.87mil,4342.34mil) on Top Layer And Pad U3-20(3784.9mil,4342.34mil) on Top Layer [Top Solder] Mask Sliver [1.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.01mil < 10mil) Between Pad U3-18(3836.34mil,4309.87mil) on Top Layer And Pad U3-19(3804.87mil,4342.34mil) on Top Layer [Top Solder] Mask Sliver [6.01mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.97mil < 10mil) Between Pad U3-17(3836.34mil,4289.9mil) on Top Layer And Pad U3-18(3836.34mil,4309.87mil) on Top Layer [Top Solder] Mask Sliver [1.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.77mil < 10mil) Between Pad U3-16(3836.34mil,4270.13mil) on Top Layer And Pad U3-17(3836.34mil,4289.9mil) on Top Layer [Top Solder] Mask Sliver [1.77mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.06mil < 10mil) Between Pad U3-15(3836.34mil,4249.07mil) on Top Layer And Pad U3-16(3836.34mil,4270.13mil) on Top Layer [Top Solder] Mask Sliver [3.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.87mil < 10mil) Between Pad U3-14(3836.34mil,4229.2mil) on Top Layer And Pad U3-15(3836.34mil,4249.07mil) on Top Layer [Top Solder] Mask Sliver [1.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 10mil) Between Pad U3-13(3836.34mil,4209.34mil) on Top Layer And Pad U3-14(3836.34mil,4229.2mil) on Top Layer [Top Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.017mil < 10mil) Between Pad U3-12(3804.87mil,4176.86mil) on Top Layer And Pad U3-13(3836.34mil,4209.34mil) on Top Layer [Top Solder] Mask Sliver [6.017mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.97mil < 10mil) Between Pad U3-11(3784.9mil,4176.86mil) on Top Layer And Pad U3-12(3804.87mil,4176.86mil) on Top Layer [Top Solder] Mask Sliver [1.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.76mil < 10mil) Between Pad U3-10(3765.14mil,4176.86mil) on Top Layer And Pad U3-11(3784.9mil,4176.86mil) on Top Layer [Top Solder] Mask Sliver [1.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.07mil < 10mil) Between Pad U3-9(3744.07mil,4176.86mil) on Top Layer And Pad U3-10(3765.14mil,4176.86mil) on Top Layer [Top Solder] Mask Sliver [3.07mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 10mil) Between Pad U3-8(3724.21mil,4176.86mil) on Top Layer And Pad U3-9(3744.07mil,4176.86mil) on Top Layer [Top Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.87mil < 10mil) Between Pad U3-7(3704.34mil,4176.86mil) on Top Layer And Pad U3-8(3724.21mil,4176.86mil) on Top Layer [Top Solder] Mask Sliver [1.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.024mil < 10mil) Between Pad U3-6(3672.86mil,4209.34mil) on Top Layer And Pad U3-7(3704.34mil,4176.86mil) on Top Layer [Top Solder] Mask Sliver [6.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.86mil < 10mil) Between Pad U3-5(3672.86mil,4229.2mil) on Top Layer And Pad U3-6(3672.86mil,4209.34mil) on Top Layer [Top Solder] Mask Sliver [1.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.87mil < 10mil) Between Pad U3-4(3672.86mil,4249.07mil) on Top Layer And Pad U3-5(3672.86mil,4229.2mil) on Top Layer [Top Solder] Mask Sliver [1.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.06mil < 10mil) Between Pad U3-3(3672.86mil,4270.13mil) on Top Layer And Pad U3-4(3672.86mil,4249.07mil) on Top Layer [Top Solder] Mask Sliver [3.06mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.77mil < 10mil) Between Pad U3-2(3672.86mil,4289.9mil) on Top Layer And Pad U3-3(3672.86mil,4270.13mil) on Top Layer [Top Solder] Mask Sliver [1.77mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.97mil < 10mil) Between Pad U3-1(3672.86mil,4309.87mil) on Top Layer And Pad U3-2(3672.86mil,4289.9mil) on Top Layer [Top Solder] Mask Sliver [1.97mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.792mil < 10mil) Between Via (3910mil,4195mil) from Top Layer to Bottom Layer And Pad C10-2(3960mil,4231.54mil) on Top Layer [Top Solder] Mask Sliver [4.792mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.898mil < 10mil) Between Via (4335mil,4440mil) from Top Layer to Bottom Layer And Pad R8-2(4376.457mil,4440mil) on Top Layer [Top Solder] Mask Sliver [5.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-3(4216.496mil,4447.205mil) on Top Layer And Pad U4-2(4216.496mil,4472.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-1(4216.496mil,4498.386mil) on Top Layer And Pad U4-2(4216.496mil,4472.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-6(4153.504mil,4447.205mil) on Top Layer And Pad U4-7(4153.504mil,4472.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-8(4153.504mil,4498.386mil) on Top Layer And Pad U4-7(4153.504mil,4472.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-4(4216.496mil,4421.614mil) on Top Layer And Pad U4-3(4216.496mil,4447.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U4-5(4153.504mil,4421.614mil) on Top Layer And Pad U4-6(4153.504mil,4447.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.913mil < 10mil) Between Via (4260mil,4425mil) from Top Layer to Bottom Layer And Pad U4-4(4216.496mil,4421.614mil) on Top Layer [Top Solder] Mask Sliver [9.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C11-1(4151.54mil,4560mil) on Top Layer And Pad C12-1(4151.54mil,4615mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad C11-2(4218.46mil,4560mil) on Top Layer And Pad C12-2(4218.46mil,4615mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.486mil < 10mil) Between Pad U1-30(3581.772mil,4042.874mil) on Bottom Layer And Pad U1-31(3537.874mil,4086.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-32(3537.874mil,4118.268mil) on Bottom Layer And Pad U1-31(3537.874mil,4086.772mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-33(3537.874mil,4149.764mil) on Bottom Layer And Pad U1-32(3537.874mil,4118.268mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Via (3605mil,4160mil) from Top Layer to Bottom Layer And Pad U1-33(3537.874mil,4149.764mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-34(3537.874mil,4181.26mil) on Bottom Layer And Pad U1-33(3537.874mil,4149.764mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.993mil < 10mil) Between Via (3605mil,4160mil) from Top Layer to Bottom Layer And Pad U1-34(3537.874mil,4181.26mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.993mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-35(3537.874mil,4212.756mil) on Bottom Layer And Pad U1-34(3537.874mil,4181.26mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-36(3537.874mil,4244.252mil) on Bottom Layer And Pad U1-35(3537.874mil,4212.756mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-37(3537.874mil,4275.748mil) on Bottom Layer And Pad U1-36(3537.874mil,4244.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-38(3537.874mil,4307.244mil) on Bottom Layer And Pad U1-37(3537.874mil,4275.748mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-39(3537.874mil,4338.74mil) on Bottom Layer And Pad U1-38(3537.874mil,4307.244mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-40(3537.874mil,4370.236mil) on Bottom Layer And Pad U1-39(3537.874mil,4338.74mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.882mil < 10mil) Between Via (3600mil,4380mil) from Top Layer to Bottom Layer And Pad U1-40(3537.874mil,4370.236mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-41(3537.874mil,4401.732mil) on Bottom Layer And Pad U1-40(3537.874mil,4370.236mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.648mil < 10mil) Between Via (3600mil,4380mil) from Top Layer to Bottom Layer And Pad U1-41(3537.874mil,4401.732mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.648mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-42(3537.874mil,4433.228mil) on Bottom Layer And Pad U1-41(3537.874mil,4401.732mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.486mil < 10mil) Between Pad U1-43(3581.772mil,4477.126mil) on Bottom Layer And Pad U1-42(3537.874mil,4433.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.486mil < 10mil) Between Pad U1-6(3928.228mil,4477.126mil) on Bottom Layer And Pad U1-7(3972.126mil,4433.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-8(3972.126mil,4401.732mil) on Bottom Layer And Pad U1-7(3972.126mil,4433.228mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-9(3972.126mil,4370.236mil) on Bottom Layer And Pad U1-8(3972.126mil,4401.732mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-10(3972.126mil,4338.74mil) on Bottom Layer And Pad U1-9(3972.126mil,4370.236mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-11(3972.126mil,4307.244mil) on Bottom Layer And Pad U1-10(3972.126mil,4338.74mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-12(3972.126mil,4275.748mil) on Bottom Layer And Pad U1-11(3972.126mil,4307.244mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-13(3972.126mil,4244.252mil) on Bottom Layer And Pad U1-12(3972.126mil,4275.748mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-14(3972.126mil,4212.756mil) on Bottom Layer And Pad U1-13(3972.126mil,4244.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.587mil < 10mil) Between Via (3910mil,4195mil) from Top Layer to Bottom Layer And Pad U1-14(3972.126mil,4212.756mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.587mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-15(3972.126mil,4181.26mil) on Bottom Layer And Pad U1-14(3972.126mil,4212.756mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.01mil < 10mil) Between Via (3910mil,4195mil) from Top Layer to Bottom Layer And Pad U1-15(3972.126mil,4181.26mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.01mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-16(3972.126mil,4149.764mil) on Bottom Layer And Pad U1-15(3972.126mil,4181.26mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Via (3905mil,4145mil) from Top Layer to Bottom Layer And Pad U1-16(3972.126mil,4149.764mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-17(3972.126mil,4118.268mil) on Bottom Layer And Pad U1-16(3972.126mil,4149.764mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-18(3972.126mil,4086.772mil) on Bottom Layer And Pad U1-17(3972.126mil,4118.268mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-44(3613.268mil,4477.126mil) on Bottom Layer And Pad U1-43(3581.772mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-45(3644.764mil,4477.126mil) on Bottom Layer And Pad U1-44(3613.268mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.882mil < 10mil) Between Via (3655mil,4415mil) from Top Layer to Bottom Layer And Pad U1-45(3644.764mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-46(3676.26mil,4477.126mil) on Bottom Layer And Pad U1-45(3644.764mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.488mil < 10mil) Between Via (3655mil,4415mil) from Top Layer to Bottom Layer And Pad U1-46(3676.26mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.488mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-47(3707.756mil,4477.126mil) on Bottom Layer And Pad U1-46(3676.26mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-48(3739.252mil,4477.126mil) on Bottom Layer And Pad U1-47(3707.756mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-1(3770.748mil,4469.252mil) on Bottom Layer And Pad U1-48(3739.252mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-2(3802.244mil,4477.126mil) on Bottom Layer And Pad U1-1(3770.748mil,4469.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-3(3833.74mil,4477.126mil) on Bottom Layer And Pad U1-2(3802.244mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-4(3865.236mil,4477.126mil) on Bottom Layer And Pad U1-3(3833.74mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-5(3896.732mil,4477.126mil) on Bottom Layer And Pad U1-4(3865.236mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-6(3928.228mil,4477.126mil) on Bottom Layer And Pad U1-5(3896.732mil,4477.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-29(3613.268mil,4042.874mil) on Bottom Layer And Pad U1-30(3581.772mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-28(3644.764mil,4042.874mil) on Bottom Layer And Pad U1-29(3613.268mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-27(3676.26mil,4042.874mil) on Bottom Layer And Pad U1-28(3644.764mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-26(3707.756mil,4042.874mil) on Bottom Layer And Pad U1-27(3676.26mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-25(3739.252mil,4042.874mil) on Bottom Layer And Pad U1-26(3707.756mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-24(3770.748mil,4042.874mil) on Bottom Layer And Pad U1-25(3739.252mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-23(3802.244mil,4042.874mil) on Bottom Layer And Pad U1-24(3770.748mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-22(3833.74mil,4042.874mil) on Bottom Layer And Pad U1-23(3802.244mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-21(3865.236mil,4042.874mil) on Bottom Layer And Pad U1-22(3833.74mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-20(3896.732mil,4042.874mil) on Bottom Layer And Pad U1-21(3865.236mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U1-19(3928.228mil,4042.874mil) on Bottom Layer And Pad U1-20(3896.732mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.486mil < 10mil) Between Pad U1-18(3972.126mil,4086.772mil) on Bottom Layer And Pad U1-19(3928.228mil,4042.874mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.106mil < 10mil) Between Via (3695mil,3875mil) from Top Layer to Bottom Layer And Pad C5-2(3650.43mil,3875mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.815mil < 10mil) Between Pad J1-4(3653.51mil,1788.11mil) on Bottom Layer And Pad J1-5(3622.01mil,1788.11mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.805mil < 10mil) Between Pad J1-3(3685mil,1788.11mil) on Bottom Layer And Pad J1-4(3653.51mil,1788.11mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.805mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.815mil < 10mil) Between Pad J1-2(3716.5mil,1788.11mil) on Bottom Layer And Pad J1-3(3685mil,1788.11mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.815mil < 10mil) Between Pad J1-1(3748mil,1788.11mil) on Bottom Layer And Pad J1-2(3716.5mil,1788.11mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.815mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.137mil < 10mil) Between Via (3980mil,3780mil) from Top Layer to Bottom Layer And Pad R3-2(3928.46mil,3795mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.137mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.137mil < 10mil) Between Via (3980mil,3865mil) from Top Layer to Bottom Layer And Pad R2-2(3928.46mil,3865mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.137mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.106mil < 10mil) Between Via (3495mil,2975mil) from Top Layer to Bottom Layer And Pad C15-2(3539.57mil,2970mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.105mil < 10mil) Between Via (3490mil,2840mil) from Top Layer to Bottom Layer And Pad C22-2(3539.57mil,2840mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.105mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.231mil < 10mil) Between Via (3905.43mil,2640.43mil) from Top Layer to Bottom Layer And Pad C23-2(3905.43mil,2695mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.512mil < 10mil) Between Via (3523.15mil,2638.15mil) from Top Layer to Bottom Layer And Pad C20-2(3539.57mil,2695mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.421mil < 10mil) Between Via (3523.15mil,2638.15mil) from Top Layer to Bottom Layer And Via (3486mil,2621mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.421mil] / [Bottom Solder] Mask Sliver [1.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.357mil < 10mil) Between Via (4090mil,3120mil) from Top Layer to Bottom Layer And Via (4075mil,3082mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.357mil] / [Bottom Solder] Mask Sliver [1.357mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.781mil < 10mil) Between Via (3235mil,2960mil) from Top Layer to Bottom Layer And Via (3230mil,3005mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.781mil] / [Bottom Solder] Mask Sliver [5.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.516mil < 10mil) Between Via (3600mil,4380mil) from Top Layer to Bottom Layer And Via (3625mil,4345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.516mil] / [Bottom Solder] Mask Sliver [3.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.781mil < 10mil) Between Via (3805mil,3305mil) from Top Layer to Bottom Layer And Via (3850mil,3310mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.781mil] / [Bottom Solder] Mask Sliver [5.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Via (4225mil,3470mil) from Top Layer to Bottom Layer And Via (4270mil,3470mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil] / [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.602mil < 10mil) Between Via (4290mil,4345mil) from Top Layer to Bottom Layer And Via (4325mil,4315mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.602mil] / [Bottom Solder] Mask Sliver [6.602mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.225mil < 10mil) Between Via (4500mil,4420mil) from Top Layer to Bottom Layer And Via (4520mil,4380mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.225mil] / [Bottom Solder] Mask Sliver [5.225mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.781mil < 10mil) Between Via (3695mil,3875mil) from Top Layer to Bottom Layer And Via (3740mil,3870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.781mil] / [Bottom Solder] Mask Sliver [5.781mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.938mil < 10mil) Between Via (3670mil,3070mil) from Top Layer to Bottom Layer And Via (3685mil,3025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.938mil] / [Bottom Solder] Mask Sliver [7.938mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Via (3350mil,3640mil) from Top Layer to Bottom Layer And Via (3395mil,3640mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil] / [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.283mil < 10mil) Between Via (3610mil,3330mil) from Top Layer to Bottom Layer And Via (3608.258mil,3288.258mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.282mil] / [Bottom Solder] Mask Sliver [2.282mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.879mil < 10mil) Between Via (3910mil,4195mil) from Top Layer to Bottom Layer And Via (3905mil,4145mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.879mil] / [Bottom Solder] Mask Sliver [2.879mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.188mil < 10mil) Between Via (4023.504mil,3865mil) from Top Layer to Bottom Layer And Via (4065mil,3875mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.188mil] / [Bottom Solder] Mask Sliver [3.188mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.602mil < 10mil) Between Via (4055mil,3830mil) from Top Layer to Bottom Layer And Via (4065mil,3875mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.602mil] / [Bottom Solder] Mask Sliver [6.602mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Via (3980mil,3865mil) from Top Layer to Bottom Layer And Via (4023.504mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.008mil] / [Bottom Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.589mil < 10mil) Between Via (4055mil,3830mil) from Top Layer to Bottom Layer And Via (4023.504mil,3865mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.589mil] / [Bottom Solder] Mask Sliver [7.589mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.602mil < 10mil) Between Via (4155mil,4095mil) from Top Layer to Bottom Layer And Via (4165mil,4050mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.602mil] / [Bottom Solder] Mask Sliver [6.602mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.504mil < 10mil) Between Via (3090mil,3640mil) from Top Layer to Bottom Layer And Via (3135mil,3640mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.504mil] / [Bottom Solder] Mask Sliver [5.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.516mil < 10mil) Between Via (3280mil,2850mil) from Top Layer to Bottom Layer And Via (3305mil,2885mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.516mil] / [Bottom Solder] Mask Sliver [3.516mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.529mil < 10mil) Between Via (3235mil,2851.516mil) from Top Layer to Bottom Layer And Via (3280mil,2850mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.529mil] / [Bottom Solder] Mask Sliver [5.529mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.032mil < 10mil) Between Via (3652mil,4118mil) from Top Layer to Bottom Layer And Via (3605mil,4160mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.032mil] / [Bottom Solder] Mask Sliver [5.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.514mil < 10mil) Between Via (3345mil,2601mil) from Top Layer to Bottom Layer And Via (3346mil,2650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.514mil] / [Bottom Solder] Mask Sliver [9.514mil]
Rule Violations :160

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3603.681mil,3480.006mil) on Bottom Overlay And Pad X1-1(3548.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3873.688mil,3480.004mil) on Bottom Overlay And Pad X1-2(3928.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3873.687mil,3479.99mil) on Bottom Overlay And Pad X1-2(3928.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3873.687mil,3480.01mil) on Bottom Overlay And Pad X1-2(3928.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3873.682mil,3480.004mil) on Bottom Overlay And Pad X1-2(3928.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3603.68mil,3479.996mil) on Bottom Overlay And Pad X1-1(3548.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3603.681mil,3479.99mil) on Bottom Overlay And Pad X1-1(3548.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Arc (3603.681mil,3480.01mil) on Bottom Overlay And Pad X1-1(3548.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4340mil,1860mil) (4360mil,1920mil) on Top Overlay And Pad C27-1(4350mil,1854.57mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4340mil,1860mil) (4360mil,1920mil) on Top Overlay And Pad C27-2(4350mil,1925.43mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1942.992mil)(4283.425mil,1942.992mil) on Top Overlay And Pad U6-1(4260mil,1987.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1942.992mil)(4283.425mil,1942.992mil) on Top Overlay And Pad U6-2(4210mil,1987.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1942.992mil)(4283.425mil,1942.992mil) on Top Overlay And Pad U6-3(4160mil,1987.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1942.992mil)(4283.425mil,1942.992mil) on Top Overlay And Pad U6-4(4110mil,1987.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1817.008mil)(4283.425mil,1817.008mil) on Top Overlay And Pad U6-8(4260mil,1772.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1817.008mil)(4283.425mil,1817.008mil) on Top Overlay And Pad U6-7(4210mil,1772.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1817.008mil)(4283.425mil,1817.008mil) on Top Overlay And Pad U6-6(4160mil,1772.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Track (4086.575mil,1817.008mil)(4283.425mil,1817.008mil) on Top Overlay And Pad U6-5(4110mil,1772.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4010mil,4470mil) (4030mil,4530mil) on Top Overlay And Pad C3-1(4055.43mil,4500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4010mil,4470mil) (4030mil,4530mil) on Top Overlay And Pad C3-2(3984.57mil,4500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3865mil,4535mil) (3885mil,4595mil) on Top Overlay And Pad C2-1(3910.43mil,4565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay And Pad C2-1(3910.43mil,4565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3865mil,4535mil) (3885mil,4595mil) on Top Overlay And Pad C2-2(3839.57mil,4565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay And Pad C2-2(3839.57mil,4565mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3320mil,3900mil) (3340mil,3960mil) on Top Overlay And Pad C1-1(3330mil,3965.43mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3320mil,3900mil) (3340mil,3960mil) on Top Overlay And Pad C1-2(3330mil,3894.57mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4080mil,3170mil) (4100mil,3230mil) on Top Overlay And Pad C28-1(4054.57mil,3200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad C28-1(4054.57mil,3200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4080mil,3170mil) (4100mil,3230mil) on Top Overlay And Pad C28-2(4125.43mil,3200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3985mil,2310mil) (4005mil,2370mil) on Top Overlay And Pad C29-1(4030.43mil,2340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3985mil,2310mil) (4005mil,2370mil) on Top Overlay And Pad C29-2(3959.57mil,2340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3640mil,1550mil) (3650mil,1600mil) on Top Overlay And Pad R14-1(3678.46mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3640mil,1550mil) (3650mil,1600mil) on Top Overlay And Pad R14-2(3611.54mil,1575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.208mil < 10mil) Between Track (3457.638mil,1440.709mil)(3457.638mil,2188.74mil) on Top Overlay And Pad C24-1(3455mil,2214.57mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3445mil,2220mil) (3465mil,2280mil) on Top Overlay And Pad C24-1(3455mil,2214.57mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.208mil < 10mil) Between Track (3457.638mil,2188.74mil)(3930.079mil,2188.74mil) on Top Overlay And Pad C24-1(3455mil,2214.57mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3445mil,2220mil) (3465mil,2280mil) on Top Overlay And Pad C24-2(3455mil,2285.43mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3705mil,2055mil) (3715mil,2105mil) on Top Overlay And Pad R12-1(3743.46mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3705mil,2055mil) (3715mil,2105mil) on Top Overlay And Pad R12-2(3676.54mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Track (3544.252mil,2934.803mil)(3544.252mil,3348.189mil) on Top Overlay And Pad U5-98(3523.15mil,3152.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3544.252mil,2934.803mil)(3544.252mil,3348.189mil) on Top Overlay And Pad U5-97(3542.835mil,3152.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.452mil < 10mil) Between Track (3544.252mil,2934.803mil)(3544.252mil,3348.189mil) on Top Overlay And Pad U5-96(3562.52mil,3152.244mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-75(4017.244mil,3091.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-74(4017.244mil,3071.535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-73(4017.244mil,3051.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-72(4017.244mil,3032.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-71(4017.244mil,3012.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-70(4017.244mil,2992.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-69(4017.244mil,2973.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-68(4017.244mil,2953.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.775mil < 10mil) Between Track (3546.22mil,2932.835mil)(4031.457mil,2932.835mil) on Top Overlay And Pad U5-68(4017.244mil,2953.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-67(4017.244mil,2933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3546.22mil,2932.835mil)(4031.457mil,2932.835mil) on Top Overlay And Pad U5-67(4017.244mil,2933.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.964mil < 10mil) Between Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay And Pad U5-66(4017.244mil,2914.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.964mil < 10mil) Between Track (3546.22mil,2932.835mil)(4031.457mil,2932.835mil) on Top Overlay And Pad U5-66(4017.244mil,2914.055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.964mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.803mil < 10mil) Between Area Fill (3910.002mil,4065mil) (3920.002mil,4115mil) on Top Overlay And Pad C9-1(3948.46mil,4090mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.807mil < 10mil) Between Area Fill (3910.002mil,4065mil) (3920.002mil,4115mil) on Top Overlay And Pad C9-2(3881.54mil,4090mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.803mil < 10mil) Between Area Fill (3590mil,4239.998mil) (3600mil,4289.998mil) on Top Overlay And Pad C8-1(3595mil,4231.54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.807mil < 10mil) Between Area Fill (3590mil,4239.998mil) (3600mil,4289.998mil) on Top Overlay And Pad C8-2(3595mil,4298.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.495mil < 10mil) Between Track (3664.03mil,4323.76mil)(3690.84mil,4350.57mil) on Top Overlay And Pad U3-24(3704.34mil,4342.34mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Track (3820.08mil,4343.07mil)(3836.89mil,4343.07mil) on Top Overlay And Pad U3-19(3804.87mil,4342.34mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.885mil < 10mil) Between Track (3836.89mil,4323.76mil)(3836.89mil,4343.07mil) on Top Overlay And Pad U3-18(3836.34mil,4309.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3836.89mil,4177.71mil)(3836.89mil,4194.52mil) on Top Overlay And Pad U3-13(3836.34mil,4209.34mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Track (3820.08mil,4177.71mil)(3836.89mil,4177.71mil) on Top Overlay And Pad U3-12(3804.87mil,4176.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.995mil < 10mil) Between Track (3671.53mil,4177.71mil)(3688.34mil,4177.71mil) on Top Overlay And Pad U3-7(3704.34mil,4176.86mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.815mil < 10mil) Between Track (3671.53mil,4177.71mil)(3671.53mil,4194.52mil) on Top Overlay And Pad U3-6(3672.86mil,4209.34mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.885mil < 10mil) Between Track (3664.03mil,4323.76mil)(3690.84mil,4350.57mil) on Top Overlay And Pad U3-1(3672.86mil,4309.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.885mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3610.394mil,4456.772mil)(3659.606mil,4456.772mil) on Top Overlay And Pad R4-1(3635mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3659.606mil,4456.772mil)(3659.606mil,4480.886mil) on Top Overlay And Pad R4-1(3635mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3610.394mil,4456.772mil)(3610.394mil,4480.886mil) on Top Overlay And Pad R4-1(3635mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3659.606mil,4529.114mil)(3659.606mil,4553.228mil) on Top Overlay And Pad R4-2(3635mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3610.394mil,4529.114mil)(3610.394mil,4553.228mil) on Top Overlay And Pad R4-2(3635mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3610.394mil,4553.228mil)(3659.606mil,4553.228mil) on Top Overlay And Pad R4-2(3635mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.654mil < 10mil) Between Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay And Pad R4-2(3635mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3670.394mil,4456.772mil)(3670.394mil,4480.886mil) on Top Overlay And Pad R5-1(3695mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3719.606mil,4456.772mil)(3719.606mil,4480.886mil) on Top Overlay And Pad R5-1(3695mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3670.394mil,4456.772mil)(3719.606mil,4456.772mil) on Top Overlay And Pad R5-1(3695mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3670.394mil,4529.114mil)(3670.394mil,4553.228mil) on Top Overlay And Pad R5-2(3695mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3719.606mil,4529.114mil)(3719.606mil,4553.228mil) on Top Overlay And Pad R5-2(3695mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3670.394mil,4553.228mil)(3719.606mil,4553.228mil) on Top Overlay And Pad R5-2(3695mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.654mil < 10mil) Between Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay And Pad R5-2(3695mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3730.394mil,4456.772mil)(3730.394mil,4480.886mil) on Top Overlay And Pad R6-1(3755mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3779.606mil,4456.772mil)(3779.606mil,4480.886mil) on Top Overlay And Pad R6-1(3755mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3730.394mil,4456.772mil)(3779.606mil,4456.772mil) on Top Overlay And Pad R6-1(3755mil,4476.457mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3730.394mil,4529.114mil)(3730.394mil,4553.228mil) on Top Overlay And Pad R6-2(3755mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3779.606mil,4529.114mil)(3779.606mil,4553.228mil) on Top Overlay And Pad R6-2(3755mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3730.394mil,4553.228mil)(3779.606mil,4553.228mil) on Top Overlay And Pad R6-2(3755mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.654mil < 10mil) Between Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay And Pad R6-2(3755mil,4533.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.654mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.803mil < 10mil) Between Area Fill (3955mil,4240.002mil) (3965mil,4290.002mil) on Top Overlay And Pad C10-1(3960mil,4298.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.807mil < 10mil) Between Area Fill (3955mil,4240.002mil) (3965mil,4290.002mil) on Top Overlay And Pad C10-2(3960mil,4231.54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4427.658mil,4355.394mil)(4451.772mil,4355.394mil) on Top Overlay And Pad R10-1(4432.087mil,4380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4427.658mil,4404.606mil)(4451.772mil,4404.606mil) on Top Overlay And Pad R10-1(4432.087mil,4380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4451.772mil,4355.394mil)(4451.772mil,4404.606mil) on Top Overlay And Pad R10-1(4432.087mil,4380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4355.315mil,4355.394mil)(4379.429mil,4355.394mil) on Top Overlay And Pad R10-2(4375mil,4380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4355.315mil,4404.606mil)(4379.429mil,4404.606mil) on Top Overlay And Pad R10-2(4375mil,4380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4355.315mil,4355.394mil)(4355.315mil,4404.606mil) on Top Overlay And Pad R10-2(4375mil,4380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4429.114mil,4544.606mil)(4453.228mil,4544.606mil) on Top Overlay And Pad R7-1(4433.543mil,4520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4429.114mil,4495.394mil)(4453.228mil,4495.394mil) on Top Overlay And Pad R7-1(4433.543mil,4520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4453.228mil,4495.394mil)(4453.228mil,4544.606mil) on Top Overlay And Pad R7-1(4433.543mil,4520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4544.606mil)(4380.886mil,4544.606mil) on Top Overlay And Pad R7-2(4376.457mil,4520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4495.394mil)(4380.886mil,4495.394mil) on Top Overlay And Pad R7-2(4376.457mil,4520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4495.394mil)(4356.772mil,4544.606mil) on Top Overlay And Pad R7-2(4376.457mil,4520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4429.114mil,4295.394mil)(4453.228mil,4295.394mil) on Top Overlay And Pad R9-1(4433.543mil,4320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4429.114mil,4344.606mil)(4453.228mil,4344.606mil) on Top Overlay And Pad R9-1(4433.543mil,4320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4453.228mil,4295.394mil)(4453.228mil,4344.606mil) on Top Overlay And Pad R9-1(4433.543mil,4320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4295.394mil)(4380.886mil,4295.394mil) on Top Overlay And Pad R9-2(4376.457mil,4320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4344.606mil)(4380.886mil,4344.606mil) on Top Overlay And Pad R9-2(4376.457mil,4320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4295.394mil)(4356.772mil,4344.606mil) on Top Overlay And Pad R9-2(4376.457mil,4320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4429.114mil,4464.606mil)(4453.228mil,4464.606mil) on Top Overlay And Pad R8-1(4433.543mil,4440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4429.114mil,4415.394mil)(4453.228mil,4415.394mil) on Top Overlay And Pad R8-1(4433.543mil,4440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4453.228mil,4415.394mil)(4453.228mil,4464.606mil) on Top Overlay And Pad R8-1(4433.543mil,4440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4464.606mil)(4380.886mil,4464.606mil) on Top Overlay And Pad R8-2(4376.457mil,4440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4415.394mil)(4380.886mil,4415.394mil) on Top Overlay And Pad R8-2(4376.457mil,4440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (4356.772mil,4415.394mil)(4356.772mil,4464.606mil) on Top Overlay And Pad R8-2(4376.457mil,4440mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (4145.63mil,4513.15mil)(4224.37mil,4513.15mil) on Top Overlay And Pad U4-8(4153.504mil,4498.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (4145.63mil,4513.15mil)(4224.37mil,4513.15mil) on Top Overlay And Pad U4-1(4216.496mil,4498.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (4145.63mil,4406.85mil)(4224.37mil,4406.85mil) on Top Overlay And Pad U4-4(4216.496mil,4421.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Track (4145.63mil,4406.85mil)(4224.37mil,4406.85mil) on Top Overlay And Pad U4-5(4153.504mil,4421.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.803mil < 10mil) Between Area Fill (4179.998mil,4590mil) (4189.998mil,4640mil) on Top Overlay And Pad C12-1(4151.54mil,4615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.807mil < 10mil) Between Area Fill (4179.998mil,4590mil) (4189.998mil,4640mil) on Top Overlay And Pad C12-2(4218.46mil,4615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.803mil < 10mil) Between Area Fill (4179.998mil,4535mil) (4189.998mil,4585mil) on Top Overlay And Pad C11-1(4151.54mil,4560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.807mil < 10mil) Between Area Fill (4179.998mil,4535mil) (4189.998mil,4585mil) on Top Overlay And Pad C11-2(4218.46mil,4560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4280mil,4060mil) (4300mil,4120mil) on Top Overlay And Pad C4-1(4290mil,4054.57mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4280mil,4060mil) (4300mil,4120mil) on Top Overlay And Pad C4-2(4290mil,4125.43mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.127mil < 10mil) Between Track (3926.85mil,4900.354mil)(3946.85mil,4880.354mil) on Top Overlay And Pad U2-1(3886.85mil,4840.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C2" (3825mil,4627mil) on Top Overlay And Pad U2-4(3886.85mil,4675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2670.236mil,4679.291mil)(4914.331mil,4679.291mil) on Top Overlay And Pad U2-4(3886.85mil,4675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3636.85mil,4615.354mil)(3636.85mil,4890.354mil) on Top Overlay And Pad U2-3(3690mil,4675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2670.236mil,4679.291mil)(4914.331mil,4679.291mil) on Top Overlay And Pad U2-3(3690mil,4675mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3636.85mil,4615.354mil)(3636.85mil,4890.354mil) on Top Overlay And Pad U2-2(3690mil,4840.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Track (4494.37mil,4930.827mil)(4514.055mil,4950.512mil) on Top Overlay And Pad DP1-2(4455mil,4958.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Area Fill (4472.724mil,4968.205mil) (4531.776mil,4991.827mil) on Top Overlay And Pad DP1-2(4455mil,4958.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Track (4395.945mil,4950.512mil)(4415.63mil,4930.827mil) on Top Overlay And Pad DP1-2(4455mil,4958.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Area Fill (4378.231mil,4968.227mil) (4437.284mil,4991.849mil) on Top Overlay And Pad DP1-2(4455mil,4958.386mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4494.37mil,5139.488mil)(4514.055mil,5139.488mil) on Top Overlay And Pad DP1-1(4455mil,5131.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4395.945mil,5139.488mil)(4415.63mil,5139.488mil) on Top Overlay And Pad DP1-1(4455mil,5131.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3260mil,3905mil) (3270mil,3955mil) on Top Overlay And Pad R1-1(3265mil,3963.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3260mil,3905mil) (3270mil,3955mil) on Top Overlay And Pad R1-2(3265mil,3896.54mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.438mil < 10mil) Between Text "U2" (3641mil,4936mil) on Top Overlay And Pad P1-10(3660mil,5030mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R14" (3591mil,1634mil) on Top Overlay And Pad J1-(3598.386mil,1670mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.619mil < 10mil) Between Text "R14" (3591mil,1634mil) on Top Overlay And Pad J1-(3771.614mil,1670mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3457.638mil,2188.74mil)(3930.079mil,2188.74mil) on Top Overlay And Pad S1-1(3592mil,2176mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.181mil < 10mil) Between Track (3600mil,2224.53mil)(3600mil,2305mil) on Bottom Overlay And Pad S1-1(3592mil,2176mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mil < 10mil) Between Text "R12" (3656mil,2139mil) on Top Overlay And Pad S1-2(3848mil,2176mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3457.638mil,2188.74mil)(3930.079mil,2188.74mil) on Top Overlay And Pad S1-2(3848mil,2176mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.348mil < 10mil) Between Track (3840mil,2225.71mil)(3840mil,2305mil) on Bottom Overlay And Pad S1-2(3848mil,2176mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.348mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C24" (3432mil,2340mil) on Top Overlay And Pad S1-3(3592mil,2354mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3600mil,2224.53mil)(3600mil,2305mil) on Bottom Overlay And Pad S1-3(3592mil,2354mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.646mil < 10mil) Between Track (3840mil,2225.71mil)(3840mil,2305mil) on Bottom Overlay And Pad S1-4(3848mil,2354mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [8.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.397mil < 10mil) Between Text "C5" (3665mil,3938mil) on Bottom Overlay And Pad U1-30(3581.772mil,4042.874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.403mil < 10mil) Between Text "C5" (3665mil,3938mil) on Bottom Overlay And Pad U1-29(3613.268mil,4042.874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.403mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.397mil < 10mil) Between Text "C5" (3665mil,3938mil) on Bottom Overlay And Pad U1-28(3644.764mil,4042.874mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3230mil,2040mil) (3250mil,2100mil) on Bottom Overlay And Pad C30-1(3204.57mil,2070mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3230mil,2040mil) (3250mil,2100mil) on Bottom Overlay And Pad C30-2(3275.43mil,2070mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3309.803mil,1746.26mil)(3309.803mil,1805.315mil) on Bottom Overlay And Pad UP1-4(3353.11mil,1880.118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3309.803mil,1954.921mil)(3309.803mil,2013.976mil) on Bottom Overlay And Pad UP1-4(3353.11mil,1880.118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Track (3329.488mil,2269.055mil)(3349.173mil,2249.37mil) on Bottom Overlay And Pad DP2-2(3321.614mil,2210mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Track (3329.488mil,2150.945mil)(3349.173mil,2170.63mil) on Bottom Overlay And Pad DP2-2(3321.614mil,2210mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Area Fill (3270.435mil,2245.432mil) (3329.488mil,2269.054mil) on Bottom Overlay And Pad DP2-2(3321.614mil,2210mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Area Fill (3270.436mil,2150.94mil) (3329.489mil,2174.562mil) on Bottom Overlay And Pad DP2-2(3321.614mil,2210mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3140.512mil,2249.37mil)(3140.512mil,2269.055mil) on Bottom Overlay And Pad DP2-1(3148.386mil,2210mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (3140.512mil,2150.945mil)(3140.512mil,2170.63mil) on Bottom Overlay And Pad DP2-1(3148.386mil,2210mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3230mil,1675mil) (3250mil,1735mil) on Bottom Overlay And Pad C31-1(3275.43mil,1705mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3230mil,1675mil) (3250mil,1735mil) on Bottom Overlay And Pad C31-2(3204.57mil,1705mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3205mil,4080mil) (3225mil,4140mil) on Bottom Overlay And Pad C6-1(3215mil,4074.57mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3205mil,4080mil) (3225mil,4140mil) on Bottom Overlay And Pad C6-2(3215mil,4145.43mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (3098.071mil,4343.268mil)(3098.071mil,4406.26mil) on Bottom Overlay And Pad LM1-1(3125.63mil,4374.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (3098.071mil,4343.268mil)(3145.315mil,4343.268mil) on Bottom Overlay And Pad LM1-1(3125.63mil,4374.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (3098.071mil,4406.26mil)(3145.315mil,4406.26mil) on Bottom Overlay And Pad LM1-1(3125.63mil,4374.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (3231.929mil,4343.268mil)(3231.929mil,4406.26mil) on Bottom Overlay And Pad LM1-2(3204.37mil,4374.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (3184.685mil,4343.268mil)(3231.929mil,4343.268mil) on Bottom Overlay And Pad LM1-2(3204.37mil,4374.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Track (3184.685mil,4406.26mil)(3231.929mil,4406.26mil) on Bottom Overlay And Pad LM1-2(3204.37mil,4374.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3135mil,4424.764mil) (3155mil,4484.764mil) on Bottom Overlay And Pad C7-1(3109.57mil,4454.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LM1" (3233mil,4446.764mil) on Bottom Overlay And Pad C7-1(3109.57mil,4454.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3135mil,4424.764mil) (3155mil,4484.764mil) on Bottom Overlay And Pad C7-2(3180.43mil,4454.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LM1" (3233mil,4446.764mil) on Bottom Overlay And Pad C7-2(3180.43mil,4454.764mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3605mil,3845mil) (3625mil,3905mil) on Bottom Overlay And Pad C5-1(3579.57mil,3875mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3605mil,3845mil) (3625mil,3905mil) on Bottom Overlay And Pad C5-2(3650.43mil,3875mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.95mil < 10mil) Between Track (3554.13mil,1741.25mil)(3578.71mil,1741.25mil) on Bottom Overlay And Pad J1-5(3509.81mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3534.54mil,1786.43mil)(3578.71mil,1786.43mil) on Bottom Overlay And Pad J1-5(3509.81mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.63mil < 10mil) Between Track (3553.81mil,1786.43mil)(3578.71mil,1786.43mil) on Bottom Overlay And Pad J1-5(3509.81mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.529mil < 10mil) Between Track (3533.54mil,1606.88mil)(3533.54mil,1712.68mil) on Bottom Overlay And Pad J1-5(3509.81mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.529mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1436.82mil)(3533.54mil,1794.39mil) on Bottom Overlay And Pad J1-5(3509.81mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "UP1" (3505mil,1935.118mil) on Bottom Overlay And Pad J1-5(3509.81mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1741.25mil)(3833.81mil,1741.25mil) on Bottom Overlay And Pad J1-5(3509.81mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.95mil < 10mil) Between Track (3787.31mil,1741.25mil)(3815.88mil,1741.25mil) on Bottom Overlay And Pad J1-5(3860.2mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3787.31mil,1785.76mil)(3834.48mil,1785.76mil) on Bottom Overlay And Pad J1-5(3860.2mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.95mil < 10mil) Between Track (3787.31mil,1785.76mil)(3815.88mil,1785.76mil) on Bottom Overlay And Pad J1-5(3860.2mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.509mil < 10mil) Between Track (3836.47mil,1608.88mil)(3836.47mil,1708.7mil) on Bottom Overlay And Pad J1-5(3860.2mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3836.47mil,1436.82mil)(3836.47mil,1794.4mil) on Bottom Overlay And Pad J1-5(3860.2mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1741.25mil)(3833.81mil,1741.25mil) on Bottom Overlay And Pad J1-5(3860.2mil,1784.17mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3836.25mil,1437mil)(3836.25mil,1524.8mil) on Bottom Overlay And Pad J1-5(3860.2mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Track (3836.24mil,1496.19mil)(3836.25mil,1437mil) on Bottom Overlay And Pad J1-5(3860.2mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.777mil < 10mil) Between Track (3836.47mil,1608.88mil)(3836.47mil,1708.7mil) on Bottom Overlay And Pad J1-5(3860.2mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.777mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3836.47mil,1436.82mil)(3836.47mil,1794.4mil) on Bottom Overlay And Pad J1-5(3860.2mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.77mil,1437mil)(3533.77mil,1524.8mil) on Bottom Overlay And Pad J1-5(3509.81mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.487mil < 10mil) Between Track (3533.77mil,1437mil)(3533.77mil,1496.19mil) on Bottom Overlay And Pad J1-5(3509.81mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.777mil < 10mil) Between Track (3533.54mil,1606.88mil)(3533.54mil,1712.68mil) on Bottom Overlay And Pad J1-5(3509.81mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.777mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1436.82mil)(3533.54mil,1794.39mil) on Bottom Overlay And Pad J1-5(3509.81mil,1551.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1741.25mil)(3833.81mil,1741.25mil) on Bottom Overlay And Pad J1-5(3622.01mil,1788.11mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1741.25mil)(3833.81mil,1741.25mil) on Bottom Overlay And Pad J1-4(3653.51mil,1788.11mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1741.25mil)(3833.81mil,1741.25mil) on Bottom Overlay And Pad J1-3(3685mil,1788.11mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1741.25mil)(3833.81mil,1741.25mil) on Bottom Overlay And Pad J1-2(3716.5mil,1788.11mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3533.54mil,1741.25mil)(3833.81mil,1741.25mil) on Bottom Overlay And Pad J1-1(3748mil,1788.11mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3890mil,3770mil) (3900mil,3820mil) on Bottom Overlay And Pad R3-1(3861.54mil,3795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3890mil,3770mil) (3900mil,3820mil) on Bottom Overlay And Pad R3-2(3928.46mil,3795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3890mil,3840mil) (3900mil,3890mil) on Bottom Overlay And Pad R2-1(3861.54mil,3865mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (3949mil,3854mil) on Bottom Overlay And Pad R2-1(3861.54mil,3865mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3890mil,3840mil) (3900mil,3890mil) on Bottom Overlay And Pad R2-2(3928.46mil,3865mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (3949mil,3854mil) on Bottom Overlay And Pad R2-2(3928.46mil,3865mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3565mil,2940mil) (3585mil,3000mil) on Bottom Overlay And Pad C15-1(3610.43mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C22" (3625mil,2903mil) on Bottom Overlay And Pad C15-1(3610.43mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3565mil,2940mil) (3585mil,3000mil) on Bottom Overlay And Pad C15-2(3539.57mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C22" (3625mil,2903mil) on Bottom Overlay And Pad C15-2(3539.57mil,2970mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3860mil,2810mil) (3880mil,2870mil) on Bottom Overlay And Pad C16-1(3834.57mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C23" (3920mil,2758mil) on Bottom Overlay And Pad C16-1(3834.57mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3860mil,2810mil) (3880mil,2870mil) on Bottom Overlay And Pad C16-2(3905.43mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C23" (3920mil,2758mil) on Bottom Overlay And Pad C16-2(3905.43mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3860mil,2945mil) (3880mil,3005mil) on Bottom Overlay And Pad C17-1(3834.57mil,2975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (3920mil,2902mil) on Bottom Overlay And Pad C17-1(3834.57mil,2975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3860mil,2945mil) (3880mil,3005mil) on Bottom Overlay And Pad C17-2(3905.43mil,2975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C16" (3920mil,2902mil) on Bottom Overlay And Pad C17-2(3905.43mil,2975mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3575mil,3615mil) (3595mil,3675mil) on Bottom Overlay And Pad C26-1(3549.57mil,3645mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3575mil,3615mil) (3595mil,3675mil) on Bottom Overlay And Pad C26-2(3620.43mil,3645mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3480mil,3260mil) (3490mil,3310mil) on Bottom Overlay And Pad R13-1(3485mil,3318.46mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.805mil < 10mil) Between Area Fill (3480mil,3260mil) (3490mil,3310mil) on Bottom Overlay And Pad R13-2(3485mil,3251.54mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4085mil,3545mil) (4105mil,3605mil) on Bottom Overlay And Pad C25-1(4095mil,3539.57mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (4085mil,3545mil) (4105mil,3605mil) on Bottom Overlay And Pad C25-2(4095mil,3610.43mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3513.684mil,3395mil)(3513.684mil,3435mil) on Bottom Overlay And Pad X1-1(3548.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3513.684mil,3525mil)(3513.684mil,3565mil) on Bottom Overlay And Pad X1-1(3548.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R13" (3504mil,3379mil) on Bottom Overlay And Pad X1-1(3548.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3963.684mil,3395mil)(3963.684mil,3435mil) on Bottom Overlay And Pad X1-2(3928.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3963.684mil,3525mil)(3963.684mil,3565mil) on Bottom Overlay And Pad X1-2(3928.684mil,3480mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3565mil,2810mil) (3585mil,2870mil) on Bottom Overlay And Pad C22-1(3610.43mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C20" (3625mil,2757mil) on Bottom Overlay And Pad C22-1(3610.43mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3565mil,2810mil) (3585mil,2870mil) on Bottom Overlay And Pad C22-2(3539.57mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C20" (3625mil,2757mil) on Bottom Overlay And Pad C22-2(3539.57mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3860mil,2665mil) (3880mil,2725mil) on Bottom Overlay And Pad C23-1(3834.57mil,2695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3860mil,2665mil) (3880mil,2725mil) on Bottom Overlay And Pad C23-2(3905.43mil,2695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3565mil,2665mil) (3585mil,2725mil) on Bottom Overlay And Pad C20-1(3610.43mil,2695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.713mil < 10mil) Between Area Fill (3565mil,2665mil) (3585mil,2725mil) on Bottom Overlay And Pad C20-2(3539.57mil,2695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.713mil]
Rule Violations :241

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (1.264mil < 10mil) Between Text "C6" (3238mil,4200mil) on Bottom Overlay And Arc (3361.299mil,4260mil) on Bottom Overlay Silk Text to Silk Clearance [1.264mil]
   Violation between Silk To Silk Clearance Constraint: (1.684mil < 10mil) Between Text "R13" (3504mil,3379mil) on Bottom Overlay And Arc (3523.684mil,3395mil) on Bottom Overlay Silk Text to Silk Clearance [1.684mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (4040mil,3262mil) on Top Overlay And Track (4031.457mil,2932.835mil)(4031.457mil,3363.937mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.213mil < 10mil) Between Text "R6" (3760mil,4570mil) on Top Overlay And Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay Silk Text to Silk Clearance [9.213mil]
   Violation between Silk To Silk Clearance Constraint: (9.213mil < 10mil) Between Text "R5" (3680mil,4570mil) on Top Overlay And Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay Silk Text to Silk Clearance [9.213mil]
   Violation between Silk To Silk Clearance Constraint: (3.685mil < 10mil) Between Text "C3" (3970mil,4563mil) on Top Overlay And Track (3576.732mil,4552.913mil)(3969.449mil,4552.913mil) on Top Overlay Silk Text to Silk Clearance [3.685mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12" (3656mil,2139mil) on Top Overlay And Track (3457.638mil,2188.74mil)(3930.079mil,2188.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (3955mil,4625mil) on Top Overlay And Track (3969.449mil,4557.835mil)(3969.449mil,4672.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (3970mil,4563mil) on Top Overlay And Track (3969.449mil,4557.835mil)(3969.449mil,4672.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3600mil,4575mil) on Top Overlay And Track (3575.748mil,4551.929mil)(3575.748mil,4677.913mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (3955mil,4625mil) on Top Overlay And Track (2670.236mil,4679.291mil)(4914.331mil,4679.291mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (3825mil,4627mil) on Top Overlay And Track (2670.236mil,4679.291mil)(4914.331mil,4679.291mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6" (3760mil,4570mil) on Top Overlay And Track (3636.85mil,4615.354mil)(3936.85mil,4615.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3680mil,4570mil) on Top Overlay And Track (3636.85mil,4615.354mil)(3936.85mil,4615.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.74mil < 10mil) Between Text "C2" (3825mil,4627mil) on Top Overlay And Track (3636.85mil,4615.354mil)(3936.85mil,4615.354mil) on Top Overlay Silk Text to Silk Clearance [0.74mil]
   Violation between Silk To Silk Clearance Constraint: (5.758mil < 10mil) Between Text "R5" (3680mil,4570mil) on Top Overlay And Track (3636.85mil,4615.354mil)(3636.85mil,4890.354mil) on Top Overlay Silk Text to Silk Clearance [5.758mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (3955mil,4625mil) on Top Overlay And Track (3946.85mil,4615.354mil)(3946.85mil,4880.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (3955mil,4710mil) on Top Overlay And Track (3946.85mil,4615.354mil)(3946.85mil,4880.354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.747mil < 10mil) Between Text "C12" (3955mil,4625mil) on Top Overlay And Track (3936.85mil,4615.354mil)(3946.85mil,4615.354mil) on Top Overlay Silk Text to Silk Clearance [8.746mil]
   Violation between Silk To Silk Clearance Constraint: (5.732mil < 10mil) Between Text "C2" (3825mil,4627mil) on Top Overlay And Track (3936.85mil,4615.354mil)(3946.85mil,4615.354mil) on Top Overlay Silk Text to Silk Clearance [5.732mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U7" (2673.957mil,4715.5mil) on Top Overlay And Track (2670.236mil,1440.709mil)(2670.236mil,5219.764mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3949mil,3924mil) on Bottom Overlay And Track (3479.409mil,3984.409mil)(4030.591mil,3984.409mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3665mil,3938mil) on Bottom Overlay And Track (3479.409mil,3984.409mil)(4030.591mil,3984.409mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3949mil,3924mil) on Bottom Overlay And Track (3420.354mil,3925.354mil)(4089.646mil,3925.354mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.74mil < 10mil) Between Text "C5" (3665mil,3938mil) on Bottom Overlay And Track (3420.354mil,3925.354mil)(4089.646mil,3925.354mil) on Bottom Overlay Silk Text to Silk Clearance [1.74mil]
   Violation between Silk To Silk Clearance Constraint: (0.468mil < 10mil) Between Text "R3" (3949mil,3854mil) on Bottom Overlay And Track (3420.354mil,3925.354mil)(4089.646mil,3925.354mil) on Bottom Overlay Silk Text to Silk Clearance [0.468mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (3160mil,5050mil) on Bottom Overlay And Track (3210mil,4980mil)(3210mil,5180mil) on Bottom Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "22" (4320mil,5050mil) on Bottom Overlay And Track (4310mil,4980mil)(4310mil,5180mil) on Bottom Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "21" (4320mil,5150mil) on Bottom Overlay And Track (4310mil,4980mil)(4310mil,5180mil) on Bottom Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DP2" (3366mil,2310mil) on Bottom Overlay And Track (3116.142mil,2335.118mil)(3342.52mil,2335.118mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DP2" (3366mil,2310mil) on Bottom Overlay And Track (3342.52mil,2339.055mil)(3342.52mil,2724.882mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J5" (4378mil,2957mil) on Bottom Overlay And Track (4383.858mil,2970.118mil)(4383.858mil,3355.945mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J5" (4378mil,2957mil) on Bottom Overlay And Track (4157.48mil,2970.118mil)(4383.858mil,2970.118mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.684mil < 10mil) Between Text "R13" (3504mil,3379mil) on Bottom Overlay And Track (3513.684mil,3395mil)(3513.684mil,3435mil) on Bottom Overlay Silk Text to Silk Clearance [1.684mil]
   Violation between Silk To Silk Clearance Constraint: (1.019mil < 10mil) Between Text "LM1" (3233mil,4446.764mil) on Bottom Overlay And Text "C7" (3195mil,4517.764mil) on Bottom Overlay Silk Text to Silk Clearance [1.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (3860mil,2945mil) (3880mil,3005mil) on Bottom Overlay And Text "C16" (3920mil,2902mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (3565mil,2810mil) (3585mil,2870mil) on Bottom Overlay And Text "C20" (3625mil,2757mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (3565mil,2940mil) (3585mil,3000mil) on Bottom Overlay And Text "C22" (3625mil,2903mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (3860mil,2810mil) (3880mil,2870mil) on Bottom Overlay And Text "C23" (3920mil,2758mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (3135mil,4424.764mil) (3155mil,4484.764mil) on Bottom Overlay And Text "LM1" (3233mil,4446.764mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.019mil < 10mil) Between Text "R3" (3949mil,3854mil) on Bottom Overlay And Text "R2" (3949mil,3924mil) on Bottom Overlay Silk Text to Silk Clearance [0.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Area Fill (3890mil,3840mil) (3900mil,3890mil) on Bottom Overlay And Text "R3" (3949mil,3854mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (3955mil,4625mil) on Top Overlay And Text "C3" (3970mil,4563mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :43

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 463
Waived Violations : 0
Time Elapsed        : 00:00:02