#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun May 19 21:24:45 2019
# Process ID: 48200
# Current directory: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1
# Command line: vivado.exe -log design_2_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl
# Log file: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/design_2_wrapper.vds
# Journal file: C:/Users/13646/Desktop/ALU/ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Desktop/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/13646/Downloads/xilinx/Vivado/2015.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:xup:xup_nand4:1.0'. The one found in IP location 'c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/XUP_LIB/xup_nand4_1.0' will take precedence over the same IP in location c:/Users/13646/Downloads/xilinx/Vivado/2015.4/lib/74IP/xup_nand4_1
Command: synth_design -top design_2_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 282.598 ; gain = 111.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-638] synthesizing module 'design_2_design_1_4_0' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/synth/design_2_design_1_4_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ipshared/sysu/design_1_v1_0/src/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_0_0' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_four_2_input_and_gate_0_0/synth/design_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_and_gate' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_and_gate' (1#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_0_0' (2#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_four_2_input_and_gate_0_0/synth/design_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_or_gate_0_0' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_four_2_input_or_gate_0_0/synth/design_1_four_2_input_or_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_or_gate' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_or_gate' (3#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_or_gate_0_0' (4#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_four_2_input_or_gate_0_0/synth/design_1_four_2_input_or_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_8_to_1_0_0' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_mux_8_to_1_0_0/synth/design_1_mux_8_to_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mux_8_to_1' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux_8_to_1' (5#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_8_to_1_0_0' (6#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_mux_8_to_1_0_0/synth/design_1_mux_8_to_1_0_0.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_0' of module 'design_1_mux_8_to_1_0_0' requires 14 connections, but only 13 given [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ipshared/sysu/design_1_v1_0/src/design_1.v:92]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_8_to_1_0_1' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_mux_8_to_1_0_1/synth/design_1_mux_8_to_1_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_8_to_1_0_1' (7#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_mux_8_to_1_0_1/synth/design_1_mux_8_to_1_0_1.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_1' of module 'design_1_mux_8_to_1_0_1' requires 14 connections, but only 13 given [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ipshared/sysu/design_1_v1_0/src/design_1.v:106]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_0_0' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_six_not_gate_0_0/synth/design_1_six_not_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'six_not_gate' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'six_not_gate' (8#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_0_0' (9#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_six_not_gate_0_0/synth/design_1_six_not_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_0' of module 'design_1_six_not_gate_0_0' requires 12 connections, but only 8 given [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ipshared/sysu/design_1_v1_0/src/design_1.v:120]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_0_1' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_six_not_gate_0_1/synth/design_1_six_not_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_0_1' (10#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_six_not_gate_0_1/synth/design_1_six_not_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_1' of module 'design_1_six_not_gate_0_1' requires 12 connections, but only 11 given [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ipshared/sysu/design_1_v1_0/src/design_1.v:129]
INFO: [Synth 8-638] synthesizing module 'design_1_tri_3_input_and_gate_0_0' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_tri_3_input_and_gate_0_0/synth/design_1_tri_3_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tri_3_input_and_gate' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/tri_3_input_and_gate_v1_0/tri_3_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_3_input_and_gate' (11#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/tri_3_input_and_gate_v1_0/tri_3_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_tri_3_input_and_gate_0_0' (12#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_tri_3_input_and_gate_0_0/synth/design_1_tri_3_input_and_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'tri_3_input_and_gate_0' of module 'design_1_tri_3_input_and_gate_0_0' requires 12 connections, but only 10 given [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ipshared/sysu/design_1_v1_0/src/design_1.v:141]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_xor2_0_0' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_xup_xor2_0_0/synth/design_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xor2' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/xup_xor2_v1_0/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xor2' (13#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/ipshared/xilinx.com/xup_xor2_v1_0/xup_xor2.srcs/sources_1/new/xup_xor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_xor2_0_0' (14#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_xup_xor2_0_0/synth/design_1_xup_xor2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_xor2_0_2' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_xup_xor2_0_2/synth/design_1_xup_xor2_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_xor2_0_2' (15#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/src/design_1_xup_xor2_0_2/synth/design_1_xup_xor2_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (16#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ipshared/sysu/design_1_v1_0/src/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_2_design_1_4_0' (17#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_0/synth/design_2_design_1_4_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_design_1_4_1' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_1/synth/design_2_design_1_4_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_2_design_1_4_1' (18#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_1/synth/design_2_design_1_4_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_design_1_4_2' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_2/synth/design_2_design_1_4_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_2_design_1_4_2' (19#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_2/synth/design_2_design_1_4_2.v:56]
INFO: [Synth 8-638] synthesizing module 'design_2_design_1_4_3' [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_3/synth/design_2_design_1_4_3.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_2_design_1_4_3' (20#1) [c:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/ip/design_2_design_1_4_3/synth/design_2_design_1_4_3.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_2' (21#1) [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (22#1) [C:/Users/13646/Desktop/ALU/ALU.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 319.707 ; gain = 148.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 319.707 ; gain = 148.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/13646/Desktop/ALU/ALU.srcs/constrs_1/new/design_1_wrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/13646/Desktop/ALU/ALU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 597.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/tri_3_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_4/inst/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/tri_3_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_5/inst/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/tri_3_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_6/inst/xup_xor2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/tri_3_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/design_1_7/inst/xup_xor2_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 597.355 ; gain = 425.777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 597.355 ; gain = 425.777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    48|
|2     |LUT2 |    40|
|3     |LUT3 |    12|
|4     |LUT4 |    16|
|5     |LUT6 |    16|
|6     |IBUF |    12|
|7     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+--------------------------------------+------+
|      |Instance                        |Module                                |Cells |
+------+--------------------------------+--------------------------------------+------+
|1     |top                             |                                      |   149|
|2     |  design_2_i                    |design_2                              |   132|
|3     |    design_1_4                  |design_2_design_1_4_0                 |    33|
|4     |      inst                      |design_1__xdcDup__1                   |    33|
|5     |        four_2_input_and_gate_0 |design_1_four_2_input_and_gate_0_0__4 |     4|
|6     |        four_2_input_or_gate_0  |design_1_four_2_input_or_gate_0_0__4  |     4|
|7     |        mux_8_to_1_0            |design_1_mux_8_to_1_0_0__4            |     4|
|8     |        mux_8_to_1_1            |design_1_mux_8_to_1_0_1__4            |     4|
|9     |        six_not_gate_0          |design_1_six_not_gate_0_0__4          |     6|
|10    |        six_not_gate_1          |design_1_six_not_gate_0_1__4          |     6|
|11    |        tri_3_input_and_gate_0  |design_1_tri_3_input_and_gate_0_0__4  |     3|
|12    |          inst                  |tri_3_input_and_gate_2                |     3|
|13    |        xup_xor2_0              |design_1_xup_xor2_0_0__4              |     1|
|14    |        xup_xor2_1              |design_1_xup_xor2_0_2__4              |     1|
|15    |    design_1_5                  |design_2_design_1_4_1                 |    33|
|16    |      inst                      |design_1__xdcDup__2                   |    33|
|17    |        four_2_input_and_gate_0 |design_1_four_2_input_and_gate_0_0__5 |     4|
|18    |        four_2_input_or_gate_0  |design_1_four_2_input_or_gate_0_0__5  |     4|
|19    |        mux_8_to_1_0            |design_1_mux_8_to_1_0_0__5            |     4|
|20    |        mux_8_to_1_1            |design_1_mux_8_to_1_0_1__5            |     4|
|21    |        six_not_gate_0          |design_1_six_not_gate_0_0__5          |     6|
|22    |        six_not_gate_1          |design_1_six_not_gate_0_1__5          |     6|
|23    |        tri_3_input_and_gate_0  |design_1_tri_3_input_and_gate_0_0__5  |     3|
|24    |          inst                  |tri_3_input_and_gate_1                |     3|
|25    |        xup_xor2_0              |design_1_xup_xor2_0_0__5              |     1|
|26    |        xup_xor2_1              |design_1_xup_xor2_0_2__5              |     1|
|27    |    design_1_6                  |design_2_design_1_4_2                 |    33|
|28    |      inst                      |design_1__xdcDup__3                   |    33|
|29    |        four_2_input_and_gate_0 |design_1_four_2_input_and_gate_0_0__6 |     4|
|30    |        four_2_input_or_gate_0  |design_1_four_2_input_or_gate_0_0__6  |     4|
|31    |        mux_8_to_1_0            |design_1_mux_8_to_1_0_0__6            |     4|
|32    |        mux_8_to_1_1            |design_1_mux_8_to_1_0_1__6            |     4|
|33    |        six_not_gate_0          |design_1_six_not_gate_0_0__6          |     6|
|34    |        six_not_gate_1          |design_1_six_not_gate_0_1__6          |     6|
|35    |        tri_3_input_and_gate_0  |design_1_tri_3_input_and_gate_0_0__6  |     3|
|36    |          inst                  |tri_3_input_and_gate_0                |     3|
|37    |        xup_xor2_0              |design_1_xup_xor2_0_0__6              |     1|
|38    |        xup_xor2_1              |design_1_xup_xor2_0_2__6              |     1|
|39    |    design_1_7                  |design_2_design_1_4_3                 |    33|
|40    |      inst                      |design_1                              |    33|
|41    |        four_2_input_and_gate_0 |design_1_four_2_input_and_gate_0_0    |     4|
|42    |        four_2_input_or_gate_0  |design_1_four_2_input_or_gate_0_0     |     4|
|43    |        mux_8_to_1_0            |design_1_mux_8_to_1_0_0               |     4|
|44    |        mux_8_to_1_1            |design_1_mux_8_to_1_0_1               |     4|
|45    |        six_not_gate_0          |design_1_six_not_gate_0_0             |     6|
|46    |        six_not_gate_1          |design_1_six_not_gate_0_1             |     6|
|47    |        tri_3_input_and_gate_0  |design_1_tri_3_input_and_gate_0_0     |     3|
|48    |          inst                  |tri_3_input_and_gate                  |     3|
|49    |        xup_xor2_0              |design_1_xup_xor2_0_0                 |     1|
|50    |        xup_xor2_1              |design_1_xup_xor2_0_2                 |     1|
+------+--------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 597.355 ; gain = 111.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 597.355 ; gain = 425.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 597.355 ; gain = 394.523
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 597.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 19 21:25:14 2019...
