
STM32F7_HighSpeed_IEPE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec54  08008200  08008200  00008200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a130  08016e58  08016e58  00016e58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020f88  08020f88  00030090  2**0
                  CONTENTS
  4 .ARM          00000008  08020f88  08020f88  00020f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020f90  08020f90  00030090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020f90  08020f90  00020f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020f94  08020f94  00020f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08020f98  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c83c  200000a0  08021028  000300a0  2**5
                  ALLOC
 10 ._user_heap_stack 00000604  2001c8dc  08021028  0003c8dc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024c6b  00000000  00000000  000300be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005005  00000000  00000000  00054d29  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001660  00000000  00000000  00059d30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00029eb7  00000000  00000000  0005b390  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001708e  00000000  00000000  00085247  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0010073a  00000000  00000000  0009c2d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0019ca0f  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000013b8  00000000  00000000  0019ca90  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00005b6c  00000000  00000000  0019de48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008200 <__do_global_dtors_aux>:
 8008200:	b510      	push	{r4, lr}
 8008202:	4c05      	ldr	r4, [pc, #20]	; (8008218 <__do_global_dtors_aux+0x18>)
 8008204:	7823      	ldrb	r3, [r4, #0]
 8008206:	b933      	cbnz	r3, 8008216 <__do_global_dtors_aux+0x16>
 8008208:	4b04      	ldr	r3, [pc, #16]	; (800821c <__do_global_dtors_aux+0x1c>)
 800820a:	b113      	cbz	r3, 8008212 <__do_global_dtors_aux+0x12>
 800820c:	4804      	ldr	r0, [pc, #16]	; (8008220 <__do_global_dtors_aux+0x20>)
 800820e:	f3af 8000 	nop.w
 8008212:	2301      	movs	r3, #1
 8008214:	7023      	strb	r3, [r4, #0]
 8008216:	bd10      	pop	{r4, pc}
 8008218:	200000a0 	.word	0x200000a0
 800821c:	00000000 	.word	0x00000000
 8008220:	08016e3c 	.word	0x08016e3c

08008224 <frame_dummy>:
 8008224:	b508      	push	{r3, lr}
 8008226:	4b03      	ldr	r3, [pc, #12]	; (8008234 <frame_dummy+0x10>)
 8008228:	b11b      	cbz	r3, 8008232 <frame_dummy+0xe>
 800822a:	4903      	ldr	r1, [pc, #12]	; (8008238 <frame_dummy+0x14>)
 800822c:	4803      	ldr	r0, [pc, #12]	; (800823c <frame_dummy+0x18>)
 800822e:	f3af 8000 	nop.w
 8008232:	bd08      	pop	{r3, pc}
 8008234:	00000000 	.word	0x00000000
 8008238:	200000a4 	.word	0x200000a4
 800823c:	08016e3c 	.word	0x08016e3c

08008240 <arm_bitreversal_32>:
 8008240:	1c4b      	adds	r3, r1, #1
 8008242:	2b01      	cmp	r3, #1
 8008244:	bf98      	it	ls
 8008246:	4770      	bxls	lr
 8008248:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800824c:	1c91      	adds	r1, r2, #2
 800824e:	089b      	lsrs	r3, r3, #2

08008250 <arm_bitreversal_32_0>:
 8008250:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8008254:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8008258:	880a      	ldrh	r2, [r1, #0]
 800825a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800825e:	4480      	add	r8, r0
 8008260:	4481      	add	r9, r0
 8008262:	4402      	add	r2, r0
 8008264:	4484      	add	ip, r0
 8008266:	f8d9 7000 	ldr.w	r7, [r9]
 800826a:	f8d8 6000 	ldr.w	r6, [r8]
 800826e:	6815      	ldr	r5, [r2, #0]
 8008270:	f8dc 4000 	ldr.w	r4, [ip]
 8008274:	f8c9 6000 	str.w	r6, [r9]
 8008278:	f8c8 7000 	str.w	r7, [r8]
 800827c:	f8cc 5000 	str.w	r5, [ip]
 8008280:	6014      	str	r4, [r2, #0]
 8008282:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8008286:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800828a:	6855      	ldr	r5, [r2, #4]
 800828c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8008290:	f8c9 6004 	str.w	r6, [r9, #4]
 8008294:	f8c8 7004 	str.w	r7, [r8, #4]
 8008298:	f8cc 5004 	str.w	r5, [ip, #4]
 800829c:	6054      	str	r4, [r2, #4]
 800829e:	3108      	adds	r1, #8
 80082a0:	3b01      	subs	r3, #1
 80082a2:	d1d5      	bne.n	8008250 <arm_bitreversal_32_0>
 80082a4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80082a8:	4770      	bx	lr

080082aa <arm_bitreversal_16>:
 80082aa:	1c4b      	adds	r3, r1, #1
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	bf98      	it	ls
 80082b0:	4770      	bxls	lr
 80082b2:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80082b6:	1c91      	adds	r1, r2, #2
 80082b8:	089b      	lsrs	r3, r3, #2

080082ba <arm_bitreversal_16_0>:
 80082ba:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80082be:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80082c2:	880a      	ldrh	r2, [r1, #0]
 80082c4:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80082c8:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 80082cc:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80082d0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80082d4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80082d8:	f8d9 7000 	ldr.w	r7, [r9]
 80082dc:	f8d8 6000 	ldr.w	r6, [r8]
 80082e0:	6815      	ldr	r5, [r2, #0]
 80082e2:	f8dc 4000 	ldr.w	r4, [ip]
 80082e6:	f8c9 6000 	str.w	r6, [r9]
 80082ea:	f8c8 7000 	str.w	r7, [r8]
 80082ee:	f8cc 5000 	str.w	r5, [ip]
 80082f2:	6014      	str	r4, [r2, #0]
 80082f4:	3108      	adds	r1, #8
 80082f6:	3b01      	subs	r3, #1
 80082f8:	d1df      	bne.n	80082ba <arm_bitreversal_16_0>
 80082fa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80082fe:	4770      	bx	lr

08008300 <strlen>:
 8008300:	4603      	mov	r3, r0
 8008302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008306:	2a00      	cmp	r2, #0
 8008308:	d1fb      	bne.n	8008302 <strlen+0x2>
 800830a:	1a18      	subs	r0, r3, r0
 800830c:	3801      	subs	r0, #1
 800830e:	4770      	bx	lr

08008310 <__aeabi_uldivmod>:
 8008310:	b953      	cbnz	r3, 8008328 <__aeabi_uldivmod+0x18>
 8008312:	b94a      	cbnz	r2, 8008328 <__aeabi_uldivmod+0x18>
 8008314:	2900      	cmp	r1, #0
 8008316:	bf08      	it	eq
 8008318:	2800      	cmpeq	r0, #0
 800831a:	bf1c      	itt	ne
 800831c:	f04f 31ff 	movne.w	r1, #4294967295
 8008320:	f04f 30ff 	movne.w	r0, #4294967295
 8008324:	f000 b972 	b.w	800860c <__aeabi_idiv0>
 8008328:	f1ad 0c08 	sub.w	ip, sp, #8
 800832c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008330:	f000 f806 	bl	8008340 <__udivmoddi4>
 8008334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800833c:	b004      	add	sp, #16
 800833e:	4770      	bx	lr

08008340 <__udivmoddi4>:
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	9e08      	ldr	r6, [sp, #32]
 8008346:	4604      	mov	r4, r0
 8008348:	4688      	mov	r8, r1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d14b      	bne.n	80083e6 <__udivmoddi4+0xa6>
 800834e:	428a      	cmp	r2, r1
 8008350:	4615      	mov	r5, r2
 8008352:	d967      	bls.n	8008424 <__udivmoddi4+0xe4>
 8008354:	fab2 f282 	clz	r2, r2
 8008358:	b14a      	cbz	r2, 800836e <__udivmoddi4+0x2e>
 800835a:	f1c2 0720 	rsb	r7, r2, #32
 800835e:	fa01 f302 	lsl.w	r3, r1, r2
 8008362:	fa20 f707 	lsr.w	r7, r0, r7
 8008366:	4095      	lsls	r5, r2
 8008368:	ea47 0803 	orr.w	r8, r7, r3
 800836c:	4094      	lsls	r4, r2
 800836e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008372:	0c23      	lsrs	r3, r4, #16
 8008374:	fbb8 f7fe 	udiv	r7, r8, lr
 8008378:	fa1f fc85 	uxth.w	ip, r5
 800837c:	fb0e 8817 	mls	r8, lr, r7, r8
 8008380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008384:	fb07 f10c 	mul.w	r1, r7, ip
 8008388:	4299      	cmp	r1, r3
 800838a:	d909      	bls.n	80083a0 <__udivmoddi4+0x60>
 800838c:	18eb      	adds	r3, r5, r3
 800838e:	f107 30ff 	add.w	r0, r7, #4294967295
 8008392:	f080 811b 	bcs.w	80085cc <__udivmoddi4+0x28c>
 8008396:	4299      	cmp	r1, r3
 8008398:	f240 8118 	bls.w	80085cc <__udivmoddi4+0x28c>
 800839c:	3f02      	subs	r7, #2
 800839e:	442b      	add	r3, r5
 80083a0:	1a5b      	subs	r3, r3, r1
 80083a2:	b2a4      	uxth	r4, r4
 80083a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80083a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80083ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80083b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80083b4:	45a4      	cmp	ip, r4
 80083b6:	d909      	bls.n	80083cc <__udivmoddi4+0x8c>
 80083b8:	192c      	adds	r4, r5, r4
 80083ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80083be:	f080 8107 	bcs.w	80085d0 <__udivmoddi4+0x290>
 80083c2:	45a4      	cmp	ip, r4
 80083c4:	f240 8104 	bls.w	80085d0 <__udivmoddi4+0x290>
 80083c8:	3802      	subs	r0, #2
 80083ca:	442c      	add	r4, r5
 80083cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80083d0:	eba4 040c 	sub.w	r4, r4, ip
 80083d4:	2700      	movs	r7, #0
 80083d6:	b11e      	cbz	r6, 80083e0 <__udivmoddi4+0xa0>
 80083d8:	40d4      	lsrs	r4, r2
 80083da:	2300      	movs	r3, #0
 80083dc:	e9c6 4300 	strd	r4, r3, [r6]
 80083e0:	4639      	mov	r1, r7
 80083e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e6:	428b      	cmp	r3, r1
 80083e8:	d909      	bls.n	80083fe <__udivmoddi4+0xbe>
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	f000 80eb 	beq.w	80085c6 <__udivmoddi4+0x286>
 80083f0:	2700      	movs	r7, #0
 80083f2:	e9c6 0100 	strd	r0, r1, [r6]
 80083f6:	4638      	mov	r0, r7
 80083f8:	4639      	mov	r1, r7
 80083fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fe:	fab3 f783 	clz	r7, r3
 8008402:	2f00      	cmp	r7, #0
 8008404:	d147      	bne.n	8008496 <__udivmoddi4+0x156>
 8008406:	428b      	cmp	r3, r1
 8008408:	d302      	bcc.n	8008410 <__udivmoddi4+0xd0>
 800840a:	4282      	cmp	r2, r0
 800840c:	f200 80fa 	bhi.w	8008604 <__udivmoddi4+0x2c4>
 8008410:	1a84      	subs	r4, r0, r2
 8008412:	eb61 0303 	sbc.w	r3, r1, r3
 8008416:	2001      	movs	r0, #1
 8008418:	4698      	mov	r8, r3
 800841a:	2e00      	cmp	r6, #0
 800841c:	d0e0      	beq.n	80083e0 <__udivmoddi4+0xa0>
 800841e:	e9c6 4800 	strd	r4, r8, [r6]
 8008422:	e7dd      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008424:	b902      	cbnz	r2, 8008428 <__udivmoddi4+0xe8>
 8008426:	deff      	udf	#255	; 0xff
 8008428:	fab2 f282 	clz	r2, r2
 800842c:	2a00      	cmp	r2, #0
 800842e:	f040 808f 	bne.w	8008550 <__udivmoddi4+0x210>
 8008432:	1b49      	subs	r1, r1, r5
 8008434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008438:	fa1f f885 	uxth.w	r8, r5
 800843c:	2701      	movs	r7, #1
 800843e:	fbb1 fcfe 	udiv	ip, r1, lr
 8008442:	0c23      	lsrs	r3, r4, #16
 8008444:	fb0e 111c 	mls	r1, lr, ip, r1
 8008448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800844c:	fb08 f10c 	mul.w	r1, r8, ip
 8008450:	4299      	cmp	r1, r3
 8008452:	d907      	bls.n	8008464 <__udivmoddi4+0x124>
 8008454:	18eb      	adds	r3, r5, r3
 8008456:	f10c 30ff 	add.w	r0, ip, #4294967295
 800845a:	d202      	bcs.n	8008462 <__udivmoddi4+0x122>
 800845c:	4299      	cmp	r1, r3
 800845e:	f200 80cd 	bhi.w	80085fc <__udivmoddi4+0x2bc>
 8008462:	4684      	mov	ip, r0
 8008464:	1a59      	subs	r1, r3, r1
 8008466:	b2a3      	uxth	r3, r4
 8008468:	fbb1 f0fe 	udiv	r0, r1, lr
 800846c:	fb0e 1410 	mls	r4, lr, r0, r1
 8008470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008474:	fb08 f800 	mul.w	r8, r8, r0
 8008478:	45a0      	cmp	r8, r4
 800847a:	d907      	bls.n	800848c <__udivmoddi4+0x14c>
 800847c:	192c      	adds	r4, r5, r4
 800847e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008482:	d202      	bcs.n	800848a <__udivmoddi4+0x14a>
 8008484:	45a0      	cmp	r8, r4
 8008486:	f200 80b6 	bhi.w	80085f6 <__udivmoddi4+0x2b6>
 800848a:	4618      	mov	r0, r3
 800848c:	eba4 0408 	sub.w	r4, r4, r8
 8008490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008494:	e79f      	b.n	80083d6 <__udivmoddi4+0x96>
 8008496:	f1c7 0c20 	rsb	ip, r7, #32
 800849a:	40bb      	lsls	r3, r7
 800849c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80084a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80084a4:	fa01 f407 	lsl.w	r4, r1, r7
 80084a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80084ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80084b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80084b4:	4325      	orrs	r5, r4
 80084b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80084ba:	0c2c      	lsrs	r4, r5, #16
 80084bc:	fb08 3319 	mls	r3, r8, r9, r3
 80084c0:	fa1f fa8e 	uxth.w	sl, lr
 80084c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80084c8:	fb09 f40a 	mul.w	r4, r9, sl
 80084cc:	429c      	cmp	r4, r3
 80084ce:	fa02 f207 	lsl.w	r2, r2, r7
 80084d2:	fa00 f107 	lsl.w	r1, r0, r7
 80084d6:	d90b      	bls.n	80084f0 <__udivmoddi4+0x1b0>
 80084d8:	eb1e 0303 	adds.w	r3, lr, r3
 80084dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80084e0:	f080 8087 	bcs.w	80085f2 <__udivmoddi4+0x2b2>
 80084e4:	429c      	cmp	r4, r3
 80084e6:	f240 8084 	bls.w	80085f2 <__udivmoddi4+0x2b2>
 80084ea:	f1a9 0902 	sub.w	r9, r9, #2
 80084ee:	4473      	add	r3, lr
 80084f0:	1b1b      	subs	r3, r3, r4
 80084f2:	b2ad      	uxth	r5, r5
 80084f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80084f8:	fb08 3310 	mls	r3, r8, r0, r3
 80084fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008500:	fb00 fa0a 	mul.w	sl, r0, sl
 8008504:	45a2      	cmp	sl, r4
 8008506:	d908      	bls.n	800851a <__udivmoddi4+0x1da>
 8008508:	eb1e 0404 	adds.w	r4, lr, r4
 800850c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008510:	d26b      	bcs.n	80085ea <__udivmoddi4+0x2aa>
 8008512:	45a2      	cmp	sl, r4
 8008514:	d969      	bls.n	80085ea <__udivmoddi4+0x2aa>
 8008516:	3802      	subs	r0, #2
 8008518:	4474      	add	r4, lr
 800851a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800851e:	fba0 8902 	umull	r8, r9, r0, r2
 8008522:	eba4 040a 	sub.w	r4, r4, sl
 8008526:	454c      	cmp	r4, r9
 8008528:	46c2      	mov	sl, r8
 800852a:	464b      	mov	r3, r9
 800852c:	d354      	bcc.n	80085d8 <__udivmoddi4+0x298>
 800852e:	d051      	beq.n	80085d4 <__udivmoddi4+0x294>
 8008530:	2e00      	cmp	r6, #0
 8008532:	d069      	beq.n	8008608 <__udivmoddi4+0x2c8>
 8008534:	ebb1 050a 	subs.w	r5, r1, sl
 8008538:	eb64 0403 	sbc.w	r4, r4, r3
 800853c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008540:	40fd      	lsrs	r5, r7
 8008542:	40fc      	lsrs	r4, r7
 8008544:	ea4c 0505 	orr.w	r5, ip, r5
 8008548:	e9c6 5400 	strd	r5, r4, [r6]
 800854c:	2700      	movs	r7, #0
 800854e:	e747      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008550:	f1c2 0320 	rsb	r3, r2, #32
 8008554:	fa20 f703 	lsr.w	r7, r0, r3
 8008558:	4095      	lsls	r5, r2
 800855a:	fa01 f002 	lsl.w	r0, r1, r2
 800855e:	fa21 f303 	lsr.w	r3, r1, r3
 8008562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008566:	4338      	orrs	r0, r7
 8008568:	0c01      	lsrs	r1, r0, #16
 800856a:	fbb3 f7fe 	udiv	r7, r3, lr
 800856e:	fa1f f885 	uxth.w	r8, r5
 8008572:	fb0e 3317 	mls	r3, lr, r7, r3
 8008576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800857a:	fb07 f308 	mul.w	r3, r7, r8
 800857e:	428b      	cmp	r3, r1
 8008580:	fa04 f402 	lsl.w	r4, r4, r2
 8008584:	d907      	bls.n	8008596 <__udivmoddi4+0x256>
 8008586:	1869      	adds	r1, r5, r1
 8008588:	f107 3cff 	add.w	ip, r7, #4294967295
 800858c:	d22f      	bcs.n	80085ee <__udivmoddi4+0x2ae>
 800858e:	428b      	cmp	r3, r1
 8008590:	d92d      	bls.n	80085ee <__udivmoddi4+0x2ae>
 8008592:	3f02      	subs	r7, #2
 8008594:	4429      	add	r1, r5
 8008596:	1acb      	subs	r3, r1, r3
 8008598:	b281      	uxth	r1, r0
 800859a:	fbb3 f0fe 	udiv	r0, r3, lr
 800859e:	fb0e 3310 	mls	r3, lr, r0, r3
 80085a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80085a6:	fb00 f308 	mul.w	r3, r0, r8
 80085aa:	428b      	cmp	r3, r1
 80085ac:	d907      	bls.n	80085be <__udivmoddi4+0x27e>
 80085ae:	1869      	adds	r1, r5, r1
 80085b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80085b4:	d217      	bcs.n	80085e6 <__udivmoddi4+0x2a6>
 80085b6:	428b      	cmp	r3, r1
 80085b8:	d915      	bls.n	80085e6 <__udivmoddi4+0x2a6>
 80085ba:	3802      	subs	r0, #2
 80085bc:	4429      	add	r1, r5
 80085be:	1ac9      	subs	r1, r1, r3
 80085c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80085c4:	e73b      	b.n	800843e <__udivmoddi4+0xfe>
 80085c6:	4637      	mov	r7, r6
 80085c8:	4630      	mov	r0, r6
 80085ca:	e709      	b.n	80083e0 <__udivmoddi4+0xa0>
 80085cc:	4607      	mov	r7, r0
 80085ce:	e6e7      	b.n	80083a0 <__udivmoddi4+0x60>
 80085d0:	4618      	mov	r0, r3
 80085d2:	e6fb      	b.n	80083cc <__udivmoddi4+0x8c>
 80085d4:	4541      	cmp	r1, r8
 80085d6:	d2ab      	bcs.n	8008530 <__udivmoddi4+0x1f0>
 80085d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80085dc:	eb69 020e 	sbc.w	r2, r9, lr
 80085e0:	3801      	subs	r0, #1
 80085e2:	4613      	mov	r3, r2
 80085e4:	e7a4      	b.n	8008530 <__udivmoddi4+0x1f0>
 80085e6:	4660      	mov	r0, ip
 80085e8:	e7e9      	b.n	80085be <__udivmoddi4+0x27e>
 80085ea:	4618      	mov	r0, r3
 80085ec:	e795      	b.n	800851a <__udivmoddi4+0x1da>
 80085ee:	4667      	mov	r7, ip
 80085f0:	e7d1      	b.n	8008596 <__udivmoddi4+0x256>
 80085f2:	4681      	mov	r9, r0
 80085f4:	e77c      	b.n	80084f0 <__udivmoddi4+0x1b0>
 80085f6:	3802      	subs	r0, #2
 80085f8:	442c      	add	r4, r5
 80085fa:	e747      	b.n	800848c <__udivmoddi4+0x14c>
 80085fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8008600:	442b      	add	r3, r5
 8008602:	e72f      	b.n	8008464 <__udivmoddi4+0x124>
 8008604:	4638      	mov	r0, r7
 8008606:	e708      	b.n	800841a <__udivmoddi4+0xda>
 8008608:	4637      	mov	r7, r6
 800860a:	e6e9      	b.n	80083e0 <__udivmoddi4+0xa0>

0800860c <__aeabi_idiv0>:
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop

08008610 <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 8008610:	b580      	push	{r7, lr}
 8008612:	b082      	sub	sp, #8
 8008614:	af00      	add	r7, sp, #0
 8008616:	ed87 0a01 	vstr	s0, [r7, #4]
 800861a:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 800861c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008628:	db0a      	blt.n	8008640 <arm_sqrt_f32+0x30>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 800862a:	ed97 0a01 	vldr	s0, [r7, #4]
 800862e:	f00d fef3 	bl	8016418 <sqrtf>
 8008632:	eef0 7a40 	vmov.f32	s15, s0
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 800863c:	2300      	movs	r3, #0
 800863e:	e005      	b.n	800864c <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	f04f 0200 	mov.w	r2, #0
 8008646:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8008648:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 800864c:	4618      	mov	r0, r3
 800864e:	3708      	adds	r7, #8
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <arm_cmplx_mag_f32>:

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b088      	sub	sp, #32
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  uint32_t blkCnt;                               /* loop counter */

  /*loop Unrolling */
  blkCnt = numSamples >> 2u;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	089b      	lsrs	r3, r3, #2
 8008664:	61fb      	str	r3, [r7, #28]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008666:	e082      	b.n	800876e <arm_cmplx_mag_f32+0x11a>
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	1d1a      	adds	r2, r3, #4
 800866c:	60fa      	str	r2, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	1d1a      	adds	r2, r3, #4
 8008676:	60fa      	str	r2, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 800867c:	ed97 7a06 	vldr	s14, [r7, #24]
 8008680:	edd7 7a06 	vldr	s15, [r7, #24]
 8008684:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008688:	edd7 6a05 	vldr	s13, [r7, #20]
 800868c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008690:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008694:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	1d1a      	adds	r2, r3, #4
 800869c:	60ba      	str	r2, [r7, #8]
 800869e:	4618      	mov	r0, r3
 80086a0:	eeb0 0a67 	vmov.f32	s0, s15
 80086a4:	f7ff ffb4 	bl	8008610 <arm_sqrt_f32>

    realIn = *pSrc++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	1d1a      	adds	r2, r3, #4
 80086ac:	60fa      	str	r2, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	1d1a      	adds	r2, r3, #4
 80086b6:	60fa      	str	r2, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80086bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80086c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80086c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80086c8:	edd7 6a05 	vldr	s13, [r7, #20]
 80086cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80086d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80086d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	1d1a      	adds	r2, r3, #4
 80086dc:	60ba      	str	r2, [r7, #8]
 80086de:	4618      	mov	r0, r3
 80086e0:	eeb0 0a67 	vmov.f32	s0, s15
 80086e4:	f7ff ff94 	bl	8008610 <arm_sqrt_f32>

    realIn = *pSrc++;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	1d1a      	adds	r2, r3, #4
 80086ec:	60fa      	str	r2, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	1d1a      	adds	r2, r3, #4
 80086f6:	60fa      	str	r2, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 80086fc:	ed97 7a06 	vldr	s14, [r7, #24]
 8008700:	edd7 7a06 	vldr	s15, [r7, #24]
 8008704:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008708:	edd7 6a05 	vldr	s13, [r7, #20]
 800870c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008710:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	1d1a      	adds	r2, r3, #4
 800871c:	60ba      	str	r2, [r7, #8]
 800871e:	4618      	mov	r0, r3
 8008720:	eeb0 0a67 	vmov.f32	s0, s15
 8008724:	f7ff ff74 	bl	8008610 <arm_sqrt_f32>

    realIn = *pSrc++;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	1d1a      	adds	r2, r3, #4
 800872c:	60fa      	str	r2, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	1d1a      	adds	r2, r3, #4
 8008736:	60fa      	str	r2, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 800873c:	ed97 7a06 	vldr	s14, [r7, #24]
 8008740:	edd7 7a06 	vldr	s15, [r7, #24]
 8008744:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008748:	edd7 6a05 	vldr	s13, [r7, #20]
 800874c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008750:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	1d1a      	adds	r2, r3, #4
 800875c:	60ba      	str	r2, [r7, #8]
 800875e:	4618      	mov	r0, r3
 8008760:	eeb0 0a67 	vmov.f32	s0, s15
 8008764:	f7ff ff54 	bl	8008610 <arm_sqrt_f32>


    /* Decrement the loop counter */
    blkCnt--;
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	3b01      	subs	r3, #1
 800876c:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 800876e:	69fb      	ldr	r3, [r7, #28]
 8008770:	2b00      	cmp	r3, #0
 8008772:	f47f af79 	bne.w	8008668 <arm_cmplx_mag_f32+0x14>
  }

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f003 0303 	and.w	r3, r3, #3
 800877c:	61fb      	str	r3, [r7, #28]

  while(blkCnt > 0u)
 800877e:	e022      	b.n	80087c6 <arm_cmplx_mag_f32+0x172>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	1d1a      	adds	r2, r3, #4
 8008784:	60fa      	str	r2, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	1d1a      	adds	r2, r3, #4
 800878e:	60fa      	str	r2, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8008794:	ed97 7a06 	vldr	s14, [r7, #24]
 8008798:	edd7 7a06 	vldr	s15, [r7, #24]
 800879c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80087a0:	edd7 6a05 	vldr	s13, [r7, #20]
 80087a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80087a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80087ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	1d1a      	adds	r2, r3, #4
 80087b4:	60ba      	str	r2, [r7, #8]
 80087b6:	4618      	mov	r0, r3
 80087b8:	eeb0 0a67 	vmov.f32	s0, s15
 80087bc:	f7ff ff28 	bl	8008610 <arm_sqrt_f32>

    /* Decrement the loop counter */
    blkCnt--;
 80087c0:	69fb      	ldr	r3, [r7, #28]
 80087c2:	3b01      	subs	r3, #1
 80087c4:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 80087c6:	69fb      	ldr	r3, [r7, #28]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1d9      	bne.n	8008780 <arm_cmplx_mag_f32+0x12c>
    numSamples--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 80087cc:	bf00      	nop
 80087ce:	3720      	adds	r7, #32
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b08b      	sub	sp, #44	; 0x2c
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	607a      	str	r2, [r7, #4]
 80087e0:	603b      	str	r3, [r7, #0]
  /* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t maxVal1, maxVal2, out;               /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
 80087e2:	2300      	movs	r3, #0
 80087e4:	61bb      	str	r3, [r7, #24]
  /* Initialise the index value to zero. */
  outIndex = 0u;
 80087e6:	2300      	movs	r3, #0
 80087e8:	61fb      	str	r3, [r7, #28]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	1d1a      	adds	r2, r3, #4
 80087ee:	60fa      	str	r2, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	089b      	lsrs	r3, r3, #2
 80087fa:	623b      	str	r3, [r7, #32]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 80087fc:	e051      	b.n	80088a2 <arm_max_f32+0xce>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	1d1a      	adds	r2, r3, #4
 8008802:	60fa      	str	r2, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	617b      	str	r3, [r7, #20]

    maxVal2 = *pSrc++;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	1d1a      	adds	r2, r3, #4
 800880c:	60fa      	str	r2, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 8008812:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008816:	edd7 7a05 	vldr	s15, [r7, #20]
 800881a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800881e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008822:	d504      	bpl.n	800882e <arm_max_f32+0x5a>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 1u;
 8008828:	69bb      	ldr	r3, [r7, #24]
 800882a:	3301      	adds	r3, #1
 800882c:	61fb      	str	r3, [r7, #28]
    }

    maxVal1 = *pSrc++;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	1d1a      	adds	r2, r3, #4
 8008832:	60fa      	str	r2, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal2)
 8008838:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800883c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008848:	d504      	bpl.n	8008854 <arm_max_f32+0x80>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 2u;
 800884e:	69bb      	ldr	r3, [r7, #24]
 8008850:	3302      	adds	r3, #2
 8008852:	61fb      	str	r3, [r7, #28]
    }

    maxVal2 = *pSrc++;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	1d1a      	adds	r2, r3, #4
 8008858:	60fa      	str	r2, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 800885e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008862:	edd7 7a05 	vldr	s15, [r7, #20]
 8008866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800886a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800886e:	d504      	bpl.n	800887a <arm_max_f32+0xa6>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 3u;
 8008874:	69bb      	ldr	r3, [r7, #24]
 8008876:	3303      	adds	r3, #3
 8008878:	61fb      	str	r3, [r7, #28]
    }

    /* compare for the maximum value */
    if(out < maxVal2)
 800887a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800887e:	edd7 7a04 	vldr	s15, [r7, #16]
 8008882:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800888a:	d504      	bpl.n	8008896 <arm_max_f32+0xc2>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 4u;
 8008890:	69bb      	ldr	r3, [r7, #24]
 8008892:	3304      	adds	r3, #4
 8008894:	61fb      	str	r3, [r7, #28]
    }

    count += 4u;
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	3304      	adds	r3, #4
 800889a:	61bb      	str	r3, [r7, #24]

    /* Decrement the loop counter */
    blkCnt--;
 800889c:	6a3b      	ldr	r3, [r7, #32]
 800889e:	3b01      	subs	r3, #1
 80088a0:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80088a2:	6a3b      	ldr	r3, [r7, #32]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d1aa      	bne.n	80087fe <arm_max_f32+0x2a>
  }

  /* if (blockSize - 1u) is not multiple of 4 */
  blkCnt = (blockSize - 1u) % 4u;
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	3b01      	subs	r3, #1
 80088ac:	f003 0303 	and.w	r3, r3, #3
 80088b0:	623b      	str	r3, [r7, #32]

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 80088b2:	e016      	b.n	80088e2 <arm_max_f32+0x10e>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	1d1a      	adds	r2, r3, #4
 80088b8:	60fa      	str	r2, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal1)
 80088be:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80088c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80088c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80088ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ce:	d505      	bpl.n	80088dc <arm_max_f32+0x108>
    {
      /* Update the maximum value and it's index */
      out = maxVal1;
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = blockSize - blkCnt;
 80088d4:	68ba      	ldr	r2, [r7, #8]
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	61fb      	str	r3, [r7, #28]
    }


    /* Decrement the loop counter */
    blkCnt--;
 80088dc:	6a3b      	ldr	r3, [r7, #32]
 80088de:	3b01      	subs	r3, #1
 80088e0:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1e5      	bne.n	80088b4 <arm_max_f32+0xe0>

  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088ec:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	69fa      	ldr	r2, [r7, #28]
 80088f2:	601a      	str	r2, [r3, #0]
}
 80088f4:	bf00      	nop
 80088f6:	372c      	adds	r7, #44	; 0x2c
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <arm_mean_f32>:

void arm_mean_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008900:	b480      	push	{r7}
 8008902:	b08b      	sub	sp, #44	; 0x2c
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
  float32_t sum = 0.0f;                          /* Temporary result storage */
 800890c:	f04f 0300 	mov.w	r3, #0
 8008910:	627b      	str	r3, [r7, #36]	; 0x24

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t in1, in2, in3, in4;

  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	089b      	lsrs	r3, r3, #2
 8008916:	623b      	str	r3, [r7, #32]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008918:	e036      	b.n	8008988 <arm_mean_f32+0x88>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    in1 = *pSrc++;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	1d1a      	adds	r2, r3, #4
 800891e:	60fa      	str	r2, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	61fb      	str	r3, [r7, #28]
    in2 = *pSrc++;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	1d1a      	adds	r2, r3, #4
 8008928:	60fa      	str	r2, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	61bb      	str	r3, [r7, #24]
    in3 = *pSrc++;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	1d1a      	adds	r2, r3, #4
 8008932:	60fa      	str	r2, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	617b      	str	r3, [r7, #20]
    in4 = *pSrc++;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	1d1a      	adds	r2, r3, #4
 800893c:	60fa      	str	r2, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	613b      	str	r3, [r7, #16]

    sum += in1;
 8008942:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008946:	edd7 7a07 	vldr	s15, [r7, #28]
 800894a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800894e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in2;
 8008952:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008956:	edd7 7a06 	vldr	s15, [r7, #24]
 800895a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800895e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in3;
 8008962:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008966:	edd7 7a05 	vldr	s15, [r7, #20]
 800896a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800896e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    sum += in4;
 8008972:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008976:	edd7 7a04 	vldr	s15, [r7, #16]
 800897a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800897e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    /* Decrement the loop counter */
    blkCnt--;
 8008982:	6a3b      	ldr	r3, [r7, #32]
 8008984:	3b01      	subs	r3, #1
 8008986:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 8008988:	6a3b      	ldr	r3, [r7, #32]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1c5      	bne.n	800891a <arm_mean_f32+0x1a>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	f003 0303 	and.w	r3, r3, #3
 8008994:	623b      	str	r3, [r7, #32]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8008996:	e00d      	b.n	80089b4 <arm_mean_f32+0xb4>
  {
    /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) */
    sum += *pSrc++;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	1d1a      	adds	r2, r3, #4
 800899c:	60fa      	str	r2, [r7, #12]
 800899e:	edd3 7a00 	vldr	s15, [r3]
 80089a2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80089a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089aa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    /* Decrement the loop counter */
    blkCnt--;
 80089ae:	6a3b      	ldr	r3, [r7, #32]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 80089b4:	6a3b      	ldr	r3, [r7, #32]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d1ee      	bne.n	8008998 <arm_mean_f32+0x98>
  }

  /* C = (A[0] + A[1] + A[2] + ... + A[blockSize-1]) / blockSize  */
  /* Store the result to the destination */
  *pResult = sum / (float32_t) blockSize;
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	ee07 3a90 	vmov	s15, r3
 80089c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80089c4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80089c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	edc3 7a00 	vstr	s15, [r3]
}
 80089d2:	bf00      	nop
 80089d4:	372c      	adds	r7, #44	; 0x2c
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <arm_min_f32>:
void arm_min_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 80089de:	b480      	push	{r7}
 80089e0:	b08b      	sub	sp, #44	; 0x2c
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	60f8      	str	r0, [r7, #12]
 80089e6:	60b9      	str	r1, [r7, #8]
 80089e8:	607a      	str	r2, [r7, #4]
 80089ea:	603b      	str	r3, [r7, #0]

  float32_t minVal1, minVal2, out;               /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
 80089ec:	2300      	movs	r3, #0
 80089ee:	61bb      	str	r3, [r7, #24]
  /* Initialise the index value to zero. */
  outIndex = 0u;
 80089f0:	2300      	movs	r3, #0
 80089f2:	61fb      	str	r3, [r7, #28]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	1d1a      	adds	r2, r3, #4
 80089f8:	60fa      	str	r2, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	3b01      	subs	r3, #1
 8008a02:	089b      	lsrs	r3, r3, #2
 8008a04:	623b      	str	r3, [r7, #32]

  while(blkCnt > 0)
 8008a06:	e051      	b.n	8008aac <arm_min_f32+0xce>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	1d1a      	adds	r2, r3, #4
 8008a0c:	60fa      	str	r2, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	617b      	str	r3, [r7, #20]
    minVal2 = *pSrc++;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	1d1a      	adds	r2, r3, #4
 8008a16:	60fa      	str	r2, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	613b      	str	r3, [r7, #16]

    /* compare for the minimum value */
    if(out > minVal1)
 8008a1c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a20:	edd7 7a05 	vldr	s15, [r7, #20]
 8008a24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a2c:	dd04      	ble.n	8008a38 <arm_min_f32+0x5a>
    {
      /* Update the minimum value and its index */
      out = minVal1;
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 1u;
 8008a32:	69bb      	ldr	r3, [r7, #24]
 8008a34:	3301      	adds	r3, #1
 8008a36:	61fb      	str	r3, [r7, #28]
    }

    minVal1 = *pSrc++;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	1d1a      	adds	r2, r3, #4
 8008a3c:	60fa      	str	r2, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	617b      	str	r3, [r7, #20]

    /* compare for the minimum value */
    if(out > minVal2)
 8008a42:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a46:	edd7 7a04 	vldr	s15, [r7, #16]
 8008a4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a52:	dd04      	ble.n	8008a5e <arm_min_f32+0x80>
    {
      /* Update the minimum value and its index */
      out = minVal2;
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 2u;
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	3302      	adds	r3, #2
 8008a5c:	61fb      	str	r3, [r7, #28]
    }

    minVal2 = *pSrc++;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	1d1a      	adds	r2, r3, #4
 8008a62:	60fa      	str	r2, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	613b      	str	r3, [r7, #16]

    /* compare for the minimum value */
    if(out > minVal1)
 8008a68:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008a70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a78:	dd04      	ble.n	8008a84 <arm_min_f32+0xa6>
    {
      /* Update the minimum value and its index */
      out = minVal1;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 3u;
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	3303      	adds	r3, #3
 8008a82:	61fb      	str	r3, [r7, #28]
    }

    /* compare for the minimum value */
    if(out > minVal2)
 8008a84:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008a88:	edd7 7a04 	vldr	s15, [r7, #16]
 8008a8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a94:	dd04      	ble.n	8008aa0 <arm_min_f32+0xc2>
    {
      /* Update the minimum value and its index */
      out = minVal2;
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 4u;
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	3304      	adds	r3, #4
 8008a9e:	61fb      	str	r3, [r7, #28]
    }

    count += 4u;
 8008aa0:	69bb      	ldr	r3, [r7, #24]
 8008aa2:	3304      	adds	r3, #4
 8008aa4:	61bb      	str	r3, [r7, #24]

    blkCnt--;
 8008aa6:	6a3b      	ldr	r3, [r7, #32]
 8008aa8:	3b01      	subs	r3, #1
 8008aaa:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0)
 8008aac:	6a3b      	ldr	r3, [r7, #32]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1aa      	bne.n	8008a08 <arm_min_f32+0x2a>
  }

  /* if (blockSize - 1u ) is not multiple of 4 */
  blkCnt = (blockSize - 1u) % 4u;
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	f003 0303 	and.w	r3, r3, #3
 8008aba:	623b      	str	r3, [r7, #32]

  blkCnt = (blockSize - 1u);

#endif //      #ifndef ARM_MATH_CM0_FAMILY

  while(blkCnt > 0)
 8008abc:	e016      	b.n	8008aec <arm_min_f32+0x10e>
  {
    /* Initialize minVal to the next consecutive values one by one */
    minVal1 = *pSrc++;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	1d1a      	adds	r2, r3, #4
 8008ac2:	60fa      	str	r2, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	617b      	str	r3, [r7, #20]

    /* compare for the minimum value */
    if(out > minVal1)
 8008ac8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008acc:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ad0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad8:	dd05      	ble.n	8008ae6 <arm_min_f32+0x108>
    {
      /* Update the minimum value and it's index */
      out = minVal1;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = blockSize - blkCnt;
 8008ade:	68ba      	ldr	r2, [r7, #8]
 8008ae0:	6a3b      	ldr	r3, [r7, #32]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	61fb      	str	r3, [r7, #28]
    }

    blkCnt--;
 8008ae6:	6a3b      	ldr	r3, [r7, #32]
 8008ae8:	3b01      	subs	r3, #1
 8008aea:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0)
 8008aec:	6a3b      	ldr	r3, [r7, #32]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1e5      	bne.n	8008abe <arm_min_f32+0xe0>

  }

  /* Store the minimum value and it's index into destination pointers */
  *pResult = out;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008af6:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	69fa      	ldr	r2, [r7, #28]
 8008afc:	601a      	str	r2, [r3, #0]
}
 8008afe:	bf00      	nop
 8008b00:	372c      	adds	r7, #44	; 0x2c
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <arm_sqrt_f32>:
  {
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b082      	sub	sp, #8
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	ed87 0a01 	vstr	s0, [r7, #4]
 8008b14:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8008b16:	edd7 7a01 	vldr	s15, [r7, #4]
 8008b1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b22:	db0a      	blt.n	8008b3a <arm_sqrt_f32+0x30>
      *pOut = __builtin_sqrtf(in);
 8008b24:	ed97 0a01 	vldr	s0, [r7, #4]
 8008b28:	f00d fc76 	bl	8016418 <sqrtf>
 8008b2c:	eef0 7a40 	vmov.f32	s15, s0
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8008b36:	2300      	movs	r3, #0
 8008b38:	e005      	b.n	8008b46 <arm_sqrt_f32+0x3c>
      *pOut = 0.0f;
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	f04f 0200 	mov.w	r2, #0
 8008b40:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8008b42:	f04f 33ff 	mov.w	r3, #4294967295
  }
 8008b46:	4618      	mov	r0, r3
 8008b48:	3708      	adds	r7, #8
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}

08008b4e <arm_rms_f32>:

void arm_rms_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008b4e:	b580      	push	{r7, lr}
 8008b50:	b088      	sub	sp, #32
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	60f8      	str	r0, [r7, #12]
 8008b56:	60b9      	str	r1, [r7, #8]
 8008b58:	607a      	str	r2, [r7, #4]
  float32_t sum = 0.0f;                          /* Accumulator */
 8008b5a:	f04f 0300 	mov.w	r3, #0
 8008b5e:	61fb      	str	r3, [r7, #28]
#ifndef ARM_MATH_CM0_FAMILY

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	089b      	lsrs	r3, r3, #2
 8008b64:	61bb      	str	r3, [r7, #24]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008b66:	e046      	b.n	8008bf6 <arm_rms_f32+0xa8>
  {
    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
    /* Compute sum of the squares and then store the result in a temporary variable, sum  */
    in = *pSrc++;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	1d1a      	adds	r2, r3, #4
 8008b6c:	60fa      	str	r2, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008b72:	ed97 7a05 	vldr	s14, [r7, #20]
 8008b76:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b7e:	ed97 7a07 	vldr	s14, [r7, #28]
 8008b82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b86:	edc7 7a07 	vstr	s15, [r7, #28]
    in = *pSrc++;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	1d1a      	adds	r2, r3, #4
 8008b8e:	60fa      	str	r2, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008b94:	ed97 7a05 	vldr	s14, [r7, #20]
 8008b98:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ba0:	ed97 7a07 	vldr	s14, [r7, #28]
 8008ba4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ba8:	edc7 7a07 	vstr	s15, [r7, #28]
    in = *pSrc++;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	1d1a      	adds	r2, r3, #4
 8008bb0:	60fa      	str	r2, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008bb6:	ed97 7a05 	vldr	s14, [r7, #20]
 8008bba:	edd7 7a05 	vldr	s15, [r7, #20]
 8008bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bc2:	ed97 7a07 	vldr	s14, [r7, #28]
 8008bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bca:	edc7 7a07 	vstr	s15, [r7, #28]
    in = *pSrc++;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	1d1a      	adds	r2, r3, #4
 8008bd2:	60fa      	str	r2, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008bd8:	ed97 7a05 	vldr	s14, [r7, #20]
 8008bdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8008be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008be4:	ed97 7a07 	vldr	s14, [r7, #28]
 8008be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bec:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Decrement the loop counter */
    blkCnt--;
 8008bf0:	69bb      	ldr	r3, [r7, #24]
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	61bb      	str	r3, [r7, #24]
  while(blkCnt > 0u)
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1b5      	bne.n	8008b68 <arm_rms_f32+0x1a>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	f003 0303 	and.w	r3, r3, #3
 8008c02:	61bb      	str	r3, [r7, #24]
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8008c04:	e013      	b.n	8008c2e <arm_rms_f32+0xe0>
  {
    /* C = A[0] * A[0] + A[1] * A[1] + A[2] * A[2] + ... + A[blockSize-1] * A[blockSize-1] */
    /* Compute sum of the squares and then store the results in a temporary variable, sum  */
    in = *pSrc++;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	1d1a      	adds	r2, r3, #4
 8008c0a:	60fa      	str	r2, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	617b      	str	r3, [r7, #20]
    sum += in * in;
 8008c10:	ed97 7a05 	vldr	s14, [r7, #20]
 8008c14:	edd7 7a05 	vldr	s15, [r7, #20]
 8008c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8008c20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c24:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Decrement the loop counter */
    blkCnt--;
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	61bb      	str	r3, [r7, #24]
  while(blkCnt > 0u)
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1e8      	bne.n	8008c06 <arm_rms_f32+0xb8>
  }

  /* Compute Rms and store the result in the destination */
  arm_sqrt_f32(sum / (float32_t) blockSize, pResult);
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	ee07 3a90 	vmov	s15, r3
 8008c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8008c42:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	eeb0 0a66 	vmov.f32	s0, s13
 8008c4c:	f7ff ff5d 	bl	8008b0a <arm_sqrt_f32>
}
 8008c50:	bf00      	nop
 8008c52:	3720      	adds	r7, #32
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <arm_sqrt_f32>:
  {
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	ed87 0a01 	vstr	s0, [r7, #4]
 8008c62:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8008c64:	edd7 7a01 	vldr	s15, [r7, #4]
 8008c68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c70:	db0a      	blt.n	8008c88 <arm_sqrt_f32+0x30>
      *pOut = __builtin_sqrtf(in);
 8008c72:	ed97 0a01 	vldr	s0, [r7, #4]
 8008c76:	f00d fbcf 	bl	8016418 <sqrtf>
 8008c7a:	eef0 7a40 	vmov.f32	s15, s0
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	edc3 7a00 	vstr	s15, [r3]
      return (ARM_MATH_SUCCESS);
 8008c84:	2300      	movs	r3, #0
 8008c86:	e005      	b.n	8008c94 <arm_sqrt_f32+0x3c>
      *pOut = 0.0f;
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	f04f 0200 	mov.w	r2, #0
 8008c8e:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8008c90:	f04f 33ff 	mov.w	r3, #4294967295
  }
 8008c94:	4618      	mov	r0, r3
 8008c96:	3708      	adds	r7, #8
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <arm_std_f32>:

void arm_std_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b08c      	sub	sp, #48	; 0x30
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	607a      	str	r2, [r7, #4]
  float32_t sum = 0.0f;                          /* Temporary result storage */
 8008ca8:	f04f 0300 	mov.w	r3, #0
 8008cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  float32_t sumOfSquares = 0.0f;                 /* Sum of squares */
 8008cae:	f04f 0300 	mov.w	r3, #0
 8008cb2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t meanOfSquares, mean, squareOfMean;

	if(blockSize == 1)
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d104      	bne.n	8008cc4 <arm_std_f32+0x28>
	{
		*pResult = 0;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f04f 0200 	mov.w	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]
		return;
 8008cc2:	e0d0      	b.n	8008e66 <arm_std_f32+0x1ca>
	}

  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	089b      	lsrs	r3, r3, #2
 8008cc8:	627b      	str	r3, [r7, #36]	; 0x24

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008cca:	e066      	b.n	8008d9a <arm_std_f32+0xfe>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	1d1a      	adds	r2, r3, #4
 8008cd0:	60fa      	str	r2, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	617b      	str	r3, [r7, #20]
    sum += in;
 8008cd6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008cda:	edd7 7a05 	vldr	s15, [r7, #20]
 8008cde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ce2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008ce6:	ed97 7a05 	vldr	s14, [r7, #20]
 8008cea:	edd7 7a05 	vldr	s15, [r7, #20]
 8008cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cf2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008cf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008cfa:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	1d1a      	adds	r2, r3, #4
 8008d02:	60fa      	str	r2, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	617b      	str	r3, [r7, #20]
    sum += in;
 8008d08:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008d0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d14:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008d18:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d24:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d2c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	1d1a      	adds	r2, r3, #4
 8008d34:	60fa      	str	r2, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	617b      	str	r3, [r7, #20]
    sum += in;
 8008d3a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008d3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d46:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008d4a:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d56:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008d5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d5e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	1d1a      	adds	r2, r3, #4
 8008d66:	60fa      	str	r2, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	617b      	str	r3, [r7, #20]
    sum += in;
 8008d6c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008d70:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d78:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008d7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d80:	edd7 7a05 	vldr	s15, [r7, #20]
 8008d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d88:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d90:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d96:	3b01      	subs	r3, #1
 8008d98:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d195      	bne.n	8008ccc <arm_std_f32+0x30>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	f003 0303 	and.w	r3, r3, #3
 8008da6:	627b      	str	r3, [r7, #36]	; 0x24

  while(blkCnt > 0u)
 8008da8:	e01b      	b.n	8008de2 <arm_std_f32+0x146>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	1d1a      	adds	r2, r3, #4
 8008dae:	60fa      	str	r2, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	617b      	str	r3, [r7, #20]
    sum += in;
 8008db4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008db8:	edd7 7a05 	vldr	s15, [r7, #20]
 8008dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008dc0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008dc4:	ed97 7a05 	vldr	s14, [r7, #20]
 8008dc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8008dcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dd0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008dd8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dde:	3b01      	subs	r3, #1
 8008de0:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d1e0      	bne.n	8008daa <arm_std_f32+0x10e>
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	ee07 3a90 	vmov	s15, r3
 8008dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008df2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008df6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008dfa:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8008dfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e02:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	ee07 3a90 	vmov	s15, r3
 8008e0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008e10:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8008e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e18:	edc7 7a07 	vstr	s15, [r7, #28]

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8008e1c:	ed97 7a07 	vldr	s14, [r7, #28]
 8008e20:	edd7 7a07 	vldr	s15, [r7, #28]
 8008e24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	ee07 3a90 	vmov	s15, r3
 8008e2e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
                                  ((float32_t) blockSize - 1.0f));
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	ee07 3a90 	vmov	s15, r3
 8008e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e3c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e40:	ee77 6ae6 	vsub.f32	s13, s15, s13
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8008e44:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8008e48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e4c:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Compute standard deviation and then store the result to the destination */
  arm_sqrt_f32((meanOfSquares - squareOfMean), pResult);
 8008e50:	ed97 7a08 	vldr	s14, [r7, #32]
 8008e54:	edd7 7a06 	vldr	s15, [r7, #24]
 8008e58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8008e62:	f7ff fef9 	bl	8008c58 <arm_sqrt_f32>
  /* Compute standard deviation and then store the result to the destination */
  arm_sqrt_f32(var, pResult);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8008e66:	3730      	adds	r7, #48	; 0x30
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <arm_var_f32>:

void arm_var_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b08d      	sub	sp, #52	; 0x34
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]

  float32_t sum = 0.0f;                          /* Temporary result storage */
 8008e78:	f04f 0300 	mov.w	r3, #0
 8008e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  float32_t sumOfSquares = 0.0f;                 /* Sum of squares */
 8008e7e:	f04f 0300 	mov.w	r3, #0
 8008e82:	62bb      	str	r3, [r7, #40]	; 0x28
   
  /* Run the below code for Cortex-M4 and Cortex-M3 */

  float32_t meanOfSquares, mean, squareOfMean;   /* Temporary variables */

	if(blockSize == 1)
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d104      	bne.n	8008e94 <arm_var_f32+0x28>
	{
		*pResult = 0;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f04f 0200 	mov.w	r2, #0
 8008e90:	601a      	str	r2, [r3, #0]
		return;
 8008e92:	e0ce      	b.n	8009032 <arm_var_f32+0x1c6>
	}

  /*loop Unrolling */
  blkCnt = blockSize >> 2u;
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	089b      	lsrs	r3, r3, #2
 8008e98:	627b      	str	r3, [r7, #36]	; 0x24

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8008e9a:	e066      	b.n	8008f6a <arm_var_f32+0xfe>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1])  */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	1d1a      	adds	r2, r3, #4
 8008ea0:	60fa      	str	r2, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	617b      	str	r3, [r7, #20]
    sum += in;
 8008ea6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008eaa:	edd7 7a05 	vldr	s15, [r7, #20]
 8008eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008eb2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008eb6:	ed97 7a05 	vldr	s14, [r7, #20]
 8008eba:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ec2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008ec6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008eca:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	1d1a      	adds	r2, r3, #4
 8008ed2:	60fa      	str	r2, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	617b      	str	r3, [r7, #20]
    sum += in;
 8008ed8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ee4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008ee8:	ed97 7a05 	vldr	s14, [r7, #20]
 8008eec:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ef4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008efc:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	1d1a      	adds	r2, r3, #4
 8008f04:	60fa      	str	r2, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	617b      	str	r3, [r7, #20]
    sum += in;
 8008f0a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008f0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f16:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008f1a:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f26:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008f2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f2e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    in = *pSrc++;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	1d1a      	adds	r2, r3, #4
 8008f36:	60fa      	str	r2, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	617b      	str	r3, [r7, #20]
    sum += in;
 8008f3c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008f40:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f48:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008f4c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f50:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f58:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008f5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f60:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f66:	3b01      	subs	r3, #1
 8008f68:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d195      	bne.n	8008e9c <arm_var_f32+0x30>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	f003 0303 	and.w	r3, r3, #3
 8008f76:	627b      	str	r3, [r7, #36]	; 0x24

  while(blkCnt > 0u)
 8008f78:	e01b      	b.n	8008fb2 <arm_var_f32+0x146>
  {
    /* C = (A[0] * A[0] + A[1] * A[1] + ... + A[blockSize-1] * A[blockSize-1]) */
    /* Compute Sum of squares of the input samples    
     * and then store the result in a temporary variable, sum. */
    in = *pSrc++;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	1d1a      	adds	r2, r3, #4
 8008f7e:	60fa      	str	r2, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	617b      	str	r3, [r7, #20]
    sum += in;
 8008f84:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8008f88:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008f90:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    sumOfSquares += in * in;
 8008f94:	ed97 7a05 	vldr	s14, [r7, #20]
 8008f98:	edd7 7a05 	vldr	s15, [r7, #20]
 8008f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fa0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fa8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    /* Decrement the loop counter */
    blkCnt--;
 8008fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fae:	3b01      	subs	r3, #1
 8008fb0:	627b      	str	r3, [r7, #36]	; 0x24
  while(blkCnt > 0u)
 8008fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d1e0      	bne.n	8008f7a <arm_var_f32+0x10e>
  }

  /* Compute Mean of squares of the input samples    
   * and then store the result in a temporary variable, meanOfSquares. */
  meanOfSquares = sumOfSquares / ((float32_t) blockSize - 1.0f);
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	ee07 3a90 	vmov	s15, r3
 8008fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fc6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008fca:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8008fce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fd2:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Compute mean of all input values */
  mean = sum / (float32_t) blockSize;
 8008fd6:	68bb      	ldr	r3, [r7, #8]
 8008fd8:	ee07 3a90 	vmov	s15, r3
 8008fdc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008fe0:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8008fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fe8:	edc7 7a07 	vstr	s15, [r7, #28]

  /* Compute square of mean */
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8008fec:	ed97 7a07 	vldr	s14, [r7, #28]
 8008ff0:	edd7 7a07 	vldr	s15, [r7, #28]
 8008ff4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	ee07 3a90 	vmov	s15, r3
 8008ffe:	eeb8 6a67 	vcvt.f32.u32	s12, s15
                                  ((float32_t) blockSize - 1.0f));
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	ee07 3a90 	vmov	s15, r3
 8009008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800900c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009010:	ee77 6ae6 	vsub.f32	s13, s15, s13
  squareOfMean = (mean * mean) * (((float32_t) blockSize) /
 8009014:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8009018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800901c:	edc7 7a06 	vstr	s15, [r7, #24]

  /* Compute variance and then store the result to the destination */
  *pResult = meanOfSquares - squareOfMean;
 8009020:	ed97 7a08 	vldr	s14, [r7, #32]
 8009024:	edd7 7a06 	vldr	s15, [r7, #24]
 8009028:	ee77 7a67 	vsub.f32	s15, s14, s15
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	edc3 7a00 	vstr	s15, [r3]
  /* Compute the variance */
  *pResult = ((sumOfSquares - squareOfSum) / (float32_t) (blockSize - 1.0f));

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8009032:	3734      	adds	r7, #52	; 0x34
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <arm_cfft_radix8by2_f32>:
* \endcode
* 
*/

void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b0a0      	sub	sp, #128	; 0x80
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	881b      	ldrh	r3, [r3, #0]
 800904a:	66bb      	str	r3, [r7, #104]	; 0x68
    float32_t * pCol1, * pCol2, * pMid1, * pMid2;
    float32_t * p2 = p1 + L;
 800904c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800904e:	009b      	lsls	r3, r3, #2
 8009050:	683a      	ldr	r2, [r7, #0]
 8009052:	4413      	add	r3, r2
 8009054:	677b      	str	r3, [r7, #116]	; 0x74
    const float32_t * tw = (float32_t *) S->pTwiddle;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
    float32_t m0, m1, m2, m3;
    uint32_t l;

    pCol1 = p1;
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	667b      	str	r3, [r7, #100]	; 0x64
    pCol2 = p2;
 8009060:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009062:	663b      	str	r3, [r7, #96]	; 0x60

    //    Define new length
    L >>= 1;
 8009064:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009066:	085b      	lsrs	r3, r3, #1
 8009068:	66bb      	str	r3, [r7, #104]	; 0x68
    //    Initialize mid pointers
    pMid1 = p1 + L;
 800906a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	683a      	ldr	r2, [r7, #0]
 8009070:	4413      	add	r3, r2
 8009072:	67fb      	str	r3, [r7, #124]	; 0x7c
    pMid2 = p2 + L;
 8009074:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800907a:	4413      	add	r3, r2
 800907c:	67bb      	str	r3, [r7, #120]	; 0x78

    // do two dot Fourier transform
    for ( l = L >> 2; l > 0; l-- ) 
 800907e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009080:	089b      	lsrs	r3, r3, #2
 8009082:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009084:	e1b6      	b.n	80093f4 <arm_cfft_radix8by2_f32+0x3b8>
    {
        t1[0] = p1[0];
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	63bb      	str	r3, [r7, #56]	; 0x38
        t1[1] = p1[1];
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	63fb      	str	r3, [r7, #60]	; 0x3c
        t1[2] = p1[2];
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	643b      	str	r3, [r7, #64]	; 0x40
        t1[3] = p1[3];
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	68db      	ldr	r3, [r3, #12]
 800909c:	647b      	str	r3, [r7, #68]	; 0x44

        t2[0] = p2[0];
 800909e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	62bb      	str	r3, [r7, #40]	; 0x28
        t2[1] = p2[1];
 80090a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[2] = p2[2];
 80090aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	633b      	str	r3, [r7, #48]	; 0x30
        t2[3] = p2[3];
 80090b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090b2:	68db      	ldr	r3, [r3, #12]
 80090b4:	637b      	str	r3, [r7, #52]	; 0x34

        t3[0] = pMid1[0];
 80090b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	61bb      	str	r3, [r7, #24]
        t3[1] = pMid1[1];
 80090bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	61fb      	str	r3, [r7, #28]
        t3[2] = pMid1[2];
 80090c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090c4:	689b      	ldr	r3, [r3, #8]
 80090c6:	623b      	str	r3, [r7, #32]
        t3[3] = pMid1[3];
 80090c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	627b      	str	r3, [r7, #36]	; 0x24

        t4[0] = pMid2[0];
 80090ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	60bb      	str	r3, [r7, #8]
        t4[1] = pMid2[1];
 80090d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	60fb      	str	r3, [r7, #12]
        t4[2] = pMid2[2];
 80090da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	613b      	str	r3, [r7, #16]
        t4[3] = pMid2[3];
 80090e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	617b      	str	r3, [r7, #20]

        *p1++ = t1[0] + t2[0];
 80090e6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80090ea:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	1d1a      	adds	r2, r3, #4
 80090f2:	603a      	str	r2, [r7, #0]
 80090f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090f8:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[1] + t2[1];
 80090fc:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009100:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	1d1a      	adds	r2, r3, #4
 8009108:	603a      	str	r2, [r7, #0]
 800910a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800910e:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[2] + t2[2];
 8009112:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009116:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	1d1a      	adds	r2, r3, #4
 800911e:	603a      	str	r2, [r7, #0]
 8009120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009124:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[3] + t2[3];    // col 1
 8009128:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800912c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	1d1a      	adds	r2, r3, #4
 8009134:	603a      	str	r2, [r7, #0]
 8009136:	ee77 7a27 	vadd.f32	s15, s14, s15
 800913a:	edc3 7a00 	vstr	s15, [r3]

        t2[0] = t1[0] - t2[0];
 800913e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8009142:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800914a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        t2[1] = t1[1] - t2[1];
 800914e:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009152:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009156:	ee77 7a67 	vsub.f32	s15, s14, s15
 800915a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[2] = t1[2] - t2[2];
 800915e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009162:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009166:	ee77 7a67 	vsub.f32	s15, s14, s15
 800916a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        t2[3] = t1[3] - t2[3];    // for col 2
 800916e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8009172:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800917a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        *pMid1++ = t3[0] + t4[0];
 800917e:	ed97 7a06 	vldr	s14, [r7, #24]
 8009182:	edd7 7a02 	vldr	s15, [r7, #8]
 8009186:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009188:	1d1a      	adds	r2, r3, #4
 800918a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800918c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009190:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[1] + t4[1];
 8009194:	ed97 7a07 	vldr	s14, [r7, #28]
 8009198:	edd7 7a03 	vldr	s15, [r7, #12]
 800919c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800919e:	1d1a      	adds	r2, r3, #4
 80091a0:	67fa      	str	r2, [r7, #124]	; 0x7c
 80091a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091a6:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[2] + t4[2];
 80091aa:	ed97 7a08 	vldr	s14, [r7, #32]
 80091ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80091b2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80091b4:	1d1a      	adds	r2, r3, #4
 80091b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80091b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091bc:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[3] + t4[3]; // col 1
 80091c0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80091c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80091c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80091ca:	1d1a      	adds	r2, r3, #4
 80091cc:	67fa      	str	r2, [r7, #124]	; 0x7c
 80091ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091d2:	edc3 7a00 	vstr	s15, [r3]

        t4[0] = t4[0] - t3[0];
 80091d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80091da:	edd7 7a06 	vldr	s15, [r7, #24]
 80091de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091e2:	edc7 7a02 	vstr	s15, [r7, #8]
        t4[1] = t4[1] - t3[1];
 80091e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80091ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80091ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80091f2:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[2] = t4[2] - t3[2];
 80091f6:	ed97 7a04 	vldr	s14, [r7, #16]
 80091fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80091fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009202:	edc7 7a04 	vstr	s15, [r7, #16]
        t4[3] = t4[3] - t3[3];    // for col 2
 8009206:	ed97 7a05 	vldr	s14, [r7, #20]
 800920a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800920e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009212:	edc7 7a05 	vstr	s15, [r7, #20]

        twR = *tw++;
 8009216:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009218:	1d1a      	adds	r2, r3, #4
 800921a:	673a      	str	r2, [r7, #112]	; 0x70
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 8009220:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009222:	1d1a      	adds	r2, r3, #4
 8009224:	673a      	str	r2, [r7, #112]	; 0x70
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	65bb      	str	r3, [r7, #88]	; 0x58

        // multiply by twiddle factors
        m0 = t2[0] * twR;
 800922a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800922e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009236:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[1] * twI;
 800923a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800923e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009246:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[1] * twR;
 800924a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800924e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009256:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[0] * twI;
 800925a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800925e:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009266:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        // R  =  R  *  Tr - I * Ti
        *p2++ = m0 + m1;
 800926a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800926c:	1d1a      	adds	r2, r3, #4
 800926e:	677a      	str	r2, [r7, #116]	; 0x74
 8009270:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009274:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800927c:	edc3 7a00 	vstr	s15, [r3]
        // I  =  I  *  Tr + R * Ti
        *p2++ = m2 - m3;
 8009280:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009282:	1d1a      	adds	r2, r3, #4
 8009284:	677a      	str	r2, [r7, #116]	; 0x74
 8009286:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800928a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800928e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009292:	edc3 7a00 	vstr	s15, [r3]
        
        // use vertical symmetry
        //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
        m0 = t4[0] * twI;
 8009296:	edd7 7a02 	vldr	s15, [r7, #8]
 800929a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800929e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092a2:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[1] * twR;
 80092a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80092aa:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80092ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092b2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[1] * twI;
 80092b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80092ba:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80092be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092c2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[0] * twR;
 80092c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80092ca:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80092ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092d2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 80092d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092d8:	1d1a      	adds	r2, r3, #4
 80092da:	67ba      	str	r2, [r7, #120]	; 0x78
 80092dc:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80092e0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80092e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092e8:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 80092ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092ee:	1d1a      	adds	r2, r3, #4
 80092f0:	67ba      	str	r2, [r7, #120]	; 0x78
 80092f2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80092f6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80092fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092fe:	edc3 7a00 	vstr	s15, [r3]

        twR = *tw++;
 8009302:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009304:	1d1a      	adds	r2, r3, #4
 8009306:	673a      	str	r2, [r7, #112]	; 0x70
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 800930c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800930e:	1d1a      	adds	r2, r3, #4
 8009310:	673a      	str	r2, [r7, #112]	; 0x70
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	65bb      	str	r3, [r7, #88]	; 0x58
        
        m0 = t2[2] * twR;
 8009316:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800931a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800931e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009322:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[3] * twI;
 8009326:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800932a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800932e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009332:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[3] * twR;
 8009336:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800933a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800933e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009342:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[2] * twI;
 8009346:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800934a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800934e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009352:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *p2++ = m0 + m1;
 8009356:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009358:	1d1a      	adds	r2, r3, #4
 800935a:	677a      	str	r2, [r7, #116]	; 0x74
 800935c:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009360:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8009364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009368:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 800936c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800936e:	1d1a      	adds	r2, r3, #4
 8009370:	677a      	str	r2, [r7, #116]	; 0x74
 8009372:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009376:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800937a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800937e:	edc3 7a00 	vstr	s15, [r3]
        
        m0 = t4[2] * twI;
 8009382:	edd7 7a04 	vldr	s15, [r7, #16]
 8009386:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800938a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800938e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[3] * twR;
 8009392:	edd7 7a05 	vldr	s15, [r7, #20]
 8009396:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800939a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800939e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[3] * twI;
 80093a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80093a6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80093aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ae:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[2] * twR;
 80093b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80093b6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80093ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093be:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 80093c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093c4:	1d1a      	adds	r2, r3, #4
 80093c6:	67ba      	str	r2, [r7, #120]	; 0x78
 80093c8:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80093cc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80093d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80093d4:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 80093d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80093da:	1d1a      	adds	r2, r3, #4
 80093dc:	67ba      	str	r2, [r7, #120]	; 0x78
 80093de:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80093e2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80093e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80093ea:	edc3 7a00 	vstr	s15, [r3]
    for ( l = L >> 2; l > 0; l-- ) 
 80093ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093f0:	3b01      	subs	r3, #1
 80093f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80093f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f47f ae45 	bne.w	8009086 <arm_cfft_radix8by2_f32+0x4a>
    }

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2u);
 80093fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80093fe:	b299      	uxth	r1, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	685a      	ldr	r2, [r3, #4]
 8009404:	2302      	movs	r3, #2
 8009406:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8009408:	f000 feda 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2u);
 800940c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800940e:	b299      	uxth	r1, r3
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	685a      	ldr	r2, [r3, #4]
 8009414:	2302      	movs	r3, #2
 8009416:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8009418:	f000 fed2 	bl	800a1c0 <arm_radix8_butterfly_f32>
}
 800941c:	bf00      	nop
 800941e:	3780      	adds	r7, #128	; 0x80
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b0ac      	sub	sp, #176	; 0xb0
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	881b      	ldrh	r3, [r3, #0]
 8009432:	085b      	lsrs	r3, r3, #1
 8009434:	b29b      	uxth	r3, r3
 8009436:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 800943a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	683a      	ldr	r2, [r7, #0]
 8009442:	4413      	add	r3, r2
 8009444:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 8009448:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8009452:	4413      	add	r3, r2
 8009454:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 8009458:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009462:	4413      	add	r3, r2
 8009464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         // points to real values by default
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 800946c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009470:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 8009472:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009476:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 8009478:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800947c:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     // points to imaginary values by default
 800947e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009482:	3b04      	subs	r3, #4
 8009484:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 8009488:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800948c:	3b04      	subs	r3, #4
 800948e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 8009492:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009496:	3b04      	subs	r3, #4
 8009498:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 800949c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80094a6:	4413      	add	r3, r2
 80094a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80094b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80094b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80094bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80094c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 80094c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80094c8:	085b      	lsrs	r3, r3, #1
 80094ca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    // do four dot Fourier transform

    twMod2 = 2;
 80094ce:	2302      	movs	r3, #2
 80094d0:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 80094d2:	2304      	movs	r3, #4
 80094d4:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 80094d6:	2306      	movs	r3, #6
 80094d8:	667b      	str	r3, [r7, #100]	; 0x64

    // TOP
    p1ap3_0 = p1[0] + p3[0];
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	ed93 7a00 	vldr	s14, [r3]
 80094e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094e4:	edd3 7a00 	vldr	s15, [r3]
 80094e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094ec:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	ed93 7a00 	vldr	s14, [r3]
 80094f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094fa:	edd3 7a00 	vldr	s15, [r3]
 80094fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009502:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	3304      	adds	r3, #4
 800950a:	ed93 7a00 	vldr	s14, [r3]
 800950e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009512:	3304      	adds	r3, #4
 8009514:	edd3 7a00 	vldr	s15, [r3]
 8009518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800951c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	3304      	adds	r3, #4
 8009524:	ed93 7a00 	vldr	s14, [r3]
 8009528:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800952c:	3304      	adds	r3, #4
 800952e:	edd3 7a00 	vldr	s15, [r3]
 8009532:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009536:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800953a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800953e:	3304      	adds	r3, #4
 8009540:	ed93 7a00 	vldr	s14, [r3]
 8009544:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8009548:	ee37 7a27 	vadd.f32	s14, s14, s15
 800954c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009550:	3304      	adds	r3, #4
 8009552:	edd3 7a00 	vldr	s15, [r3]
 8009556:	ee77 7a67 	vsub.f32	s15, s14, s15
 800955a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800955e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009562:	edd3 7a00 	vldr	s15, [r3]
 8009566:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800956a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800956e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009572:	edd3 7a00 	vldr	s15, [r3]
 8009576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800957a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800957e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009582:	edd3 7a00 	vldr	s15, [r3]
 8009586:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800958a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800958e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009592:	edd3 7a00 	vldr	s15, [r3]
 8009596:	ee77 7a67 	vsub.f32	s15, s14, s15
 800959a:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800959e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095a2:	3304      	adds	r3, #4
 80095a4:	edd3 7a00 	vldr	s15, [r3]
 80095a8:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80095ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80095b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095b4:	3304      	adds	r3, #4
 80095b6:	edd3 7a00 	vldr	s15, [r3]
 80095ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095be:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 80095c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095c6:	3304      	adds	r3, #4
 80095c8:	edd3 7a00 	vldr	s15, [r3]
 80095cc:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80095d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80095d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095d8:	3304      	adds	r3, #4
 80095da:	edd3 7a00 	vldr	s15, [r3]
 80095de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80095e2:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80095e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095ea:	ed93 7a00 	vldr	s14, [r3]
 80095ee:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80095f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80095f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80095fa:	edd3 7a00 	vldr	s15, [r3]
 80095fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009602:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8009606:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800960a:	ed93 7a00 	vldr	s14, [r3]
 800960e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8009612:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009616:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800961a:	edd3 7a00 	vldr	s15, [r3]
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	1d1a      	adds	r2, r3, #4
 8009622:	603a      	str	r2, [r7, #0]
 8009624:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009628:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800962c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009630:	3304      	adds	r3, #4
 8009632:	ed93 7a00 	vldr	s14, [r3]
 8009636:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800963a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800963e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009642:	3304      	adds	r3, #4
 8009644:	edd3 7a00 	vldr	s15, [r3]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	1d1a      	adds	r2, r3, #4
 800964c:	603a      	str	r2, [r7, #0]
 800964e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009652:	edc3 7a00 	vstr	s15, [r3]

    // Twiddle factors are ones
    *p2++ = t2[0];
 8009656:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800965a:	1d1a      	adds	r2, r3, #4
 800965c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009660:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009662:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 8009664:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009668:	1d1a      	adds	r2, r3, #4
 800966a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800966e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009670:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 8009672:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009676:	1d1a      	adds	r2, r3, #4
 8009678:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800967c:	69fa      	ldr	r2, [r7, #28]
 800967e:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 8009680:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009684:	1d1a      	adds	r2, r3, #4
 8009686:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800968a:	6a3a      	ldr	r2, [r7, #32]
 800968c:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 800968e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009692:	1d1a      	adds	r2, r3, #4
 8009694:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 800969c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80096a0:	1d1a      	adds	r2, r3, #4
 80096a2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80096a6:	693a      	ldr	r2, [r7, #16]
 80096a8:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 80096aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80096b2:	4413      	add	r3, r2
 80096b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 80096b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80096ba:	009b      	lsls	r3, r3, #2
 80096bc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80096c0:	4413      	add	r3, r2
 80096c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 80096c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80096c8:	009b      	lsls	r3, r3, #2
 80096ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80096ce:	4413      	add	r3, r2
 80096d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- ) 
 80096d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80096d8:	3b02      	subs	r3, #2
 80096da:	085b      	lsrs	r3, r3, #1
 80096dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80096e0:	e31a      	b.n	8009d18 <arm_cfft_radix8by4_f32+0x8f4>
    {
        // TOP
        p1ap3_0 = p1[0] + p3[0];
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	ed93 7a00 	vldr	s14, [r3]
 80096e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80096ec:	edd3 7a00 	vldr	s15, [r3]
 80096f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80096f4:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = p1[0] - p3[0];
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	ed93 7a00 	vldr	s14, [r3]
 80096fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009702:	edd3 7a00 	vldr	s15, [r3]
 8009706:	ee77 7a67 	vsub.f32	s15, s14, s15
 800970a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        p1ap3_1 = p1[1] + p3[1];
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	3304      	adds	r3, #4
 8009712:	ed93 7a00 	vldr	s14, [r3]
 8009716:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800971a:	3304      	adds	r3, #4
 800971c:	edd3 7a00 	vldr	s15, [r3]
 8009720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009724:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = p1[1] - p3[1];
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	3304      	adds	r3, #4
 800972c:	ed93 7a00 	vldr	s14, [r3]
 8009730:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009734:	3304      	adds	r3, #4
 8009736:	edd3 7a00 	vldr	s15, [r3]
 800973a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800973e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        // col 2
        t2[0] = p1sp3_0 + p2[1] - p4[1];
 8009742:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009746:	3304      	adds	r3, #4
 8009748:	ed93 7a00 	vldr	s14, [r3]
 800974c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8009750:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009754:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009758:	3304      	adds	r3, #4
 800975a:	edd3 7a00 	vldr	s15, [r3]
 800975e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009762:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[1] = p1sp3_1 - p2[0] + p4[0];
 8009766:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800976a:	edd3 7a00 	vldr	s15, [r3]
 800976e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009772:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009776:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800977a:	edd3 7a00 	vldr	s15, [r3]
 800977e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009782:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        // col 3
        t3[0] = p1ap3_0 - p2[0] - p4[0];
 8009786:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800978a:	edd3 7a00 	vldr	s15, [r3]
 800978e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009792:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009796:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800979a:	edd3 7a00 	vldr	s15, [r3]
 800979e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097a2:	edc7 7a07 	vstr	s15, [r7, #28]
        t3[1] = p1ap3_1 - p2[1] - p4[1];
 80097a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097aa:	3304      	adds	r3, #4
 80097ac:	edd3 7a00 	vldr	s15, [r3]
 80097b0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80097b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80097b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80097bc:	3304      	adds	r3, #4
 80097be:	edd3 7a00 	vldr	s15, [r3]
 80097c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097c6:	edc7 7a08 	vstr	s15, [r7, #32]
        // col 4
        t4[0] = p1sp3_0 - p2[1] + p4[1];
 80097ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097ce:	3304      	adds	r3, #4
 80097d0:	edd3 7a00 	vldr	s15, [r3]
 80097d4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80097d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80097dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80097e0:	3304      	adds	r3, #4
 80097e2:	edd3 7a00 	vldr	s15, [r3]
 80097e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097ea:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[1] = p1sp3_1 + p2[0] - p4[0];
 80097ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80097f2:	ed93 7a00 	vldr	s14, [r3]
 80097f6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80097fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009802:	edd3 7a00 	vldr	s15, [r3]
 8009806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800980a:	edc7 7a04 	vstr	s15, [r7, #16]
        // col 1 - top
        *p1++ = p1ap3_0 + p2[0] + p4[0];
 800980e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009812:	ed93 7a00 	vldr	s14, [r3]
 8009816:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800981a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800981e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009822:	edd3 7a00 	vldr	s15, [r3]
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	1d1a      	adds	r2, r3, #4
 800982a:	603a      	str	r2, [r7, #0]
 800982c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009830:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = p1ap3_1 + p2[1] + p4[1];
 8009834:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009838:	3304      	adds	r3, #4
 800983a:	ed93 7a00 	vldr	s14, [r3]
 800983e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8009842:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009846:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800984a:	3304      	adds	r3, #4
 800984c:	edd3 7a00 	vldr	s15, [r3]
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	1d1a      	adds	r2, r3, #4
 8009854:	603a      	str	r2, [r7, #0]
 8009856:	ee77 7a27 	vadd.f32	s15, s14, s15
 800985a:	edc3 7a00 	vstr	s15, [r3]

        // BOTTOM
        p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 800985e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009862:	3b04      	subs	r3, #4
 8009864:	ed93 7a00 	vldr	s14, [r3]
 8009868:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800986c:	3b04      	subs	r3, #4
 800986e:	edd3 7a00 	vldr	s15, [r3]
 8009872:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009876:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 800987a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800987e:	3b04      	subs	r3, #4
 8009880:	ed93 7a00 	vldr	s14, [r3]
 8009884:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009888:	3b04      	subs	r3, #4
 800988a:	edd3 7a00 	vldr	s15, [r3]
 800988e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009892:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        p1ap3_0 = pEnd1[0] + pEnd3[0];
 8009896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800989a:	ed93 7a00 	vldr	s14, [r3]
 800989e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098a2:	edd3 7a00 	vldr	s15, [r3]
 80098a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098aa:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = pEnd1[0] - pEnd3[0];
 80098ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098b2:	ed93 7a00 	vldr	s14, [r3]
 80098b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098ba:	edd3 7a00 	vldr	s15, [r3]
 80098be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098c2:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        // col 2
        t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 80098c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80098ca:	ed93 7a00 	vldr	s14, [r3]
 80098ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80098d2:	edd3 7a00 	vldr	s15, [r3]
 80098d6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80098da:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80098de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80098e2:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 80098e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098ea:	ed93 7a00 	vldr	s14, [r3]
 80098ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80098f2:	edd3 7a00 	vldr	s15, [r3]
 80098f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80098fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80098fe:	3b04      	subs	r3, #4
 8009900:	edd3 7a00 	vldr	s15, [r3]
 8009904:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009908:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800990c:	3b04      	subs	r3, #4
 800990e:	edd3 7a00 	vldr	s15, [r3]
 8009912:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009916:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
        // col 3
        t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 800991a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800991e:	3b04      	subs	r3, #4
 8009920:	edd3 7a00 	vldr	s15, [r3]
 8009924:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009928:	ee37 7a67 	vsub.f32	s14, s14, s15
 800992c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009930:	3b04      	subs	r3, #4
 8009932:	edd3 7a00 	vldr	s15, [r3]
 8009936:	ee77 7a67 	vsub.f32	s15, s14, s15
 800993a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 800993e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009942:	edd3 7a00 	vldr	s15, [r3]
 8009946:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800994a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800994e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009952:	edd3 7a00 	vldr	s15, [r3]
 8009956:	ee77 7a67 	vsub.f32	s15, s14, s15
 800995a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        // col 4
        t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 800995e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009962:	ed93 7a00 	vldr	s14, [r3]
 8009966:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800996a:	edd3 7a00 	vldr	s15, [r3]
 800996e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009972:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009976:	ee77 7a67 	vsub.f32	s15, s14, s15
 800997a:	edc7 7a05 	vstr	s15, [r7, #20]
        t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 800997e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009982:	3b04      	subs	r3, #4
 8009984:	ed93 7a00 	vldr	s14, [r3]
 8009988:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800998c:	3b04      	subs	r3, #4
 800998e:	edd3 7a00 	vldr	s15, [r3]
 8009992:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009996:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800999a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800999e:	edc7 7a06 	vstr	s15, [r7, #24]
        // col 1 - Bottom
        *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 80099a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80099a6:	ed93 7a00 	vldr	s14, [r3]
 80099aa:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80099ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099b6:	edd3 7a00 	vldr	s15, [r3]
 80099ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80099be:	1f1a      	subs	r2, r3, #4
 80099c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80099c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099c8:	edc3 7a00 	vstr	s15, [r3]
        *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 80099cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80099d0:	3b04      	subs	r3, #4
 80099d2:	ed93 7a00 	vldr	s14, [r3]
 80099d6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80099da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80099de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099e2:	3b04      	subs	r3, #4
 80099e4:	edd3 7a00 	vldr	s15, [r3]
 80099e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80099ec:	1f1a      	subs	r2, r3, #4
 80099ee:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80099f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099f6:	edc3 7a00 	vstr	s15, [r3]

        // COL 2
        // read twiddle factors
        twR = *tw2++;
 80099fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099fe:	1d1a      	adds	r2, r3, #4
 8009a00:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	653b      	str	r3, [r7, #80]	; 0x50
        twI = *tw2++;
 8009a08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009a0c:	1d1a      	adds	r2, r3, #4
 8009a0e:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	64fb      	str	r3, [r7, #76]	; 0x4c
        // multiply by twiddle factors
        //  let    Z1 = a + i(b),   Z2 = c + i(d)
        //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)
        
        // Top
        m0 = t2[0] * twR;
 8009a16:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009a1a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a22:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[1] * twI;
 8009a26:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009a2a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a32:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[1] * twR;
 8009a36:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009a3a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a42:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[0] * twI;
 8009a46:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009a4a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a52:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p2++ = m0 + m1;
 8009a56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009a5a:	1d1a      	adds	r2, r3, #4
 8009a5c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009a60:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009a64:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009a6c:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 8009a70:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009a74:	1d1a      	adds	r2, r3, #4
 8009a76:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009a7a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009a7e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a86:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 2
        // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
        // Bottom
        m0 = t2[3] * twI;
 8009a8a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009a8e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a96:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[2] * twR;
 8009a9a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009a9e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009aa6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[2] * twI;
 8009aaa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8009aae:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ab6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[3] * twR;
 8009aba:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009abe:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ac6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd2-- = m0 - m1;
 8009aca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009ace:	1f1a      	subs	r2, r3, #4
 8009ad0:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009ad4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009ad8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ae0:	edc3 7a00 	vstr	s15, [r3]
        *pEnd2-- = m2 + m3;
 8009ae4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009ae8:	1f1a      	subs	r2, r3, #4
 8009aea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009aee:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009af2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009afa:	edc3 7a00 	vstr	s15, [r3]

        // COL 3
        twR = tw3[0];
 8009afe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw3[1];
 8009b06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw3 += twMod3;
 8009b0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8009b16:	4413      	add	r3, r2
 8009b18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        // Top
        m0 = t3[0] * twR;
 8009b1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009b20:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009b24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b28:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[1] * twI;
 8009b2c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009b30:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009b34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b38:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[1] * twR;
 8009b3c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009b40:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009b44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b48:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[0] * twI;
 8009b4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8009b50:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009b54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b58:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p3++ = m0 + m1;
 8009b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b60:	1d1a      	adds	r2, r3, #4
 8009b62:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009b66:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009b6a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009b6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b72:	edc3 7a00 	vstr	s15, [r3]
        *p3++ = m2 - m3;
 8009b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b7a:	1d1a      	adds	r2, r3, #4
 8009b7c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009b80:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009b84:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b8c:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 3
        // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
        // Bottom
        m0 = -t3[3] * twR;
 8009b90:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009b94:	eef1 7a67 	vneg.f32	s15, s15
 8009b98:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ba0:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[2] * twI;
 8009ba4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009ba8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009bac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bb0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[2] * twR;
 8009bb4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009bb8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bc0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[3] * twI;
 8009bc4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009bc8:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bd0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd3-- = m0 - m1;
 8009bd4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009bd8:	1f1a      	subs	r2, r3, #4
 8009bda:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009bde:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009be2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009be6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009bea:	edc3 7a00 	vstr	s15, [r3]
        *pEnd3-- = m3 - m2;
 8009bee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009bf2:	1f1a      	subs	r2, r3, #4
 8009bf4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009bf8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009bfc:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8009c00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c04:	edc3 7a00 	vstr	s15, [r3]
        
        // COL 4
        twR = tw4[0];
 8009c08:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw4[1];
 8009c10:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw4 += twMod4;
 8009c18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009c20:	4413      	add	r3, r2
 8009c22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        // Top
        m0 = t4[0] * twR;
 8009c26:	edd7 7a03 	vldr	s15, [r7, #12]
 8009c2a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009c2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c32:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[1] * twI;
 8009c36:	edd7 7a04 	vldr	s15, [r7, #16]
 8009c3a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009c3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c42:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[1] * twR;
 8009c46:	edd7 7a04 	vldr	s15, [r7, #16]
 8009c4a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c52:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[0] * twI;
 8009c56:	edd7 7a03 	vldr	s15, [r7, #12]
 8009c5a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c62:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p4++ = m0 + m1;
 8009c66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c6a:	1d1a      	adds	r2, r3, #4
 8009c6c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8009c70:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009c74:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c7c:	edc3 7a00 	vstr	s15, [r3]
        *p4++ = m2 - m3;
 8009c80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009c84:	1d1a      	adds	r2, r3, #4
 8009c86:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8009c8a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009c8e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009c92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c96:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 4
        // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
        // Bottom
        m0 = t4[3] * twI;
 8009c9a:	edd7 7a06 	vldr	s15, [r7, #24]
 8009c9e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ca6:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[2] * twR;
 8009caa:	edd7 7a05 	vldr	s15, [r7, #20]
 8009cae:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cb6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[2] * twI;
 8009cba:	edd7 7a05 	vldr	s15, [r7, #20]
 8009cbe:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cc6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[3] * twR;
 8009cca:	edd7 7a06 	vldr	s15, [r7, #24]
 8009cce:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009cd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cd6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd4-- = m0 - m1;
 8009cda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009cde:	1f1a      	subs	r2, r3, #4
 8009ce0:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8009ce4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009ce8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cf0:	edc3 7a00 	vstr	s15, [r3]
        *pEnd4-- = m2 + m3;
 8009cf4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009cf8:	1f1a      	subs	r2, r3, #4
 8009cfa:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8009cfe:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009d02:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009d06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d0a:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- ) 
 8009d0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d12:	3b01      	subs	r3, #1
 8009d14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	f47f ace0 	bne.w	80096e2 <arm_cfft_radix8by4_f32+0x2be>
    }

    //MIDDLE
    // Twiddle factors are 
    //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
    p1ap3_0 = p1[0] + p3[0];
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	ed93 7a00 	vldr	s14, [r3]
 8009d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d2c:	edd3 7a00 	vldr	s15, [r3]
 8009d30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d34:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	ed93 7a00 	vldr	s14, [r3]
 8009d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d42:	edd3 7a00 	vldr	s15, [r3]
 8009d46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d4a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	3304      	adds	r3, #4
 8009d52:	ed93 7a00 	vldr	s14, [r3]
 8009d56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	edd3 7a00 	vldr	s15, [r3]
 8009d60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d64:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	3304      	adds	r3, #4
 8009d6c:	ed93 7a00 	vldr	s14, [r3]
 8009d70:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d74:	3304      	adds	r3, #4
 8009d76:	edd3 7a00 	vldr	s15, [r3]
 8009d7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d7e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8009d82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009d86:	3304      	adds	r3, #4
 8009d88:	ed93 7a00 	vldr	s14, [r3]
 8009d8c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8009d90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009d94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d98:	3304      	adds	r3, #4
 8009d9a:	edd3 7a00 	vldr	s15, [r3]
 8009d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009da2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8009da6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009daa:	edd3 7a00 	vldr	s15, [r3]
 8009dae:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8009db2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009db6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009dba:	edd3 7a00 	vldr	s15, [r3]
 8009dbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009dc2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8009dc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009dca:	edd3 7a00 	vldr	s15, [r3]
 8009dce:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8009dd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009dd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009dda:	edd3 7a00 	vldr	s15, [r3]
 8009dde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009de2:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8009de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009dea:	3304      	adds	r3, #4
 8009dec:	edd3 7a00 	vldr	s15, [r3]
 8009df0:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8009df4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009df8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009dfc:	3304      	adds	r3, #4
 8009dfe:	edd3 7a00 	vldr	s15, [r3]
 8009e02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e06:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8009e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e0e:	3304      	adds	r3, #4
 8009e10:	edd3 7a00 	vldr	s15, [r3]
 8009e14:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8009e18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e20:	3304      	adds	r3, #4
 8009e22:	edd3 7a00 	vldr	s15, [r3]
 8009e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e2a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8009e2e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e32:	ed93 7a00 	vldr	s14, [r3]
 8009e36:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8009e3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e42:	edd3 7a00 	vldr	s15, [r3]
 8009e46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e4a:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1 - Top
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8009e4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e52:	ed93 7a00 	vldr	s14, [r3]
 8009e56:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8009e5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e62:	edd3 7a00 	vldr	s15, [r3]
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	1d1a      	adds	r2, r3, #4
 8009e6a:	603a      	str	r2, [r7, #0]
 8009e6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e70:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8009e74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009e78:	3304      	adds	r3, #4
 8009e7a:	ed93 7a00 	vldr	s14, [r3]
 8009e7e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8009e82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	edd3 7a00 	vldr	s15, [r3]
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	1d1a      	adds	r2, r3, #4
 8009e94:	603a      	str	r2, [r7, #0]
 8009e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e9a:	edc3 7a00 	vstr	s15, [r3]

    // COL 2
    twR = tw2[0];
 8009e9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8009ea6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8009eae:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009eb2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eba:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8009ebe:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009ec2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eca:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8009ece:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009ed2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eda:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8009ede:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009ee2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eea:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8009eee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009ef2:	1d1a      	adds	r2, r3, #4
 8009ef4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009ef8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009efc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009f00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f04:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8009f08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009f0c:	1d1a      	adds	r2, r3, #4
 8009f0e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8009f12:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009f16:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f1e:	edc3 7a00 	vstr	s15, [r3]
    // COL 3
    twR = tw3[0];
 8009f22:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 8009f2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 8009f32:	edd7 7a07 	vldr	s15, [r7, #28]
 8009f36:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f3e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 8009f42:	edd7 7a08 	vldr	s15, [r7, #32]
 8009f46:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f4e:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 8009f52:	edd7 7a08 	vldr	s15, [r7, #32]
 8009f56:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f5e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 8009f62:	edd7 7a07 	vldr	s15, [r7, #28]
 8009f66:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f6e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 8009f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f76:	1d1a      	adds	r2, r3, #4
 8009f78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f7c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8009f80:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8009f84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f88:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8009f8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009f90:	1d1a      	adds	r2, r3, #4
 8009f92:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f96:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8009f9a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009fa2:	edc3 7a00 	vstr	s15, [r3]
    // COL 4
    twR = tw4[0];
 8009fa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8009fae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8009fb6:	edd7 7a03 	vldr	s15, [r7, #12]
 8009fba:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fc2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8009fc6:	edd7 7a04 	vldr	s15, [r7, #16]
 8009fca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fd2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8009fd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8009fda:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8009fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fe2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 8009fe6:	edd7 7a03 	vldr	s15, [r7, #12]
 8009fea:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8009fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ff2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 8009ff6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009ffa:	1d1a      	adds	r2, r3, #4
 8009ffc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800a000:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a004:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800a008:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a00c:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 800a010:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a014:	1d1a      	adds	r2, r3, #4
 800a016:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800a01a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800a01e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800a022:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a026:	edc3 7a00 	vstr	s15, [r3]

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4u);
 800a02a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a02e:	b299      	uxth	r1, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685a      	ldr	r2, [r3, #4]
 800a034:	2304      	movs	r3, #4
 800a036:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800a038:	f000 f8c2 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4u);
 800a03c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a040:	b299      	uxth	r1, r3
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	685a      	ldr	r2, [r3, #4]
 800a046:	2304      	movs	r3, #4
 800a048:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800a04a:	f000 f8b9 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // third col
    arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4u);
 800a04e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a052:	b299      	uxth	r1, r3
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685a      	ldr	r2, [r3, #4]
 800a058:	2304      	movs	r3, #4
 800a05a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800a05c:	f000 f8b0 	bl	800a1c0 <arm_radix8_butterfly_f32>
    // fourth col
    arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4u);
 800a060:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a064:	b299      	uxth	r1, r3
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	685a      	ldr	r2, [r3, #4]
 800a06a:	2304      	movs	r3, #4
 800a06c:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800a06e:	f000 f8a7 	bl	800a1c0 <arm_radix8_butterfly_f32>
}
 800a072:	bf00      	nop
 800a074:	37b0      	adds	r7, #176	; 0xb0
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <arm_cfft_f32>:
void arm_cfft_f32( 
    const arm_cfft_instance_f32 * S, 
    float32_t * p1,
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b088      	sub	sp, #32
 800a07e:	af00      	add	r7, sp, #0
 800a080:	60f8      	str	r0, [r7, #12]
 800a082:	60b9      	str	r1, [r7, #8]
 800a084:	4611      	mov	r1, r2
 800a086:	461a      	mov	r2, r3
 800a088:	460b      	mov	r3, r1
 800a08a:	71fb      	strb	r3, [r7, #7]
 800a08c:	4613      	mov	r3, r2
 800a08e:	71bb      	strb	r3, [r7, #6]
    uint32_t  L = S->fftLen, l;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	881b      	ldrh	r3, [r3, #0]
 800a094:	617b      	str	r3, [r7, #20]
    float32_t invL, * pSrc;

    if(ifftFlag == 1u)
 800a096:	79fb      	ldrb	r3, [r7, #7]
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d117      	bne.n	800a0cc <arm_cfft_f32+0x52>
    {
        /*  Conjugate input data  */
        pSrc = p1 + 1;
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	3304      	adds	r3, #4
 800a0a0:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	61fb      	str	r3, [r7, #28]
 800a0a6:	e00d      	b.n	800a0c4 <arm_cfft_f32+0x4a>
        {
            *pSrc = -*pSrc;
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	edd3 7a00 	vldr	s15, [r3]
 800a0ae:	eef1 7a67 	vneg.f32	s15, s15
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	edc3 7a00 	vstr	s15, [r3]
            pSrc += 2;
 800a0b8:	69bb      	ldr	r3, [r7, #24]
 800a0ba:	3308      	adds	r3, #8
 800a0bc:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	3301      	adds	r3, #1
 800a0c2:	61fb      	str	r3, [r7, #28]
 800a0c4:	69fa      	ldr	r2, [r7, #28]
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d3ed      	bcc.n	800a0a8 <arm_cfft_f32+0x2e>
        }
    }

    switch (L) 
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0d2:	d024      	beq.n	800a11e <arm_cfft_f32+0xa4>
 800a0d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0d8:	d80b      	bhi.n	800a0f2 <arm_cfft_f32+0x78>
 800a0da:	2b20      	cmp	r3, #32
 800a0dc:	d01f      	beq.n	800a11e <arm_cfft_f32+0xa4>
 800a0de:	2b20      	cmp	r3, #32
 800a0e0:	d802      	bhi.n	800a0e8 <arm_cfft_f32+0x6e>
 800a0e2:	2b10      	cmp	r3, #16
 800a0e4:	d016      	beq.n	800a114 <arm_cfft_f32+0x9a>
 800a0e6:	e028      	b.n	800a13a <arm_cfft_f32+0xc0>
 800a0e8:	2b40      	cmp	r3, #64	; 0x40
 800a0ea:	d01d      	beq.n	800a128 <arm_cfft_f32+0xae>
 800a0ec:	2b80      	cmp	r3, #128	; 0x80
 800a0ee:	d011      	beq.n	800a114 <arm_cfft_f32+0x9a>
 800a0f0:	e023      	b.n	800a13a <arm_cfft_f32+0xc0>
 800a0f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0f6:	d00d      	beq.n	800a114 <arm_cfft_f32+0x9a>
 800a0f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0fc:	d803      	bhi.n	800a106 <arm_cfft_f32+0x8c>
 800a0fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a102:	d011      	beq.n	800a128 <arm_cfft_f32+0xae>
 800a104:	e019      	b.n	800a13a <arm_cfft_f32+0xc0>
 800a106:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a10a:	d008      	beq.n	800a11e <arm_cfft_f32+0xa4>
 800a10c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a110:	d00a      	beq.n	800a128 <arm_cfft_f32+0xae>
 800a112:	e012      	b.n	800a13a <arm_cfft_f32+0xc0>
    {
    case 16: 
    case 128:
    case 1024:
        arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 800a114:	68b9      	ldr	r1, [r7, #8]
 800a116:	68f8      	ldr	r0, [r7, #12]
 800a118:	f7fe ff90 	bl	800903c <arm_cfft_radix8by2_f32>
        break;
 800a11c:	e00d      	b.n	800a13a <arm_cfft_f32+0xc0>
    case 32:
    case 256:
    case 2048:
        arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 800a11e:	68b9      	ldr	r1, [r7, #8]
 800a120:	68f8      	ldr	r0, [r7, #12]
 800a122:	f7ff f97f 	bl	8009424 <arm_cfft_radix8by4_f32>
        break;
 800a126:	e008      	b.n	800a13a <arm_cfft_f32+0xc0>
    case 64:
    case 512:
    case 4096:
        arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 800a128:	697b      	ldr	r3, [r7, #20]
 800a12a:	b299      	uxth	r1, r3
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	685a      	ldr	r2, [r3, #4]
 800a130:	2301      	movs	r3, #1
 800a132:	68b8      	ldr	r0, [r7, #8]
 800a134:	f000 f844 	bl	800a1c0 <arm_radix8_butterfly_f32>
        break;
 800a138:	bf00      	nop
    }  

    if( bitReverseFlag )
 800a13a:	79bb      	ldrb	r3, [r7, #6]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d007      	beq.n	800a150 <arm_cfft_f32+0xd6>
        arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	8999      	ldrh	r1, [r3, #12]
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	461a      	mov	r2, r3
 800a14a:	68b8      	ldr	r0, [r7, #8]
 800a14c:	f7fe f878 	bl	8008240 <arm_bitreversal_32>

    if(ifftFlag == 1u)
 800a150:	79fb      	ldrb	r3, [r7, #7]
 800a152:	2b01      	cmp	r3, #1
 800a154:	d130      	bne.n	800a1b8 <arm_cfft_f32+0x13e>
    {
        invL = 1.0f/(float32_t)L;
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	ee07 3a90 	vmov	s15, r3
 800a15c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a160:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a168:	edc7 7a04 	vstr	s15, [r7, #16]
        /*  Conjugate and scale output data */
        pSrc = p1;
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a170:	2300      	movs	r3, #0
 800a172:	61fb      	str	r3, [r7, #28]
 800a174:	e01c      	b.n	800a1b0 <arm_cfft_f32+0x136>
        {
            *pSrc++ *=   invL ;
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	1d1a      	adds	r2, r3, #4
 800a17a:	61ba      	str	r2, [r7, #24]
 800a17c:	ed93 7a00 	vldr	s14, [r3]
 800a180:	edd7 7a04 	vldr	s15, [r7, #16]
 800a184:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a188:	edc3 7a00 	vstr	s15, [r3]
            *pSrc  = -(*pSrc) * invL;
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	edd3 7a00 	vldr	s15, [r3]
 800a192:	eeb1 7a67 	vneg.f32	s14, s15
 800a196:	edd7 7a04 	vldr	s15, [r7, #16]
 800a19a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a19e:	69bb      	ldr	r3, [r7, #24]
 800a1a0:	edc3 7a00 	vstr	s15, [r3]
            pSrc++;
 800a1a4:	69bb      	ldr	r3, [r7, #24]
 800a1a6:	3304      	adds	r3, #4
 800a1a8:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800a1aa:	69fb      	ldr	r3, [r7, #28]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	61fb      	str	r3, [r7, #28]
 800a1b0:	69fa      	ldr	r2, [r7, #28]
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	429a      	cmp	r2, r3
 800a1b6:	d3de      	bcc.n	800a176 <arm_cfft_f32+0xfc>
        }
    }
}
 800a1b8:	bf00      	nop
 800a1ba:	3720      	adds	r7, #32
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b0bd      	sub	sp, #244	; 0xf4
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	607a      	str	r2, [r7, #4]
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	817b      	strh	r3, [r7, #10]
 800a1d0:	4613      	mov	r3, r2
 800a1d2:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 800a1d4:	4b09      	ldr	r3, [pc, #36]	; (800a1fc <arm_radix8_butterfly_f32+0x3c>)
 800a1d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 800a1da:	897b      	ldrh	r3, [r7, #10]
 800a1dc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   
   do 
   {
      n1 = n2;
 800a1e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 800a1e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1ec:	08db      	lsrs	r3, r3, #3
 800a1ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a1f8:	e002      	b.n	800a200 <arm_radix8_butterfly_f32+0x40>
 800a1fa:	bf00      	nop
 800a1fc:	3f3504f3 	.word	0x3f3504f3
      
      do
      {
         i2 = i1 + n2;
 800a200:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a208:	4413      	add	r3, r2
 800a20a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 800a20e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800a212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a216:	4413      	add	r3, r2
 800a218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 800a21c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a224:	4413      	add	r3, r2
 800a226:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 800a22a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800a22e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a232:	4413      	add	r3, r2
 800a234:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 800a238:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a23c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a240:	4413      	add	r3, r2
 800a242:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 800a246:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a24a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a24e:	4413      	add	r3, r2
 800a250:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 800a254:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a25c:	4413      	add	r3, r2
 800a25e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800a262:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a266:	00db      	lsls	r3, r3, #3
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	4413      	add	r3, r2
 800a26c:	ed93 7a00 	vldr	s14, [r3]
 800a270:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a274:	00db      	lsls	r3, r3, #3
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	4413      	add	r3, r2
 800a27a:	edd3 7a00 	vldr	s15, [r3]
 800a27e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a282:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800a286:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a28a:	00db      	lsls	r3, r3, #3
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	4413      	add	r3, r2
 800a290:	ed93 7a00 	vldr	s14, [r3]
 800a294:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a298:	00db      	lsls	r3, r3, #3
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	4413      	add	r3, r2
 800a29e:	edd3 7a00 	vldr	s15, [r3]
 800a2a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2a6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800a2aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a2ae:	00db      	lsls	r3, r3, #3
 800a2b0:	68fa      	ldr	r2, [r7, #12]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	ed93 7a00 	vldr	s14, [r3]
 800a2b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a2bc:	00db      	lsls	r3, r3, #3
 800a2be:	68fa      	ldr	r2, [r7, #12]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	edd3 7a00 	vldr	s15, [r3]
 800a2c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a2ca:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800a2ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a2d2:	00db      	lsls	r3, r3, #3
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	ed93 7a00 	vldr	s14, [r3]
 800a2dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a2e0:	00db      	lsls	r3, r3, #3
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	4413      	add	r3, r2
 800a2e6:	edd3 7a00 	vldr	s15, [r3]
 800a2ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2ee:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800a2f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a2f6:	00db      	lsls	r3, r3, #3
 800a2f8:	68fa      	ldr	r2, [r7, #12]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	ed93 7a00 	vldr	s14, [r3]
 800a300:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a304:	00db      	lsls	r3, r3, #3
 800a306:	68fa      	ldr	r2, [r7, #12]
 800a308:	4413      	add	r3, r2
 800a30a:	edd3 7a00 	vldr	s15, [r3]
 800a30e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a312:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800a316:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a31a:	00db      	lsls	r3, r3, #3
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	4413      	add	r3, r2
 800a320:	ed93 7a00 	vldr	s14, [r3]
 800a324:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a328:	00db      	lsls	r3, r3, #3
 800a32a:	68fa      	ldr	r2, [r7, #12]
 800a32c:	4413      	add	r3, r2
 800a32e:	edd3 7a00 	vldr	s15, [r3]
 800a332:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a336:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800a33a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a33e:	00db      	lsls	r3, r3, #3
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	4413      	add	r3, r2
 800a344:	ed93 7a00 	vldr	s14, [r3]
 800a348:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a34c:	00db      	lsls	r3, r3, #3
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	4413      	add	r3, r2
 800a352:	edd3 7a00 	vldr	s15, [r3]
 800a356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a35a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800a35e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a362:	00db      	lsls	r3, r3, #3
 800a364:	68fa      	ldr	r2, [r7, #12]
 800a366:	4413      	add	r3, r2
 800a368:	ed93 7a00 	vldr	s14, [r3]
 800a36c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a370:	00db      	lsls	r3, r3, #3
 800a372:	68fa      	ldr	r2, [r7, #12]
 800a374:	4413      	add	r3, r2
 800a376:	edd3 7a00 	vldr	s15, [r3]
 800a37a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a37e:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 800a382:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a386:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a38a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a38e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 800a392:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a396:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a39a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a39e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 800a3a2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a3a6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a3aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a3ae:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 800a3b2:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a3b6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a3ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3be:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;   
 800a3c2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a3c6:	00db      	lsls	r3, r3, #3
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	4413      	add	r3, r2
 800a3cc:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a3d0:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a3d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a3d8:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 800a3dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a3e0:	00db      	lsls	r3, r3, #3
 800a3e2:	68fa      	ldr	r2, [r7, #12]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a3ea:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a3ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a3f2:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800a3f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a3fa:	00db      	lsls	r3, r3, #3
 800a3fc:	3304      	adds	r3, #4
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	4413      	add	r3, r2
 800a402:	ed93 7a00 	vldr	s14, [r3]
 800a406:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a40a:	00db      	lsls	r3, r3, #3
 800a40c:	3304      	adds	r3, #4
 800a40e:	68fa      	ldr	r2, [r7, #12]
 800a410:	4413      	add	r3, r2
 800a412:	edd3 7a00 	vldr	s15, [r3]
 800a416:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a41a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800a41e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a422:	00db      	lsls	r3, r3, #3
 800a424:	3304      	adds	r3, #4
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	4413      	add	r3, r2
 800a42a:	ed93 7a00 	vldr	s14, [r3]
 800a42e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a432:	00db      	lsls	r3, r3, #3
 800a434:	3304      	adds	r3, #4
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	4413      	add	r3, r2
 800a43a:	edd3 7a00 	vldr	s15, [r3]
 800a43e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a442:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800a446:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a44a:	00db      	lsls	r3, r3, #3
 800a44c:	3304      	adds	r3, #4
 800a44e:	68fa      	ldr	r2, [r7, #12]
 800a450:	4413      	add	r3, r2
 800a452:	ed93 7a00 	vldr	s14, [r3]
 800a456:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a45a:	00db      	lsls	r3, r3, #3
 800a45c:	3304      	adds	r3, #4
 800a45e:	68fa      	ldr	r2, [r7, #12]
 800a460:	4413      	add	r3, r2
 800a462:	edd3 7a00 	vldr	s15, [r3]
 800a466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a46a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800a46e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a472:	00db      	lsls	r3, r3, #3
 800a474:	3304      	adds	r3, #4
 800a476:	68fa      	ldr	r2, [r7, #12]
 800a478:	4413      	add	r3, r2
 800a47a:	ed93 7a00 	vldr	s14, [r3]
 800a47e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a482:	00db      	lsls	r3, r3, #3
 800a484:	3304      	adds	r3, #4
 800a486:	68fa      	ldr	r2, [r7, #12]
 800a488:	4413      	add	r3, r2
 800a48a:	edd3 7a00 	vldr	s15, [r3]
 800a48e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a492:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800a496:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a49a:	00db      	lsls	r3, r3, #3
 800a49c:	3304      	adds	r3, #4
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	4413      	add	r3, r2
 800a4a2:	ed93 7a00 	vldr	s14, [r3]
 800a4a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a4aa:	00db      	lsls	r3, r3, #3
 800a4ac:	3304      	adds	r3, #4
 800a4ae:	68fa      	ldr	r2, [r7, #12]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	edd3 7a00 	vldr	s15, [r3]
 800a4b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a4ba:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800a4be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a4c2:	00db      	lsls	r3, r3, #3
 800a4c4:	3304      	adds	r3, #4
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	ed93 7a00 	vldr	s14, [r3]
 800a4ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a4d2:	00db      	lsls	r3, r3, #3
 800a4d4:	3304      	adds	r3, #4
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	4413      	add	r3, r2
 800a4da:	edd3 7a00 	vldr	s15, [r3]
 800a4de:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a4e2:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800a4e6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a4ea:	00db      	lsls	r3, r3, #3
 800a4ec:	3304      	adds	r3, #4
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	4413      	add	r3, r2
 800a4f2:	ed93 7a00 	vldr	s14, [r3]
 800a4f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a4fa:	00db      	lsls	r3, r3, #3
 800a4fc:	3304      	adds	r3, #4
 800a4fe:	68fa      	ldr	r2, [r7, #12]
 800a500:	4413      	add	r3, r2
 800a502:	edd3 7a00 	vldr	s15, [r3]
 800a506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a50a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800a50e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a512:	00db      	lsls	r3, r3, #3
 800a514:	3304      	adds	r3, #4
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	4413      	add	r3, r2
 800a51a:	ed93 7a00 	vldr	s14, [r3]
 800a51e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a522:	00db      	lsls	r3, r3, #3
 800a524:	3304      	adds	r3, #4
 800a526:	68fa      	ldr	r2, [r7, #12]
 800a528:	4413      	add	r3, r2
 800a52a:	edd3 7a00 	vldr	s15, [r3]
 800a52e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a532:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 800a536:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a53a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a53e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a542:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 800a546:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a54a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a54e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a552:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 800a556:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a55a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a55e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a562:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 800a566:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800a56a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800a56e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a572:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 800a576:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a57a:	00db      	lsls	r3, r3, #3
 800a57c:	3304      	adds	r3, #4
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	4413      	add	r3, r2
 800a582:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a586:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a58a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a58e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 800a592:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	3304      	adds	r3, #4
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	4413      	add	r3, r2
 800a59e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800a5a2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a5a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5aa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 800a5ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a5b2:	00db      	lsls	r3, r3, #3
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	4413      	add	r3, r2
 800a5b8:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a5bc:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a5c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a5c4:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 800a5c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a5cc:	00db      	lsls	r3, r3, #3
 800a5ce:	68fa      	ldr	r2, [r7, #12]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a5d6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800a5da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5de:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 800a5e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a5e6:	00db      	lsls	r3, r3, #3
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	68fa      	ldr	r2, [r7, #12]
 800a5ec:	4413      	add	r3, r2
 800a5ee:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a5f2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a5f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5fa:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 800a5fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a602:	00db      	lsls	r3, r3, #3
 800a604:	3304      	adds	r3, #4
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	4413      	add	r3, r2
 800a60a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a60e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800a612:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a616:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 800a61a:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800a61e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a622:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a626:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a62a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a62e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 800a632:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800a636:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a63a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a63e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a642:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a646:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 800a64a:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800a64e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a652:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a656:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a65a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a65e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 800a662:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800a666:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a66a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a66e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800a672:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a676:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 800a67a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a67e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800a682:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a686:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 800a68a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a68e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800a692:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a696:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 800a69a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800a69e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800a6a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a6a6:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 800a6aa:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800a6ae:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800a6b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6b6:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 800a6ba:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a6be:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a6c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a6c6:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 800a6ca:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a6ce:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800a6d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6d6:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 800a6da:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800a6de:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800a6e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a6e6:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 800a6ea:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800a6ee:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800a6f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a6f6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 800a6fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a6fe:	00db      	lsls	r3, r3, #3
 800a700:	68fa      	ldr	r2, [r7, #12]
 800a702:	4413      	add	r3, r2
 800a704:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a708:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800a70c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a710:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 800a714:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a718:	00db      	lsls	r3, r3, #3
 800a71a:	68fa      	ldr	r2, [r7, #12]
 800a71c:	4413      	add	r3, r2
 800a71e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800a722:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800a726:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a72a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 800a72e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a732:	00db      	lsls	r3, r3, #3
 800a734:	68fa      	ldr	r2, [r7, #12]
 800a736:	4413      	add	r3, r2
 800a738:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a73c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a740:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a744:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 800a748:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a74c:	00db      	lsls	r3, r3, #3
 800a74e:	68fa      	ldr	r2, [r7, #12]
 800a750:	4413      	add	r3, r2
 800a752:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800a756:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a75a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a75e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 800a762:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a766:	00db      	lsls	r3, r3, #3
 800a768:	3304      	adds	r3, #4
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	4413      	add	r3, r2
 800a76e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a772:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800a776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a77a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 800a77e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a782:	00db      	lsls	r3, r3, #3
 800a784:	3304      	adds	r3, #4
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	4413      	add	r3, r2
 800a78a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800a78e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800a792:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a796:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 800a79a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a79e:	00db      	lsls	r3, r3, #3
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	68fa      	ldr	r2, [r7, #12]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a7aa:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a7ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a7b2:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 800a7b6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a7ba:	00db      	lsls	r3, r3, #3
 800a7bc:	3304      	adds	r3, #4
 800a7be:	68fa      	ldr	r2, [r7, #12]
 800a7c0:	4413      	add	r3, r2
 800a7c2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800a7c6:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800a7ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a7ce:	edc3 7a00 	vstr	s15, [r3]
         
         i1 += n1;
 800a7d2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a7d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a7da:	4413      	add	r3, r2
 800a7dc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while(i1 < fftLen);
 800a7e0:	897b      	ldrh	r3, [r7, #10]
 800a7e2:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	f4ff ad0a 	bcc.w	800a200 <arm_radix8_butterfly_f32+0x40>
      
      if(n2 < 8)
 800a7ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7f0:	2b07      	cmp	r3, #7
 800a7f2:	f240 84e3 	bls.w	800b1bc <arm_radix8_butterfly_f32+0xffc>
         break;
      
      ia1 = 0;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      
      do
      {      
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 800a802:	893b      	ldrh	r3, [r7, #8]
 800a804:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800a808:	4413      	add	r3, r2
 800a80a:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 800a80c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a80e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 800a812:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800a816:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a818:	4413      	add	r3, r2
 800a81a:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 800a81c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a81e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a820:	4413      	add	r3, r2
 800a822:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 800a824:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a826:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a828:	4413      	add	r3, r2
 800a82a:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 800a82c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800a82e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a830:	4413      	add	r3, r2
 800a832:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 800a834:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a836:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a838:	4413      	add	r3, r2
 800a83a:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 800a83c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a83e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a840:	4413      	add	r3, r2
 800a842:	667b      	str	r3, [r7, #100]	; 0x64
                  
         co2 = pCoef[2 * ia1];
 800a844:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a848:	00db      	lsls	r3, r3, #3
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	4413      	add	r3, r2
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 800a852:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a854:	00db      	lsls	r3, r3, #3
 800a856:	687a      	ldr	r2, [r7, #4]
 800a858:	4413      	add	r3, r2
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 800a85e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a860:	00db      	lsls	r3, r3, #3
 800a862:	687a      	ldr	r2, [r7, #4]
 800a864:	4413      	add	r3, r2
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 800a86a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a86c:	00db      	lsls	r3, r3, #3
 800a86e:	687a      	ldr	r2, [r7, #4]
 800a870:	4413      	add	r3, r2
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 800a876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a878:	00db      	lsls	r3, r3, #3
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	4413      	add	r3, r2
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 800a882:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a884:	00db      	lsls	r3, r3, #3
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	4413      	add	r3, r2
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 800a88e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a890:	00db      	lsls	r3, r3, #3
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	4413      	add	r3, r2
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 800a89a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a89e:	00db      	lsls	r3, r3, #3
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	4413      	add	r3, r2
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 800a8aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a8ac:	00db      	lsls	r3, r3, #3
 800a8ae:	3304      	adds	r3, #4
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 800a8b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a8ba:	00db      	lsls	r3, r3, #3
 800a8bc:	3304      	adds	r3, #4
 800a8be:	687a      	ldr	r2, [r7, #4]
 800a8c0:	4413      	add	r3, r2
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 800a8c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a8c8:	00db      	lsls	r3, r3, #3
 800a8ca:	3304      	adds	r3, #4
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 800a8d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8d6:	00db      	lsls	r3, r3, #3
 800a8d8:	3304      	adds	r3, #4
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	4413      	add	r3, r2
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 800a8e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a8e4:	00db      	lsls	r3, r3, #3
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];         
 800a8f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a8f2:	00db      	lsls	r3, r3, #3
 800a8f4:	3304      	adds	r3, #4
 800a8f6:	687a      	ldr	r2, [r7, #4]
 800a8f8:	4413      	add	r3, r2
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	62fb      	str	r3, [r7, #44]	; 0x2c
         
         i1 = j;
 800a8fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a902:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         
         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 800a906:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800a90a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a90e:	4413      	add	r3, r2
 800a910:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 800a914:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 800a918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a91c:	4413      	add	r3, r2
 800a91e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 800a922:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a92a:	4413      	add	r3, r2
 800a92c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 800a930:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 800a934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a938:	4413      	add	r3, r2
 800a93a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 800a93e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a946:	4413      	add	r3, r2
 800a948:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 800a94c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a954:	4413      	add	r3, r2
 800a956:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 800a95a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a95e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a962:	4413      	add	r3, r2
 800a964:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 800a968:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a96c:	00db      	lsls	r3, r3, #3
 800a96e:	68fa      	ldr	r2, [r7, #12]
 800a970:	4413      	add	r3, r2
 800a972:	ed93 7a00 	vldr	s14, [r3]
 800a976:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a97a:	00db      	lsls	r3, r3, #3
 800a97c:	68fa      	ldr	r2, [r7, #12]
 800a97e:	4413      	add	r3, r2
 800a980:	edd3 7a00 	vldr	s15, [r3]
 800a984:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a988:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800a98c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a990:	00db      	lsls	r3, r3, #3
 800a992:	68fa      	ldr	r2, [r7, #12]
 800a994:	4413      	add	r3, r2
 800a996:	ed93 7a00 	vldr	s14, [r3]
 800a99a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a99e:	00db      	lsls	r3, r3, #3
 800a9a0:	68fa      	ldr	r2, [r7, #12]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	edd3 7a00 	vldr	s15, [r3]
 800a9a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9ac:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800a9b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a9b4:	00db      	lsls	r3, r3, #3
 800a9b6:	68fa      	ldr	r2, [r7, #12]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	ed93 7a00 	vldr	s14, [r3]
 800a9be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a9c2:	00db      	lsls	r3, r3, #3
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	4413      	add	r3, r2
 800a9c8:	edd3 7a00 	vldr	s15, [r3]
 800a9cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a9d0:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800a9d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a9d8:	00db      	lsls	r3, r3, #3
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	4413      	add	r3, r2
 800a9de:	ed93 7a00 	vldr	s14, [r3]
 800a9e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800a9e6:	00db      	lsls	r3, r3, #3
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	edd3 7a00 	vldr	s15, [r3]
 800a9f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9f4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800a9f8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a9fc:	00db      	lsls	r3, r3, #3
 800a9fe:	68fa      	ldr	r2, [r7, #12]
 800aa00:	4413      	add	r3, r2
 800aa02:	ed93 7a00 	vldr	s14, [r3]
 800aa06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aa0a:	00db      	lsls	r3, r3, #3
 800aa0c:	68fa      	ldr	r2, [r7, #12]
 800aa0e:	4413      	add	r3, r2
 800aa10:	edd3 7a00 	vldr	s15, [r3]
 800aa14:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa18:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 800aa1c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800aa20:	00db      	lsls	r3, r3, #3
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	4413      	add	r3, r2
 800aa26:	ed93 7a00 	vldr	s14, [r3]
 800aa2a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aa2e:	00db      	lsls	r3, r3, #3
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	4413      	add	r3, r2
 800aa34:	edd3 7a00 	vldr	s15, [r3]
 800aa38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa3c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800aa40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa44:	00db      	lsls	r3, r3, #3
 800aa46:	68fa      	ldr	r2, [r7, #12]
 800aa48:	4413      	add	r3, r2
 800aa4a:	ed93 7a00 	vldr	s14, [r3]
 800aa4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800aa52:	00db      	lsls	r3, r3, #3
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	4413      	add	r3, r2
 800aa58:	edd3 7a00 	vldr	s15, [r3]
 800aa5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa60:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 800aa64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa68:	00db      	lsls	r3, r3, #3
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	4413      	add	r3, r2
 800aa6e:	ed93 7a00 	vldr	s14, [r3]
 800aa72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800aa76:	00db      	lsls	r3, r3, #3
 800aa78:	68fa      	ldr	r2, [r7, #12]
 800aa7a:	4413      	add	r3, r2
 800aa7c:	edd3 7a00 	vldr	s15, [r3]
 800aa80:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa84:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 800aa88:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aa8c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800aa90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa94:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 800aa98:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aa9c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800aaa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aaa4:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 800aaa8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800aaac:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800aab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aab4:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 800aab8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800aabc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800aac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aac4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 800aac8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aacc:	00db      	lsls	r3, r3, #3
 800aace:	68fa      	ldr	r2, [r7, #12]
 800aad0:	4413      	add	r3, r2
 800aad2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aad6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800aada:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aade:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 800aae2:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800aae6:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800aaea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aaee:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 800aaf2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aaf6:	00db      	lsls	r3, r3, #3
 800aaf8:	3304      	adds	r3, #4
 800aafa:	68fa      	ldr	r2, [r7, #12]
 800aafc:	4413      	add	r3, r2
 800aafe:	ed93 7a00 	vldr	s14, [r3]
 800ab02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab06:	00db      	lsls	r3, r3, #3
 800ab08:	3304      	adds	r3, #4
 800ab0a:	68fa      	ldr	r2, [r7, #12]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	edd3 7a00 	vldr	s15, [r3]
 800ab12:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab16:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 800ab1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ab1e:	00db      	lsls	r3, r3, #3
 800ab20:	3304      	adds	r3, #4
 800ab22:	68fa      	ldr	r2, [r7, #12]
 800ab24:	4413      	add	r3, r2
 800ab26:	ed93 7a00 	vldr	s14, [r3]
 800ab2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab2e:	00db      	lsls	r3, r3, #3
 800ab30:	3304      	adds	r3, #4
 800ab32:	68fa      	ldr	r2, [r7, #12]
 800ab34:	4413      	add	r3, r2
 800ab36:	edd3 7a00 	vldr	s15, [r3]
 800ab3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab3e:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 800ab42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab46:	00db      	lsls	r3, r3, #3
 800ab48:	3304      	adds	r3, #4
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	4413      	add	r3, r2
 800ab4e:	ed93 7a00 	vldr	s14, [r3]
 800ab52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ab56:	00db      	lsls	r3, r3, #3
 800ab58:	3304      	adds	r3, #4
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	4413      	add	r3, r2
 800ab5e:	edd3 7a00 	vldr	s15, [r3]
 800ab62:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab66:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800ab6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab6e:	00db      	lsls	r3, r3, #3
 800ab70:	3304      	adds	r3, #4
 800ab72:	68fa      	ldr	r2, [r7, #12]
 800ab74:	4413      	add	r3, r2
 800ab76:	ed93 7a00 	vldr	s14, [r3]
 800ab7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ab7e:	00db      	lsls	r3, r3, #3
 800ab80:	3304      	adds	r3, #4
 800ab82:	68fa      	ldr	r2, [r7, #12]
 800ab84:	4413      	add	r3, r2
 800ab86:	edd3 7a00 	vldr	s15, [r3]
 800ab8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab8e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 800ab92:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800ab96:	00db      	lsls	r3, r3, #3
 800ab98:	3304      	adds	r3, #4
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	ed93 7a00 	vldr	s14, [r3]
 800aba2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800aba6:	00db      	lsls	r3, r3, #3
 800aba8:	3304      	adds	r3, #4
 800abaa:	68fa      	ldr	r2, [r7, #12]
 800abac:	4413      	add	r3, r2
 800abae:	edd3 7a00 	vldr	s15, [r3]
 800abb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800abb6:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800abba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800abbe:	00db      	lsls	r3, r3, #3
 800abc0:	3304      	adds	r3, #4
 800abc2:	68fa      	ldr	r2, [r7, #12]
 800abc4:	4413      	add	r3, r2
 800abc6:	ed93 7a00 	vldr	s14, [r3]
 800abca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800abce:	00db      	lsls	r3, r3, #3
 800abd0:	3304      	adds	r3, #4
 800abd2:	68fa      	ldr	r2, [r7, #12]
 800abd4:	4413      	add	r3, r2
 800abd6:	edd3 7a00 	vldr	s15, [r3]
 800abda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800abde:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 800abe2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800abe6:	00db      	lsls	r3, r3, #3
 800abe8:	3304      	adds	r3, #4
 800abea:	68fa      	ldr	r2, [r7, #12]
 800abec:	4413      	add	r3, r2
 800abee:	ed93 7a00 	vldr	s14, [r3]
 800abf2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800abf6:	00db      	lsls	r3, r3, #3
 800abf8:	3304      	adds	r3, #4
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	4413      	add	r3, r2
 800abfe:	edd3 7a00 	vldr	s15, [r3]
 800ac02:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac06:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 800ac0a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800ac0e:	00db      	lsls	r3, r3, #3
 800ac10:	3304      	adds	r3, #4
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	4413      	add	r3, r2
 800ac16:	ed93 7a00 	vldr	s14, [r3]
 800ac1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ac1e:	00db      	lsls	r3, r3, #3
 800ac20:	3304      	adds	r3, #4
 800ac22:	68fa      	ldr	r2, [r7, #12]
 800ac24:	4413      	add	r3, r2
 800ac26:	edd3 7a00 	vldr	s15, [r3]
 800ac2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac2e:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 800ac32:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ac36:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac3e:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 800ac42:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ac46:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac4e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 800ac52:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800ac56:	edd7 7a08 	vldr	s15, [r7, #32]
 800ac5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac5e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 800ac62:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800ac66:	edd7 7a08 	vldr	s15, [r7, #32]
 800ac6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac6e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 800ac72:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800ac76:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ac7e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 800ac82:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800ac86:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800ac8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac8e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 800ac92:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ac96:	00db      	lsls	r3, r3, #3
 800ac98:	3304      	adds	r3, #4
 800ac9a:	68fa      	ldr	r2, [r7, #12]
 800ac9c:	4413      	add	r3, r2
 800ac9e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800aca2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800aca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acaa:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 800acae:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800acb2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800acb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acba:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 800acbe:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800acc2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800acc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acca:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 800acce:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800acd2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800acd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acda:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 800acde:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800ace2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800ace6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acea:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 800acee:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800acf2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800acf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acfa:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 800acfe:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800ad02:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ad06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad0a:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 800ad0e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800ad12:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800ad16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad1a:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 800ad1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ad22:	00db      	lsls	r3, r3, #3
 800ad24:	68fa      	ldr	r2, [r7, #12]
 800ad26:	4413      	add	r3, r2
 800ad28:	ed97 7a07 	vldr	s14, [r7, #28]
 800ad2c:	edd7 7a06 	vldr	s15, [r7, #24]
 800ad30:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad34:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 800ad38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ad3c:	00db      	lsls	r3, r3, #3
 800ad3e:	3304      	adds	r3, #4
 800ad40:	68fa      	ldr	r2, [r7, #12]
 800ad42:	4413      	add	r3, r2
 800ad44:	ed97 7a05 	vldr	s14, [r7, #20]
 800ad48:	edd7 7a04 	vldr	s15, [r7, #16]
 800ad4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad50:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 800ad54:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800ad58:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800ad5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad60:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 800ad64:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800ad68:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800ad6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad70:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 800ad74:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800ad78:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800ad7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad80:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 800ad84:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800ad88:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800ad8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad90:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 800ad94:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800ad98:	00db      	lsls	r3, r3, #3
 800ad9a:	68fa      	ldr	r2, [r7, #12]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	ed97 7a07 	vldr	s14, [r7, #28]
 800ada2:	edd7 7a06 	vldr	s15, [r7, #24]
 800ada6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800adaa:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 800adae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800adb2:	00db      	lsls	r3, r3, #3
 800adb4:	3304      	adds	r3, #4
 800adb6:	68fa      	ldr	r2, [r7, #12]
 800adb8:	4413      	add	r3, r2
 800adba:	ed97 7a05 	vldr	s14, [r7, #20]
 800adbe:	edd7 7a04 	vldr	s15, [r7, #16]
 800adc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800adc6:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 800adca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800adce:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800add2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800add6:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 800adda:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800adde:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800ade2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ade6:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 800adea:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800adee:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800adf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adf6:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 800adfa:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800adfe:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800ae02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae06:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 800ae0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ae0e:	00db      	lsls	r3, r3, #3
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	4413      	add	r3, r2
 800ae14:	ed97 7a07 	vldr	s14, [r7, #28]
 800ae18:	edd7 7a06 	vldr	s15, [r7, #24]
 800ae1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae20:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 800ae24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ae28:	00db      	lsls	r3, r3, #3
 800ae2a:	3304      	adds	r3, #4
 800ae2c:	68fa      	ldr	r2, [r7, #12]
 800ae2e:	4413      	add	r3, r2
 800ae30:	ed97 7a05 	vldr	s14, [r7, #20]
 800ae34:	edd7 7a04 	vldr	s15, [r7, #16]
 800ae38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae3c:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 800ae40:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800ae44:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800ae48:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae4c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae50:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae54:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 800ae58:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800ae5c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800ae60:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae64:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae6c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 800ae70:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800ae74:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800ae78:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ae7c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae84:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 800ae88:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800ae8c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800ae90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ae94:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 800ae98:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae9c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 800aea0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800aea4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800aea8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aeac:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 800aeb0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800aeb4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800aeb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aebc:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 800aec0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800aec4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800aec8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aecc:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 800aed0:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800aed4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800aed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aedc:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 800aee0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800aee4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800aee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aeec:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 800aef0:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800aef4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800aef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aefc:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 800af00:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800af04:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800af08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af0c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 800af10:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800af14:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800af18:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af1c:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 800af20:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800af24:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800af28:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af2c:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 800af30:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800af34:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800af38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af3c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 800af40:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800af44:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800af48:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af4c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 800af50:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800af54:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800af58:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af5c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 800af60:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800af64:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800af68:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af6c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 800af70:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800af74:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800af78:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af7c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 800af80:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800af84:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800af88:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af8c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 800af90:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800af94:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800af98:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af9c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 800afa0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800afa4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800afa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afac:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 800afb0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800afb4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800afb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afbc:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 800afc0:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800afc4:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800afc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afcc:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 800afd0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800afd4:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 800afd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afdc:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 800afe0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800afe4:	00db      	lsls	r3, r3, #3
 800afe6:	68fa      	ldr	r2, [r7, #12]
 800afe8:	4413      	add	r3, r2
 800afea:	ed97 7a07 	vldr	s14, [r7, #28]
 800afee:	edd7 7a06 	vldr	s15, [r7, #24]
 800aff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aff6:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 800affa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800affe:	00db      	lsls	r3, r3, #3
 800b000:	3304      	adds	r3, #4
 800b002:	68fa      	ldr	r2, [r7, #12]
 800b004:	4413      	add	r3, r2
 800b006:	ed97 7a05 	vldr	s14, [r7, #20]
 800b00a:	edd7 7a04 	vldr	s15, [r7, #16]
 800b00e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b012:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 800b016:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800b01a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800b01e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b022:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 800b026:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800b02a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800b02e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b032:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 800b036:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800b03a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800b03e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b042:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 800b046:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800b04a:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800b04e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b052:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 800b056:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b05a:	00db      	lsls	r3, r3, #3
 800b05c:	68fa      	ldr	r2, [r7, #12]
 800b05e:	4413      	add	r3, r2
 800b060:	ed97 7a07 	vldr	s14, [r7, #28]
 800b064:	edd7 7a06 	vldr	s15, [r7, #24]
 800b068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b06c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 800b070:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800b074:	00db      	lsls	r3, r3, #3
 800b076:	3304      	adds	r3, #4
 800b078:	68fa      	ldr	r2, [r7, #12]
 800b07a:	4413      	add	r3, r2
 800b07c:	ed97 7a05 	vldr	s14, [r7, #20]
 800b080:	edd7 7a04 	vldr	s15, [r7, #16]
 800b084:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b088:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800b08c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800b090:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800b094:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b098:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 800b09c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800b0a0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800b0a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0a8:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 800b0ac:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800b0b0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800b0b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0b8:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 800b0bc:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800b0c0:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800b0c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0c8:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 800b0cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b0d0:	00db      	lsls	r3, r3, #3
 800b0d2:	68fa      	ldr	r2, [r7, #12]
 800b0d4:	4413      	add	r3, r2
 800b0d6:	ed97 7a07 	vldr	s14, [r7, #28]
 800b0da:	edd7 7a06 	vldr	s15, [r7, #24]
 800b0de:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0e2:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 800b0e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800b0ea:	00db      	lsls	r3, r3, #3
 800b0ec:	3304      	adds	r3, #4
 800b0ee:	68fa      	ldr	r2, [r7, #12]
 800b0f0:	4413      	add	r3, r2
 800b0f2:	ed97 7a05 	vldr	s14, [r7, #20]
 800b0f6:	edd7 7a04 	vldr	s15, [r7, #16]
 800b0fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b0fe:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 800b102:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800b106:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800b10a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b10e:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 800b112:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800b116:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800b11a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b11e:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 800b122:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800b126:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800b12a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b12e:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 800b132:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800b136:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800b13a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b13e:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 800b142:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b146:	00db      	lsls	r3, r3, #3
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	4413      	add	r3, r2
 800b14c:	ed97 7a07 	vldr	s14, [r7, #28]
 800b150:	edd7 7a06 	vldr	s15, [r7, #24]
 800b154:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b158:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 800b15c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800b160:	00db      	lsls	r3, r3, #3
 800b162:	3304      	adds	r3, #4
 800b164:	68fa      	ldr	r2, [r7, #12]
 800b166:	4413      	add	r3, r2
 800b168:	ed97 7a05 	vldr	s14, [r7, #20]
 800b16c:	edd7 7a04 	vldr	s15, [r7, #16]
 800b170:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b174:	edc3 7a00 	vstr	s15, [r3]
            
            i1 += n1;
 800b178:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800b17c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b180:	4413      	add	r3, r2
 800b182:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while(i1 < fftLen);
 800b186:	897b      	ldrh	r3, [r7, #10]
 800b188:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800b18c:	429a      	cmp	r2, r3
 800b18e:	f4ff abba 	bcc.w	800a906 <arm_radix8_butterfly_f32+0x746>
         
         j++;
 800b192:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b196:	3301      	adds	r3, #1
 800b198:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while(j < n2);
 800b19c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b1a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	f4ff ab2c 	bcc.w	800a802 <arm_radix8_butterfly_f32+0x642>
      
      twidCoefModifier <<= 3;
 800b1aa:	893b      	ldrh	r3, [r7, #8]
 800b1ac:	00db      	lsls	r3, r3, #3
 800b1ae:	813b      	strh	r3, [r7, #8]
   } while(n2 > 7);   
 800b1b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b1b4:	2b07      	cmp	r3, #7
 800b1b6:	f63f a813 	bhi.w	800a1e0 <arm_radix8_butterfly_f32+0x20>
}
 800b1ba:	e000      	b.n	800b1be <arm_radix8_butterfly_f32+0xffe>
         break;
 800b1bc:	bf00      	nop
}
 800b1be:	bf00      	nop
 800b1c0:	37f4      	adds	r7, #244	; 0xf4
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop

0800b1cc <setDIFFChannel>:
*	parameter:
*	The return value: val
*********************************************************************************************************
*/
void setDIFFChannel(uint8_t positiveCh, uint8_t NegativeCh)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b082      	sub	sp, #8
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	460a      	mov	r2, r1
 800b1d6:	71fb      	strb	r3, [r7, #7]
 800b1d8:	4613      	mov	r3, r2
 800b1da:	71bb      	strb	r3, [r7, #6]
	writeByteToReg(REG_MUX, positiveCh <<4 | NegativeCh); //xxxx1000 - AINp = positiveCh, AINn = NegativeCh
 800b1dc:	79fb      	ldrb	r3, [r7, #7]
 800b1de:	011b      	lsls	r3, r3, #4
 800b1e0:	b25a      	sxtb	r2, r3
 800b1e2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	b25b      	sxtb	r3, r3
 800b1ea:	b2db      	uxtb	r3, r3
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	2001      	movs	r0, #1
 800b1f0:	f000 f832 	bl	800b258 <writeByteToReg>
}
 800b1f4:	bf00      	nop
 800b1f6:	3708      	adds	r7, #8
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <writeCMD>:
*	The return value: None
*********************************************************************************************************
*/

void writeCMD(uint8_t command)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	4603      	mov	r3, r0
 800b204:	71fb      	strb	r3, [r7, #7]
	uint8_t Txbuffer[1];
	Txbuffer[0] = command;
 800b206:	79fb      	ldrb	r3, [r7, #7]
 800b208:	733b      	strb	r3, [r7, #12]
	CS_0();
 800b20a:	2200      	movs	r2, #0
 800b20c:	2110      	movs	r1, #16
 800b20e:	4809      	ldr	r0, [pc, #36]	; (800b234 <writeCMD+0x38>)
 800b210:	f004 fc54 	bl	800fabc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,1,50);
 800b214:	f107 010c 	add.w	r1, r7, #12
 800b218:	2332      	movs	r3, #50	; 0x32
 800b21a:	2201      	movs	r2, #1
 800b21c:	4806      	ldr	r0, [pc, #24]	; (800b238 <writeCMD+0x3c>)
 800b21e:	f006 faa5 	bl	801176c <HAL_SPI_Transmit>
	CS_1();
 800b222:	2201      	movs	r2, #1
 800b224:	2110      	movs	r1, #16
 800b226:	4803      	ldr	r0, [pc, #12]	; (800b234 <writeCMD+0x38>)
 800b228:	f004 fc48 	bl	800fabc <HAL_GPIO_WritePin>
}
 800b22c:	bf00      	nop
 800b22e:	3710      	adds	r7, #16
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}
 800b234:	40020000 	.word	0x40020000
 800b238:	200187a4 	.word	0x200187a4

0800b23c <setDataRate>:
*	parameter: pga
*	The return value: None
*********************************************************************************************************
*/
void setDataRate(uint8_t drate)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	4603      	mov	r3, r0
 800b244:	71fb      	strb	r3, [r7, #7]
	writeByteToReg(REG_DRATE,drate);
 800b246:	79fb      	ldrb	r3, [r7, #7]
 800b248:	4619      	mov	r1, r3
 800b24a:	2003      	movs	r0, #3
 800b24c:	f000 f804 	bl	800b258 <writeByteToReg>
}
 800b250:	bf00      	nop
 800b252:	3708      	adds	r7, #8
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <writeByteToReg>:
*	parameter: register ID
*	The return value:
*********************************************************************************************************
*/
void writeByteToReg(uint8_t registerID, uint8_t value)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	4603      	mov	r3, r0
 800b260:	460a      	mov	r2, r1
 800b262:	71fb      	strb	r3, [r7, #7]
 800b264:	4613      	mov	r3, r2
 800b266:	71bb      	strb	r3, [r7, #6]
	uint8_t Txbuffer[3];
	Txbuffer[0] = CMD_WREG | registerID;
 800b268:	79fb      	ldrb	r3, [r7, #7]
 800b26a:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800b26e:	b2db      	uxtb	r3, r3
 800b270:	733b      	strb	r3, [r7, #12]
	Txbuffer[1] = 0x00;
 800b272:	2300      	movs	r3, #0
 800b274:	737b      	strb	r3, [r7, #13]
	Txbuffer[2] = value;
 800b276:	79bb      	ldrb	r3, [r7, #6]
 800b278:	73bb      	strb	r3, [r7, #14]
	CS_0();
 800b27a:	2200      	movs	r2, #0
 800b27c:	2110      	movs	r1, #16
 800b27e:	4809      	ldr	r0, [pc, #36]	; (800b2a4 <writeByteToReg+0x4c>)
 800b280:	f004 fc1c 	bl	800fabc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,3,100);
 800b284:	f107 010c 	add.w	r1, r7, #12
 800b288:	2364      	movs	r3, #100	; 0x64
 800b28a:	2203      	movs	r2, #3
 800b28c:	4806      	ldr	r0, [pc, #24]	; (800b2a8 <writeByteToReg+0x50>)
 800b28e:	f006 fa6d 	bl	801176c <HAL_SPI_Transmit>
	/*
	send8bit(CMD_WREG | registerID);		//1syt byte: address of the first register to write
	send8bit(0x00);							//2nd byte: number of byte to write = 1.
	send8bit(value);						//3rd byte: value to write to register
	*/
	CS_1();
 800b292:	2201      	movs	r2, #1
 800b294:	2110      	movs	r1, #16
 800b296:	4803      	ldr	r0, [pc, #12]	; (800b2a4 <writeByteToReg+0x4c>)
 800b298:	f004 fc10 	bl	800fabc <HAL_GPIO_WritePin>

}
 800b29c:	bf00      	nop
 800b29e:	3710      	adds	r7, #16
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	40020000 	.word	0x40020000
 800b2a8:	200187a4 	.word	0x200187a4

0800b2ac <setPGA>:
*	parameter: pga
*	The return value: None
*********************************************************************************************************
*/
void setPGA(uint8_t pga)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	71fb      	strb	r3, [r7, #7]
	writeByteToReg(REG_ADCON,pga);
 800b2b6:	79fb      	ldrb	r3, [r7, #7]
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	2002      	movs	r0, #2
 800b2bc:	f7ff ffcc 	bl	800b258 <writeByteToReg>
}
 800b2c0:	bf00      	nop
 800b2c2:	3708      	adds	r7, #8
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}

0800b2c8 <waitDRDY>:
*	parameter: data
*	The return value: None
*********************************************************************************************************
*/
void waitDRDY(void)
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b082      	sub	sp, #8
 800b2cc:	af00      	add	r7, sp, #0
	uint32_t i;
		for (i = 0; i < 40000000; i++){
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	607b      	str	r3, [r7, #4]
 800b2d2:	e009      	b.n	800b2e8 <waitDRDY+0x20>
			if (DRDY_IS_LOW()){
 800b2d4:	2108      	movs	r1, #8
 800b2d6:	4809      	ldr	r0, [pc, #36]	; (800b2fc <waitDRDY+0x34>)
 800b2d8:	f004 fbd8 	bl	800fa8c <HAL_GPIO_ReadPin>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d007      	beq.n	800b2f2 <waitDRDY+0x2a>
		for (i = 0; i < 40000000; i++){
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	607b      	str	r3, [r7, #4]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	4a05      	ldr	r2, [pc, #20]	; (800b300 <waitDRDY+0x38>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d9f1      	bls.n	800b2d4 <waitDRDY+0xc>
				break;
			}
		}
}
 800b2f0:	e000      	b.n	800b2f4 <waitDRDY+0x2c>
				break;
 800b2f2:	bf00      	nop
}
 800b2f4:	bf00      	nop
 800b2f6:	3708      	adds	r7, #8
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	40020000 	.word	0x40020000
 800b300:	026259ff 	.word	0x026259ff

0800b304 <readChipID>:
*	parameter:
*	The return value: val
*********************************************************************************************************
*/
uint8_t readChipID(void)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b082      	sub	sp, #8
 800b308:	af00      	add	r7, sp, #0
	waitDRDY();
 800b30a:	f7ff ffdd 	bl	800b2c8 <waitDRDY>
	volatile uint8_t id = readByteFromReg(REG_STATUS);
 800b30e:	2000      	movs	r0, #0
 800b310:	f000 f820 	bl	800b354 <readByteFromReg>
 800b314:	4603      	mov	r3, r0
 800b316:	71fb      	strb	r3, [r7, #7]
	return (id >> 4);
 800b318:	79fb      	ldrb	r3, [r7, #7]
 800b31a:	b2db      	uxtb	r3, r3
 800b31c:	091b      	lsrs	r3, r3, #4
 800b31e:	b2db      	uxtb	r3, r3
}
 800b320:	4618      	mov	r0, r3
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <receive8bit>:
*	parameter: data
*	The return value: NULL
*********************************************************************************************************
*/
uint8_t receive8bit(void)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af02      	add	r7, sp, #8
	HAL_SPI_Transmit(&hspi1, TXbuffer ,1,50);
	HAL_SPI_Receive(&hspi1, RXbuffer ,1,50);

	return RXbuffer[0];
	*/
	uint8_t send_data = 0xff;
 800b32e:	23ff      	movs	r3, #255	; 0xff
 800b330:	71fb      	strb	r3, [r7, #7]
	uint8_t read = 0;
 800b332:	2300      	movs	r3, #0
 800b334:	71bb      	strb	r3, [r7, #6]
	HAL_SPI_TransmitReceive(&hspi1,&send_data,&read,1,50);
 800b336:	1dba      	adds	r2, r7, #6
 800b338:	1df9      	adds	r1, r7, #7
 800b33a:	2332      	movs	r3, #50	; 0x32
 800b33c:	9300      	str	r3, [sp, #0]
 800b33e:	2301      	movs	r3, #1
 800b340:	4803      	ldr	r0, [pc, #12]	; (800b350 <receive8bit+0x28>)
 800b342:	f006 fb79 	bl	8011a38 <HAL_SPI_TransmitReceive>
	return read;
 800b346:	79bb      	ldrb	r3, [r7, #6]



}
 800b348:	4618      	mov	r0, r3
 800b34a:	3708      	adds	r7, #8
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}
 800b350:	200187a4 	.word	0x200187a4

0800b354 <readByteFromReg>:
*	parameter: register ID
*	The return value:
*********************************************************************************************************
*/
uint8_t readByteFromReg(uint8_t registerID)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	4603      	mov	r3, r0
 800b35c:	71fb      	strb	r3, [r7, #7]
	uint8_t TXbuffer[2];
	TXbuffer[0] = CMD_RREG | registerID;
 800b35e:	79fb      	ldrb	r3, [r7, #7]
 800b360:	f043 0310 	orr.w	r3, r3, #16
 800b364:	b2db      	uxtb	r3, r3
 800b366:	733b      	strb	r3, [r7, #12]
	TXbuffer[1] = 0x00;
 800b368:	2300      	movs	r3, #0
 800b36a:	737b      	strb	r3, [r7, #13]
	CS_0();
 800b36c:	2200      	movs	r2, #0
 800b36e:	2110      	movs	r1, #16
 800b370:	480d      	ldr	r0, [pc, #52]	; (800b3a8 <readByteFromReg+0x54>)
 800b372:	f004 fba3 	bl	800fabc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, TXbuffer ,2,50);
 800b376:	f107 010c 	add.w	r1, r7, #12
 800b37a:	2332      	movs	r3, #50	; 0x32
 800b37c:	2202      	movs	r2, #2
 800b37e:	480b      	ldr	r0, [pc, #44]	; (800b3ac <readByteFromReg+0x58>)
 800b380:	f006 f9f4 	bl	801176c <HAL_SPI_Transmit>
	delay_us(10);
 800b384:	200a      	movs	r0, #10
 800b386:	f000 fe11 	bl	800bfac <delay_us>
	uint8_t read = receive8bit();
 800b38a:	f7ff ffcd 	bl	800b328 <receive8bit>
 800b38e:	4603      	mov	r3, r0
 800b390:	73fb      	strb	r3, [r7, #15]
	CS_1();
 800b392:	2201      	movs	r2, #1
 800b394:	2110      	movs	r1, #16
 800b396:	4804      	ldr	r0, [pc, #16]	; (800b3a8 <readByteFromReg+0x54>)
 800b398:	f004 fb90 	bl	800fabc <HAL_GPIO_WritePin>

	return read;
 800b39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	40020000 	.word	0x40020000
 800b3ac:	200187a4 	.word	0x200187a4

0800b3b0 <setBuffer>:
*	parameter: bool val
*	The return value: val
*********************************************************************************************************
*/
void setBuffer(void)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b082      	sub	sp, #8
 800b3b4:	af00      	add	r7, sp, #0
	uint8_t val = 1;
 800b3b6:	2301      	movs	r3, #1
 800b3b8:	71fb      	strb	r3, [r7, #7]
	uint8_t Txbuffer[2];
	Txbuffer[0] = CMD_WREG | REG_STATUS;
 800b3ba:	2350      	movs	r3, #80	; 0x50
 800b3bc:	713b      	strb	r3, [r7, #4]
	Txbuffer[1] = (0 <<3) | (1 << 2) | (val << 1);
 800b3be:	79fb      	ldrb	r3, [r7, #7]
 800b3c0:	005b      	lsls	r3, r3, #1
 800b3c2:	b25b      	sxtb	r3, r3
 800b3c4:	f043 0304 	orr.w	r3, r3, #4
 800b3c8:	b25b      	sxtb	r3, r3
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	717b      	strb	r3, [r7, #5]

	CS_0();
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	2110      	movs	r1, #16
 800b3d2:	4809      	ldr	r0, [pc, #36]	; (800b3f8 <setBuffer+0x48>)
 800b3d4:	f004 fb72 	bl	800fabc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, Txbuffer ,2,50);
 800b3d8:	1d39      	adds	r1, r7, #4
 800b3da:	2332      	movs	r3, #50	; 0x32
 800b3dc:	2202      	movs	r2, #2
 800b3de:	4807      	ldr	r0, [pc, #28]	; (800b3fc <setBuffer+0x4c>)
 800b3e0:	f006 f9c4 	bl	801176c <HAL_SPI_Transmit>
	//send8bit(CMD_WREG | REG_STATUS);
	//send8bit((0 <<3) | (1 << 2) | (val << 1));
	CS_1();
 800b3e4:	2201      	movs	r2, #1
 800b3e6:	2110      	movs	r1, #16
 800b3e8:	4803      	ldr	r0, [pc, #12]	; (800b3f8 <setBuffer+0x48>)
 800b3ea:	f004 fb67 	bl	800fabc <HAL_GPIO_WritePin>
}
 800b3ee:	bf00      	nop
 800b3f0:	3708      	adds	r7, #8
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
 800b3f6:	bf00      	nop
 800b3f8:	40020000 	.word	0x40020000
 800b3fc:	200187a4 	.word	0x200187a4

0800b400 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800b400:	b480      	push	{r7}
 800b402:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800b404:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800b408:	4b05      	ldr	r3, [pc, #20]	; (800b420 <__NVIC_SystemReset+0x20>)
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800b410:	4903      	ldr	r1, [pc, #12]	; (800b420 <__NVIC_SystemReset+0x20>)
 800b412:	4b04      	ldr	r3, [pc, #16]	; (800b424 <__NVIC_SystemReset+0x24>)
 800b414:	4313      	orrs	r3, r2
 800b416:	60cb      	str	r3, [r1, #12]
 800b418:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800b41c:	bf00      	nop
 800b41e:	e7fd      	b.n	800b41c <__NVIC_SystemReset+0x1c>
 800b420:	e000ed00 	.word	0xe000ed00
 800b424:	05fa0004 	.word	0x05fa0004

0800b428 <BLE_USART>:

/* Private variables ---------------------------------------------------------*/


void BLE_USART(UART_HandleTypeDef *huart, Sv *sendpData )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	ed2d 8b10 	vpush	{d8-d15}
 800b42e:	b0a6      	sub	sp, #152	; 0x98
 800b430:	af22      	add	r7, sp, #136	; 0x88
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]

	if( USARTBLE.IAPflag == 1)
 800b436:	4b7a      	ldr	r3, [pc, #488]	; (800b620 <BLE_USART+0x1f8>)
 800b438:	785b      	ldrb	r3, [r3, #1]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d008      	beq.n	800b450 <BLE_USART+0x28>
	{
		USARTBLE.sendflag =0;
 800b43e:	4b78      	ldr	r3, [pc, #480]	; (800b620 <BLE_USART+0x1f8>)
 800b440:	2200      	movs	r2, #0
 800b442:	701a      	strb	r2, [r3, #0]
		TM_DelayMillis(1000);
 800b444:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b448:	f000 fe08 	bl	800c05c <TM_DelayMillis>
		NVIC_SystemReset();
 800b44c:	f7ff ffd8 	bl	800b400 <__NVIC_SystemReset>

	}
	if(USARTBLE.sendflag ==1)
 800b450:	4b73      	ldr	r3, [pc, #460]	; (800b620 <BLE_USART+0x1f8>)
 800b452:	781b      	ldrb	r3, [r3, #0]
 800b454:	2b00      	cmp	r3, #0
 800b456:	f000 80dc 	beq.w	800b612 <BLE_USART+0x1ea>
	{

		//2021/0201/George
		//TODO : BLE transmission parameter number3 from var to min and
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800b460:	ed9f 7a70 	vldr	s14, [pc, #448]	; 800b624 <BLE_USART+0x1fc>
 800b464:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b468:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800b472:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 800b624 <BLE_USART+0x1fc>
 800b476:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b47a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
					sendpData->Statistic_DisplacementOvall,sendpData->Statistic_max*1000,sendpData->Statistic_min*1000,sendpData->Statistic_p2p*1000,
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b484:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
					sendpData->Statistic_DisplacementOvall,sendpData->Statistic_max*1000,sendpData->Statistic_min*1000,sendpData->Statistic_p2p*1000,
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	edd3 7a00 	vldr	s15, [r3]
 800b48e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800b624 <BLE_USART+0x1fc>
 800b492:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b496:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
					sendpData->Statistic_DisplacementOvall,sendpData->Statistic_max*1000,sendpData->Statistic_min*1000,sendpData->Statistic_p2p*1000,
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	edd3 7a01 	vldr	s15, [r3, #4]
 800b4a0:	ed9f 7a60 	vldr	s14, [pc, #384]	; 800b624 <BLE_USART+0x1fc>
 800b4a4:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b4a8:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
					sendpData->Statistic_DisplacementOvall,sendpData->Statistic_max*1000,sendpData->Statistic_min*1000,sendpData->Statistic_p2p*1000,
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	edd3 7a06 	vldr	s15, [r3, #24]
 800b4b2:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 800b624 <BLE_USART+0x1fc>
 800b4b6:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b4ba:	eeb7 1ae7 	vcvt.f64.f32	d1, s15
					sendpData->Statistic_var*1000,sendpData->Statistic_mean*1000,sendpData->Statistic_crestFactor*1000,
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	edd3 7a02 	vldr	s15, [r3, #8]
 800b4c4:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800b624 <BLE_USART+0x1fc>
 800b4c8:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b4cc:	eeb7 0ae7 	vcvt.f64.f32	d0, s15
					sendpData->Statistic_var*1000,sendpData->Statistic_mean*1000,sendpData->Statistic_crestFactor*1000,
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	edd3 7a04 	vldr	s15, [r3, #16]
 800b4d6:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800b624 <BLE_USART+0x1fc>
 800b4da:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b4de:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
					sendpData->Statistic_var*1000,sendpData->Statistic_mean*1000,sendpData->Statistic_crestFactor*1000,
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	edd3 7a07 	vldr	s15, [r3, #28]
 800b4e8:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800b624 <BLE_USART+0x1fc>
 800b4ec:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b4f0:	eeb7 9ae7 	vcvt.f64.f32	d9, s15
					sendpData->Statistic_kurtosis*1000, sendpData->Statistic_skewness*1000,
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	edd3 7a08 	vldr	s15, [r3, #32]
 800b4fa:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800b624 <BLE_USART+0x1fc>
 800b4fe:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b502:	eeb7 aae7 	vcvt.f64.f32	d10, s15
					sendpData->Statistic_kurtosis*1000, sendpData->Statistic_skewness*1000,
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800b50c:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800b624 <BLE_USART+0x1fc>
 800b510:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b514:	eeb7 bae7 	vcvt.f64.f32	d11, s15
					statistic_value.Statistic_FreqPeak[0]*1000,statistic_value.Statistic_FreqPeak[1]*1000,statistic_value.Statistic_FreqPeak[2]*1000,
 800b518:	4b43      	ldr	r3, [pc, #268]	; (800b628 <BLE_USART+0x200>)
 800b51a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800b51e:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800b624 <BLE_USART+0x1fc>
 800b522:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b526:	eeb7 cae7 	vcvt.f64.f32	d12, s15
					statistic_value.Statistic_FreqPeak[0]*1000,statistic_value.Statistic_FreqPeak[1]*1000,statistic_value.Statistic_FreqPeak[2]*1000,
 800b52a:	4b3f      	ldr	r3, [pc, #252]	; (800b628 <BLE_USART+0x200>)
 800b52c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800b530:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800b624 <BLE_USART+0x1fc>
 800b534:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b538:	eeb7 dae7 	vcvt.f64.f32	d13, s15
					statistic_value.Statistic_FreqPeak[0]*1000,statistic_value.Statistic_FreqPeak[1]*1000,statistic_value.Statistic_FreqPeak[2]*1000,
 800b53c:	4b3a      	ldr	r3, [pc, #232]	; (800b628 <BLE_USART+0x200>)
 800b53e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800b542:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800b624 <BLE_USART+0x1fc>
 800b546:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b54a:	eeb7 eae7 	vcvt.f64.f32	d14, s15
					statistic_value.Statistic_VeloccityFreqPeak[0]*1000,statistic_value.Statistic_VeloccityFreqPeak[1]*1000,statistic_value.Statistic_VeloccityFreqPeak[2]*1000);
 800b54e:	4b36      	ldr	r3, [pc, #216]	; (800b628 <BLE_USART+0x200>)
 800b550:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800b554:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800b624 <BLE_USART+0x1fc>
 800b558:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b55c:	eeb7 fae7 	vcvt.f64.f32	d15, s15
					statistic_value.Statistic_VeloccityFreqPeak[0]*1000,statistic_value.Statistic_VeloccityFreqPeak[1]*1000,statistic_value.Statistic_VeloccityFreqPeak[2]*1000);
 800b560:	4b31      	ldr	r3, [pc, #196]	; (800b628 <BLE_USART+0x200>)
 800b562:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800b566:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800b624 <BLE_USART+0x1fc>
 800b56a:	ee67 7a87 	vmul.f32	s15, s15, s14
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b56e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b572:	ed87 7b00 	vstr	d7, [r7]
					statistic_value.Statistic_VeloccityFreqPeak[0]*1000,statistic_value.Statistic_VeloccityFreqPeak[1]*1000,statistic_value.Statistic_VeloccityFreqPeak[2]*1000);
 800b576:	4b2c      	ldr	r3, [pc, #176]	; (800b628 <BLE_USART+0x200>)
 800b578:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 800b57c:	eddf 7a29 	vldr	s15, [pc, #164]	; 800b624 <BLE_USART+0x1fc>
 800b580:	ee67 7a27 	vmul.f32	s15, s14, s15
		snprintf_(USARTBLE.buffer, 128 , "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f", sendpData->Statistic_FreqOvall*1000,sendpData->Statistic_SpeedOvall*1000,
 800b584:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b588:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 800b58c:	ed97 7b00 	vldr	d7, [r7]
 800b590:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 800b594:	ed8d fb1c 	vstr	d15, [sp, #112]	; 0x70
 800b598:	ed8d eb1a 	vstr	d14, [sp, #104]	; 0x68
 800b59c:	ed8d db18 	vstr	d13, [sp, #96]	; 0x60
 800b5a0:	ed8d cb16 	vstr	d12, [sp, #88]	; 0x58
 800b5a4:	ed8d bb14 	vstr	d11, [sp, #80]	; 0x50
 800b5a8:	ed8d ab12 	vstr	d10, [sp, #72]	; 0x48
 800b5ac:	ed8d 9b10 	vstr	d9, [sp, #64]	; 0x40
 800b5b0:	ed8d 8b0e 	vstr	d8, [sp, #56]	; 0x38
 800b5b4:	ed8d 0b0c 	vstr	d0, [sp, #48]	; 0x30
 800b5b8:	ed8d 1b0a 	vstr	d1, [sp, #40]	; 0x28
 800b5bc:	ed8d 2b08 	vstr	d2, [sp, #32]
 800b5c0:	ed8d 3b06 	vstr	d3, [sp, #24]
 800b5c4:	ed8d 4b04 	vstr	d4, [sp, #16]
 800b5c8:	ed8d 5b02 	vstr	d5, [sp, #8]
 800b5cc:	ed8d 6b00 	vstr	d6, [sp]
 800b5d0:	4a16      	ldr	r2, [pc, #88]	; (800b62c <BLE_USART+0x204>)
 800b5d2:	2180      	movs	r1, #128	; 0x80
 800b5d4:	4816      	ldr	r0, [pc, #88]	; (800b630 <BLE_USART+0x208>)
 800b5d6:	f003 f965 	bl	800e8a4 <snprintf_>

		USARTBLE.bufferSize = min_(APP_BUFFER_SIZE, strlen(USARTBLE.buffer));
 800b5da:	4815      	ldr	r0, [pc, #84]	; (800b630 <BLE_USART+0x208>)
 800b5dc:	f7fc fe90 	bl	8008300 <strlen>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	2b80      	cmp	r3, #128	; 0x80
 800b5e4:	d804      	bhi.n	800b5f0 <BLE_USART+0x1c8>
 800b5e6:	4812      	ldr	r0, [pc, #72]	; (800b630 <BLE_USART+0x208>)
 800b5e8:	f7fc fe8a 	bl	8008300 <strlen>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	e000      	b.n	800b5f2 <BLE_USART+0x1ca>
 800b5f0:	2380      	movs	r3, #128	; 0x80
 800b5f2:	4a0b      	ldr	r2, [pc, #44]	; (800b620 <BLE_USART+0x1f8>)
 800b5f4:	f8c2 3224 	str.w	r3, [r2, #548]	; 0x224

		if(HAL_UART_Transmit_DMA(huart, USARTBLE.buffer, USARTBLE.bufferSize)==HAL_OK)
 800b5f8:	4b09      	ldr	r3, [pc, #36]	; (800b620 <BLE_USART+0x1f8>)
 800b5fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800b5fe:	b29b      	uxth	r3, r3
 800b600:	461a      	mov	r2, r3
 800b602:	490b      	ldr	r1, [pc, #44]	; (800b630 <BLE_USART+0x208>)
 800b604:	68f8      	ldr	r0, [r7, #12]
 800b606:	f007 f917 	bl	8012838 <HAL_UART_Transmit_DMA>
 800b60a:	4603      	mov	r3, r0
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d100      	bne.n	800b612 <BLE_USART+0x1ea>
		{
			__NOP();
 800b610:	bf00      	nop
		}

	}
}
 800b612:	bf00      	nop
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	ecbd 8b10 	vpop	{d8-d15}
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	200104e0 	.word	0x200104e0
 800b624:	447a0000 	.word	0x447a0000
 800b628:	200080e8 	.word	0x200080e8
 800b62c:	08016e58 	.word	0x08016e58
 800b630:	20010580 	.word	0x20010580

0800b634 <checkBLECommandFromBLEGateway>:

_Bool checkBLECommandFromBLEGateway(char * BLEcommand,char * index, int len)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b086      	sub	sp, #24
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	607a      	str	r2, [r7, #4]
	if(strlen(BLEcommand) > 0)
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	781b      	ldrb	r3, [r3, #0]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d011      	beq.n	800b66c <checkBLECommandFromBLEGateway+0x38>
	{
		   //Test 比對 function
	   char * pch;
	   /* 找尋 simple 字串 */
	   pch = strstr (BLEcommand,index);
 800b648:	68b9      	ldr	r1, [r7, #8]
 800b64a:	68f8      	ldr	r0, [r7, #12]
 800b64c:	f00a fd4d 	bl	80160ea <strstr>
 800b650:	6178      	str	r0, [r7, #20]
	   if(strncmp(pch, index, len) == 0) {
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	461a      	mov	r2, r3
 800b656:	68b9      	ldr	r1, [r7, #8]
 800b658:	6978      	ldr	r0, [r7, #20]
 800b65a:	f00a fd34 	bl	80160c6 <strncmp>
 800b65e:	4603      	mov	r3, r0
 800b660:	2b00      	cmp	r3, #0
 800b662:	d101      	bne.n	800b668 <checkBLECommandFromBLEGateway+0x34>
		   return true;
 800b664:	2301      	movs	r3, #1
 800b666:	e002      	b.n	800b66e <checkBLECommandFromBLEGateway+0x3a>
	   }
	   else
	   {
		   return false;
 800b668:	2300      	movs	r3, #0
 800b66a:	e000      	b.n	800b66e <checkBLECommandFromBLEGateway+0x3a>

	}
	else
	{

		return false;
 800b66c:	2300      	movs	r3, #0
	}

}
 800b66e:	4618      	mov	r0, r3
 800b670:	3718      	adds	r7, #24
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
	...

0800b678 <Initial_AllStatisticValue>:


//2021/0201/George
//TODO: Reset All parameter
void Initial_AllStatisticValue()
{
 800b678:	b480      	push	{r7}
 800b67a:	af00      	add	r7, sp, #0
	statistic_value.Statistic_max = 0;
 800b67c:	4b33      	ldr	r3, [pc, #204]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b67e:	f04f 0200 	mov.w	r2, #0
 800b682:	601a      	str	r2, [r3, #0]
	statistic_value.Statistic_min = 0;
 800b684:	4b31      	ldr	r3, [pc, #196]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b686:	f04f 0200 	mov.w	r2, #0
 800b68a:	605a      	str	r2, [r3, #4]
	statistic_value.Statistic_var = 0;
 800b68c:	4b2f      	ldr	r3, [pc, #188]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b68e:	f04f 0200 	mov.w	r2, #0
 800b692:	609a      	str	r2, [r3, #8]
	statistic_value.Statistic_rms = 0;
 800b694:	4b2d      	ldr	r3, [pc, #180]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b696:	f04f 0200 	mov.w	r2, #0
 800b69a:	60da      	str	r2, [r3, #12]
	statistic_value.Statistic_mean = 0;
 800b69c:	4b2b      	ldr	r3, [pc, #172]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b69e:	f04f 0200 	mov.w	r2, #0
 800b6a2:	611a      	str	r2, [r3, #16]
	statistic_value.Statistic_std = 0;
 800b6a4:	4b29      	ldr	r3, [pc, #164]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6a6:	f04f 0200 	mov.w	r2, #0
 800b6aa:	615a      	str	r2, [r3, #20]
	statistic_value.Statistic_crestFactor = 0;
 800b6ac:	4b27      	ldr	r3, [pc, #156]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6ae:	f04f 0200 	mov.w	r2, #0
 800b6b2:	61da      	str	r2, [r3, #28]
	statistic_value.Statistic_kurtosis = 0;
 800b6b4:	4b25      	ldr	r3, [pc, #148]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6b6:	f04f 0200 	mov.w	r2, #0
 800b6ba:	621a      	str	r2, [r3, #32]
	statistic_value.Statistic_skewness = 0;
 800b6bc:	4b23      	ldr	r3, [pc, #140]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6be:	f04f 0200 	mov.w	r2, #0
 800b6c2:	625a      	str	r2, [r3, #36]	; 0x24
	statistic_value.Statistic_FreqOvall = 0;
 800b6c4:	4b21      	ldr	r3, [pc, #132]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6c6:	f04f 0200 	mov.w	r2, #0
 800b6ca:	629a      	str	r2, [r3, #40]	; 0x28
	statistic_value.Statistic_SpeedOvall = 0;
 800b6cc:	4b1f      	ldr	r3, [pc, #124]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6ce:	f04f 0200 	mov.w	r2, #0
 800b6d2:	62da      	str	r2, [r3, #44]	; 0x2c



	statistic_value.Statistic_max_Temp = 0;
 800b6d4:	4b1d      	ldr	r3, [pc, #116]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6d6:	f04f 0200 	mov.w	r2, #0
 800b6da:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	statistic_value.Statistic_min_Temp = 0;
 800b6de:	4b1b      	ldr	r3, [pc, #108]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6e0:	f04f 0200 	mov.w	r2, #0
 800b6e4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	statistic_value.Statistic_var_Temp = 0;
 800b6e8:	4b18      	ldr	r3, [pc, #96]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6ea:	f04f 0200 	mov.w	r2, #0
 800b6ee:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	statistic_value.Statistic_rms_Temp = 0;
 800b6f2:	4b16      	ldr	r3, [pc, #88]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6f4:	f04f 0200 	mov.w	r2, #0
 800b6f8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	statistic_value.Statistic_mean_Temp = 0;
 800b6fc:	4b13      	ldr	r3, [pc, #76]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b6fe:	f04f 0200 	mov.w	r2, #0
 800b702:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	statistic_value.Statistic_std_Temp = 0;
 800b706:	4b11      	ldr	r3, [pc, #68]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b708:	f04f 0200 	mov.w	r2, #0
 800b70c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	statistic_value.Statistic_crestFactor_Temp = 0;
 800b710:	4b0e      	ldr	r3, [pc, #56]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b712:	f04f 0200 	mov.w	r2, #0
 800b716:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	statistic_value.Statistic_kurtosis_Temp = 0;
 800b71a:	4b0c      	ldr	r3, [pc, #48]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b71c:	f04f 0200 	mov.w	r2, #0
 800b720:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	statistic_value.Statistic_skewness_Temp = 0;
 800b724:	4b09      	ldr	r3, [pc, #36]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b726:	f04f 0200 	mov.w	r2, #0
 800b72a:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	statistic_value.Statistic_FreqOvall_Temp = 0;
 800b72e:	4b07      	ldr	r3, [pc, #28]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b730:	f04f 0200 	mov.w	r2, #0
 800b734:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	statistic_value.Statistic_SpeedOvall_Temp = 0;
 800b738:	4b04      	ldr	r3, [pc, #16]	; (800b74c <Initial_AllStatisticValue+0xd4>)
 800b73a:	f04f 0200 	mov.w	r2, #0
 800b73e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

}
 800b742:	bf00      	nop
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr
 800b74c:	200080e8 	.word	0x200080e8

0800b750 <Calculate_FreqBandRMS>:


void Calculate_FreqBandRMS(float *x,  FreqMaxMin * FreqMaxMin , int8_t freq_index)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b08e      	sub	sp, #56	; 0x38
 800b754:	af00      	add	r7, sp, #0
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	4613      	mov	r3, r2
 800b75c:	71fb      	strb	r3, [r7, #7]
	if(FreqMaxMin->Max != 0)
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	2b00      	cmp	r3, #0
 800b764:	f000 80f3 	beq.w	800b94e <Calculate_FreqBandRMS+0x1fe>
	{

		int dataRate = 15000;
 800b768:	f643 2398 	movw	r3, #15000	; 0x3a98
 800b76c:	627b      	str	r3, [r7, #36]	; 0x24
		float frequencyResolution = dataRate/(float)fftSize;
 800b76e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b770:	ee07 3a90 	vmov	s15, r3
 800b774:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b778:	4b7b      	ldr	r3, [pc, #492]	; (800b968 <Calculate_FreqBandRMS+0x218>)
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	ee07 3a90 	vmov	s15, r3
 800b780:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b784:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b788:	edc7 7a08 	vstr	s15, [r7, #32]
		float accelerationRMS = 0;
 800b78c:	f04f 0300 	mov.w	r3, #0
 800b790:	61fb      	str	r3, [r7, #28]

		float parseRangeMax = FreqMaxMin->Max / frequencyResolution;
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	ee07 3a90 	vmov	s15, r3
 800b79a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b79e:	ed97 7a08 	vldr	s14, [r7, #32]
 800b7a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7a6:	edc7 7a06 	vstr	s15, [r7, #24]
		float parseRangeMin = FreqMaxMin->Min / frequencyResolution;
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	ee07 3a90 	vmov	s15, r3
 800b7b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800b7b6:	ed97 7a08 	vldr	s14, [r7, #32]
 800b7ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b7be:	edc7 7a05 	vstr	s15, [r7, #20]
		float ParsevalFftPower = 0;
 800b7c2:	f04f 0300 	mov.w	r3, #0
 800b7c6:	637b      	str	r3, [r7, #52]	; 0x34
		float velocityPower = 0;
 800b7c8:	f04f 0300 	mov.w	r3, #0
 800b7cc:	633b      	str	r3, [r7, #48]	; 0x30
		float velocityRMS = 0;
 800b7ce:	f04f 0300 	mov.w	r3, #0
 800b7d2:	613b      	str	r3, [r7, #16]

		for(int i = (int)parseRangeMin; i<(int)parseRangeMax; i++)
 800b7d4:	edd7 7a05 	vldr	s15, [r7, #20]
 800b7d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b7dc:	ee17 3a90 	vmov	r3, s15
 800b7e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b7e2:	e016      	b.n	800b812 <Calculate_FreqBandRMS+0xc2>
		{
			ParsevalFftPower += x[i] * x[i];
 800b7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	68fa      	ldr	r2, [r7, #12]
 800b7ea:	4413      	add	r3, r2
 800b7ec:	ed93 7a00 	vldr	s14, [r3]
 800b7f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7f2:	009b      	lsls	r3, r3, #2
 800b7f4:	68fa      	ldr	r2, [r7, #12]
 800b7f6:	4413      	add	r3, r2
 800b7f8:	edd3 7a00 	vldr	s15, [r3]
 800b7fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b800:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800b804:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b808:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		for(int i = (int)parseRangeMin; i<(int)parseRangeMax; i++)
 800b80c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b80e:	3301      	adds	r3, #1
 800b810:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b812:	edd7 7a06 	vldr	s15, [r7, #24]
 800b816:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b81a:	ee17 2a90 	vmov	r2, s15
 800b81e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b820:	4293      	cmp	r3, r2
 800b822:	dbdf      	blt.n	800b7e4 <Calculate_FreqBandRMS+0x94>
		}

		//2021/03/09/George/Velocity target RMS
		for(int i = (int)parseRangeMin; i<(int)parseRangeMax; i++)
 800b824:	edd7 7a05 	vldr	s15, [r7, #20]
 800b828:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b82c:	ee17 3a90 	vmov	r3, s15
 800b830:	62bb      	str	r3, [r7, #40]	; 0x28
 800b832:	e049      	b.n	800b8c8 <Calculate_FreqBandRMS+0x178>
		{

			if(i ==0)
 800b834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b836:	2b00      	cmp	r3, #0
 800b838:	d10a      	bne.n	800b850 <Calculate_FreqBandRMS+0x100>
			{
				x[i] = x[i];
 800b83a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b83c:	009b      	lsls	r3, r3, #2
 800b83e:	68fa      	ldr	r2, [r7, #12]
 800b840:	441a      	add	r2, r3
 800b842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b844:	009b      	lsls	r3, r3, #2
 800b846:	68f9      	ldr	r1, [r7, #12]
 800b848:	440b      	add	r3, r1
 800b84a:	6812      	ldr	r2, [r2, #0]
 800b84c:	601a      	str	r2, [r3, #0]
 800b84e:	e024      	b.n	800b89a <Calculate_FreqBandRMS+0x14a>
			}
			else
			{
				x[i] = (x[i] * 9807) / (2 * 3.1415926 * frequencyResolution * i);
 800b850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b852:	009b      	lsls	r3, r3, #2
 800b854:	68fa      	ldr	r2, [r7, #12]
 800b856:	4413      	add	r3, r2
 800b858:	edd3 7a00 	vldr	s15, [r3]
 800b85c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800b96c <Calculate_FreqBandRMS+0x21c>
 800b860:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b864:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800b868:	edd7 7a08 	vldr	s15, [r7, #32]
 800b86c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b870:	ed9f 6b39 	vldr	d6, [pc, #228]	; 800b958 <Calculate_FreqBandRMS+0x208>
 800b874:	ee27 6b06 	vmul.f64	d6, d7, d6
 800b878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b87a:	ee07 3a90 	vmov	s15, r3
 800b87e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b882:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b886:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b88a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b88c:	009b      	lsls	r3, r3, #2
 800b88e:	68fa      	ldr	r2, [r7, #12]
 800b890:	4413      	add	r3, r2
 800b892:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b896:	edc3 7a00 	vstr	s15, [r3]

			}
			velocityPower += x[i] * x[i];
 800b89a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b89c:	009b      	lsls	r3, r3, #2
 800b89e:	68fa      	ldr	r2, [r7, #12]
 800b8a0:	4413      	add	r3, r2
 800b8a2:	ed93 7a00 	vldr	s14, [r3]
 800b8a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	68fa      	ldr	r2, [r7, #12]
 800b8ac:	4413      	add	r3, r2
 800b8ae:	edd3 7a00 	vldr	s15, [r3]
 800b8b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8b6:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800b8ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b8be:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		for(int i = (int)parseRangeMin; i<(int)parseRangeMax; i++)
 800b8c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8c4:	3301      	adds	r3, #1
 800b8c6:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8c8:	edd7 7a06 	vldr	s15, [r7, #24]
 800b8cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b8d0:	ee17 2a90 	vmov	r2, s15
 800b8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	dbac      	blt.n	800b834 <Calculate_FreqBandRMS+0xe4>
		}

		accelerationRMS = sqrt(ParsevalFftPower * 2)/4096;
 800b8da:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800b8de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b8e2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b8e6:	eeb0 0b47 	vmov.f64	d0, d7
 800b8ea:	f00a fd49 	bl	8016380 <sqrt>
 800b8ee:	eeb0 5b40 	vmov.f64	d5, d0
 800b8f2:	ed9f 6b1b 	vldr	d6, [pc, #108]	; 800b960 <Calculate_FreqBandRMS+0x210>
 800b8f6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b8fa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b8fe:	edc7 7a07 	vstr	s15, [r7, #28]

		//2021/0309/George/ Velocity RMS ans
		velocityRMS = sqrt(velocityPower * 2)/4096;
 800b902:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800b906:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b90a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b90e:	eeb0 0b47 	vmov.f64	d0, d7
 800b912:	f00a fd35 	bl	8016380 <sqrt>
 800b916:	eeb0 5b40 	vmov.f64	d5, d0
 800b91a:	ed9f 6b11 	vldr	d6, [pc, #68]	; 800b960 <Calculate_FreqBandRMS+0x210>
 800b91e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800b922:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800b926:	edc7 7a04 	vstr	s15, [r7, #16]

		statistic_value.Statistic_FreqPeak[freq_index] = accelerationRMS;
 800b92a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b92e:	4a10      	ldr	r2, [pc, #64]	; (800b970 <Calculate_FreqBandRMS+0x220>)
 800b930:	330c      	adds	r3, #12
 800b932:	009b      	lsls	r3, r3, #2
 800b934:	4413      	add	r3, r2
 800b936:	3304      	adds	r3, #4
 800b938:	69fa      	ldr	r2, [r7, #28]
 800b93a:	601a      	str	r2, [r3, #0]
		statistic_value.Statistic_VeloccityFreqPeak[freq_index] = velocityRMS;
 800b93c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b940:	4a0b      	ldr	r2, [pc, #44]	; (800b970 <Calculate_FreqBandRMS+0x220>)
 800b942:	3320      	adds	r3, #32
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	4413      	add	r3, r2
 800b948:	3304      	adds	r3, #4
 800b94a:	693a      	ldr	r2, [r7, #16]
 800b94c:	601a      	str	r2, [r3, #0]
	}
}
 800b94e:	bf00      	nop
 800b950:	3738      	adds	r7, #56	; 0x38
 800b952:	46bd      	mov	sp, r7
 800b954:	bd80      	pop	{r7, pc}
 800b956:	bf00      	nop
 800b958:	4d12d84a 	.word	0x4d12d84a
 800b95c:	401921fb 	.word	0x401921fb
 800b960:	00000000 	.word	0x00000000
 800b964:	40b00000 	.word	0x40b00000
 800b968:	2000000c 	.word	0x2000000c
 800b96c:	46193c00 	.word	0x46193c00
 800b970:	200080e8 	.word	0x200080e8

0800b974 <CalcluateMean>:
 *
 * Calculate Skewness & kurtosis
 *
 * */
float CalcluateMean(float *x, int n)
{
 800b974:	b480      	push	{r7}
 800b976:	b085      	sub	sp, #20
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
	float sum = 0;
 800b97e:	f04f 0300 	mov.w	r3, #0
 800b982:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < n; i++)
 800b984:	2300      	movs	r3, #0
 800b986:	60bb      	str	r3, [r7, #8]
 800b988:	e00e      	b.n	800b9a8 <CalcluateMean+0x34>
		sum += x[i];
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	009b      	lsls	r3, r3, #2
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	4413      	add	r3, r2
 800b992:	edd3 7a00 	vldr	s15, [r3]
 800b996:	ed97 7a03 	vldr	s14, [r7, #12]
 800b99a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b99e:	edc7 7a03 	vstr	s15, [r7, #12]
	for (int i = 0; i < n; i++)
 800b9a2:	68bb      	ldr	r3, [r7, #8]
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	60bb      	str	r3, [r7, #8]
 800b9a8:	68ba      	ldr	r2, [r7, #8]
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	dbec      	blt.n	800b98a <CalcluateMean+0x16>

	return sum / n;
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	ee07 3a90 	vmov	s15, r3
 800b9b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b9ba:	ed97 7a03 	vldr	s14, [r7, #12]
 800b9be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b9c2:	eef0 7a66 	vmov.f32	s15, s13
}
 800b9c6:	eeb0 0a67 	vmov.f32	s0, s15
 800b9ca:	3714      	adds	r7, #20
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <CalcluateMoment>:

float CalcluateMoment(float *x, int n, int m)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b088      	sub	sp, #32
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	607a      	str	r2, [r7, #4]
	float mean = CalcluateMean(x, n), sum = 0;
 800b9e0:	68b9      	ldr	r1, [r7, #8]
 800b9e2:	68f8      	ldr	r0, [r7, #12]
 800b9e4:	f7ff ffc6 	bl	800b974 <CalcluateMean>
 800b9e8:	ed87 0a05 	vstr	s0, [r7, #20]
 800b9ec:	f04f 0300 	mov.w	r3, #0
 800b9f0:	61fb      	str	r3, [r7, #28]

	for (int i = 0; i < n; i++)
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	61bb      	str	r3, [r7, #24]
 800b9f6:	e025      	b.n	800ba44 <CalcluateMoment+0x70>
		sum += pow(x[i] - mean, m);
 800b9f8:	69bb      	ldr	r3, [r7, #24]
 800b9fa:	009b      	lsls	r3, r3, #2
 800b9fc:	68fa      	ldr	r2, [r7, #12]
 800b9fe:	4413      	add	r3, r2
 800ba00:	ed93 7a00 	vldr	s14, [r3]
 800ba04:	edd7 7a05 	vldr	s15, [r7, #20]
 800ba08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ba0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	ee06 3a90 	vmov	s13, r3
 800ba16:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ba1a:	eeb0 1b46 	vmov.f64	d1, d6
 800ba1e:	eeb0 0b47 	vmov.f64	d0, d7
 800ba22:	f00a fb7d 	bl	8016120 <pow>
 800ba26:	eeb0 6b40 	vmov.f64	d6, d0
 800ba2a:	edd7 7a07 	vldr	s15, [r7, #28]
 800ba2e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800ba32:	ee36 7b07 	vadd.f64	d7, d6, d7
 800ba36:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800ba3a:	edc7 7a07 	vstr	s15, [r7, #28]
	for (int i = 0; i < n; i++)
 800ba3e:	69bb      	ldr	r3, [r7, #24]
 800ba40:	3301      	adds	r3, #1
 800ba42:	61bb      	str	r3, [r7, #24]
 800ba44:	69ba      	ldr	r2, [r7, #24]
 800ba46:	68bb      	ldr	r3, [r7, #8]
 800ba48:	429a      	cmp	r2, r3
 800ba4a:	dbd5      	blt.n	800b9f8 <CalcluateMoment+0x24>

	return sum / n;
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	ee07 3a90 	vmov	s15, r3
 800ba52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba56:	ed97 7a07 	vldr	s14, [r7, #28]
 800ba5a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800ba5e:	eef0 7a66 	vmov.f32	s15, s13
}
 800ba62:	eeb0 0a67 	vmov.f32	s0, s15
 800ba66:	3720      	adds	r7, #32
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}

0800ba6c <CalcluateVariance>:

float CalcluateVariance(float *x, int n)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b086      	sub	sp, #24
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
 800ba74:	6039      	str	r1, [r7, #0]
	float mean = CalcluateMean(x, n), sumSq = 0;
 800ba76:	6839      	ldr	r1, [r7, #0]
 800ba78:	6878      	ldr	r0, [r7, #4]
 800ba7a:	f7ff ff7b 	bl	800b974 <CalcluateMean>
 800ba7e:	ed87 0a03 	vstr	s0, [r7, #12]
 800ba82:	f04f 0300 	mov.w	r3, #0
 800ba86:	617b      	str	r3, [r7, #20]

	for (int i = 0; i < n; i++)
 800ba88:	2300      	movs	r3, #0
 800ba8a:	613b      	str	r3, [r7, #16]
 800ba8c:	e01a      	b.n	800bac4 <CalcluateVariance+0x58>
	{
		float delta = x[i] - mean;
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	009b      	lsls	r3, r3, #2
 800ba92:	687a      	ldr	r2, [r7, #4]
 800ba94:	4413      	add	r3, r2
 800ba96:	ed93 7a00 	vldr	s14, [r3]
 800ba9a:	edd7 7a03 	vldr	s15, [r7, #12]
 800ba9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800baa2:	edc7 7a02 	vstr	s15, [r7, #8]

		sumSq += delta * delta;
 800baa6:	ed97 7a02 	vldr	s14, [r7, #8]
 800baaa:	edd7 7a02 	vldr	s15, [r7, #8]
 800baae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bab2:	ed97 7a05 	vldr	s14, [r7, #20]
 800bab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800baba:	edc7 7a05 	vstr	s15, [r7, #20]
	for (int i = 0; i < n; i++)
 800babe:	693b      	ldr	r3, [r7, #16]
 800bac0:	3301      	adds	r3, #1
 800bac2:	613b      	str	r3, [r7, #16]
 800bac4:	693a      	ldr	r2, [r7, #16]
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	429a      	cmp	r2, r3
 800baca:	dbe0      	blt.n	800ba8e <CalcluateVariance+0x22>
	}

	return sumSq / (n - 1);
 800bacc:	683b      	ldr	r3, [r7, #0]
 800bace:	3b01      	subs	r3, #1
 800bad0:	ee07 3a90 	vmov	s15, r3
 800bad4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bad8:	ed97 7a05 	vldr	s14, [r7, #20]
 800badc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800bae0:	eef0 7a66 	vmov.f32	s15, s13
}
 800bae4:	eeb0 0a67 	vmov.f32	s0, s15
 800bae8:	3718      	adds	r7, #24
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}

0800baee <CalcluateStandardDeviation>:
float CalcluateStandardDeviation(float *x, int n)
{
 800baee:	b580      	push	{r7, lr}
 800baf0:	b082      	sub	sp, #8
 800baf2:	af00      	add	r7, sp, #0
 800baf4:	6078      	str	r0, [r7, #4]
 800baf6:	6039      	str	r1, [r7, #0]
	return sqrt(CalcluateVariance(x, n));
 800baf8:	6839      	ldr	r1, [r7, #0]
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f7ff ffb6 	bl	800ba6c <CalcluateVariance>
 800bb00:	eef0 7a40 	vmov.f32	s15, s0
 800bb04:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bb08:	eeb0 0b47 	vmov.f64	d0, d7
 800bb0c:	f00a fc38 	bl	8016380 <sqrt>
 800bb10:	eeb0 7b40 	vmov.f64	d7, d0
 800bb14:	eef7 7bc7 	vcvt.f32.f64	s15, d7
}
 800bb18:	eeb0 0a67 	vmov.f32	s0, s15
 800bb1c:	3708      	adds	r7, #8
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bd80      	pop	{r7, pc}

0800bb22 <Calculate_skewness>:

float Calculate_skewness(float *x, int n)
{
 800bb22:	b580      	push	{r7, lr}
 800bb24:	ed2d 8b02 	vpush	{d8}
 800bb28:	b086      	sub	sp, #24
 800bb2a:	af00      	add	r7, sp, #0
 800bb2c:	6078      	str	r0, [r7, #4]
 800bb2e:	6039      	str	r1, [r7, #0]
	// NIST definition of adjusted Fisher-Pearson
	// coefficient of skewness
	float m3 = CalcluateMoment(x, n, 3);
 800bb30:	2203      	movs	r2, #3
 800bb32:	6839      	ldr	r1, [r7, #0]
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f7ff ff4d 	bl	800b9d4 <CalcluateMoment>
 800bb3a:	ed87 0a05 	vstr	s0, [r7, #20]
	float sx = CalcluateStandardDeviation(x, n);
 800bb3e:	6839      	ldr	r1, [r7, #0]
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f7ff ffd4 	bl	800baee <CalcluateStandardDeviation>
 800bb46:	ed87 0a04 	vstr	s0, [r7, #16]
	int n1 = n - 1;
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	3b01      	subs	r3, #1
 800bb4e:	60fb      	str	r3, [r7, #12]
	float Skewness = (sqrt(n * n1) / n1) * m3 / pow(sx, 3);
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	68fa      	ldr	r2, [r7, #12]
 800bb54:	fb02 f303 	mul.w	r3, r2, r3
 800bb58:	ee07 3a90 	vmov	s15, r3
 800bb5c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bb60:	eeb0 0b47 	vmov.f64	d0, d7
 800bb64:	f00a fc0c 	bl	8016380 <sqrt>
 800bb68:	eeb0 5b40 	vmov.f64	d5, d0
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	ee07 3a90 	vmov	s15, r3
 800bb72:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bb76:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800bb7a:	edd7 7a05 	vldr	s15, [r7, #20]
 800bb7e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bb82:	ee26 8b07 	vmul.f64	d8, d6, d7
 800bb86:	edd7 7a04 	vldr	s15, [r7, #16]
 800bb8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bb8e:	eeb0 1b08 	vmov.f64	d1, #8	; 0x40400000  3.0
 800bb92:	eeb0 0b47 	vmov.f64	d0, d7
 800bb96:	f00a fac3 	bl	8016120 <pow>
 800bb9a:	eeb0 6b40 	vmov.f64	d6, d0
 800bb9e:	ee88 7b06 	vdiv.f64	d7, d8, d6
 800bba2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800bba6:	edc7 7a02 	vstr	s15, [r7, #8]

	return Skewness;
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	ee07 3a90 	vmov	s15, r3
}
 800bbb0:	eeb0 0a67 	vmov.f32	s0, s15
 800bbb4:	3718      	adds	r7, #24
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	ecbd 8b02 	vpop	{d8}
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <Calculate_kurtosis>:
float Calculate_kurtosis(float *x, int n)
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b086      	sub	sp, #24
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
 800bbc6:	6039      	str	r1, [r7, #0]
	float m2 = CalcluateMoment(x, n, 2);
 800bbc8:	2202      	movs	r2, #2
 800bbca:	6839      	ldr	r1, [r7, #0]
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f7ff ff01 	bl	800b9d4 <CalcluateMoment>
 800bbd2:	ed87 0a05 	vstr	s0, [r7, #20]
	float m4 = CalcluateMoment(x, n, 4);
 800bbd6:	2204      	movs	r2, #4
 800bbd8:	6839      	ldr	r1, [r7, #0]
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f7ff fefa 	bl	800b9d4 <CalcluateMoment>
 800bbe0:	ed87 0a04 	vstr	s0, [r7, #16]


	float Kurtosis = m4 / (m2 * m2) - 3.0;
 800bbe4:	ed97 7a05 	vldr	s14, [r7, #20]
 800bbe8:	edd7 7a05 	vldr	s15, [r7, #20]
 800bbec:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bbf0:	edd7 6a04 	vldr	s13, [r7, #16]
 800bbf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bbf8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800bbfc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc00:	edc7 7a03 	vstr	s15, [r7, #12]
    return Kurtosis;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	ee07 3a90 	vmov	s15, r3
}
 800bc0a:	eeb0 0a67 	vmov.f32	s0, s15
 800bc0e:	3718      	adds	r7, #24
 800bc10:	46bd      	mov	sp, r7
 800bc12:	bd80      	pop	{r7, pc}
 800bc14:	0000      	movs	r0, r0
	...

0800bc18 <Calculate_FreqOverAll>:

float Calculate_FreqOverAll(float *x, int n)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b090      	sub	sp, #64	; 0x40
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
	//2021/0209/George
	//Acceleration sin(2πft) integral is Velocity cos(2πft)/2πft
	//Velocity cos(2πft)/2πft integral is cos(2πft)/(2πft)^2
	float ParsevalFftPower = 0;
 800bc22:	f04f 0300 	mov.w	r3, #0
 800bc26:	63fb      	str	r3, [r7, #60]	; 0x3c
	float AccelerationRMS = 0;
 800bc28:	f04f 0300 	mov.w	r3, #0
 800bc2c:	62bb      	str	r3, [r7, #40]	; 0x28
	float velocityPower = 0;
 800bc2e:	f04f 0300 	mov.w	r3, #0
 800bc32:	63bb      	str	r3, [r7, #56]	; 0x38
	float displacementPower = 0;
 800bc34:	f04f 0300 	mov.w	r3, #0
 800bc38:	637b      	str	r3, [r7, #52]	; 0x34
	float displacementP2p = 0;
 800bc3a:	f04f 0300 	mov.w	r3, #0
 800bc3e:	613b      	str	r3, [r7, #16]
	uint32_t displacement_index = 0;
 800bc40:	2300      	movs	r3, #0
 800bc42:	60fb      	str	r3, [r7, #12]

	for(int i = 0; i<n/2; i++)
 800bc44:	2300      	movs	r3, #0
 800bc46:	633b      	str	r3, [r7, #48]	; 0x30
 800bc48:	e016      	b.n	800bc78 <Calculate_FreqOverAll+0x60>
	{
		ParsevalFftPower += x[i] * x[i];
 800bc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc4c:	009b      	lsls	r3, r3, #2
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	4413      	add	r3, r2
 800bc52:	ed93 7a00 	vldr	s14, [r3]
 800bc56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	687a      	ldr	r2, [r7, #4]
 800bc5c:	4413      	add	r3, r2
 800bc5e:	edd3 7a00 	vldr	s15, [r3]
 800bc62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc66:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800bc6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bc6e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	for(int i = 0; i<n/2; i++)
 800bc72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc74:	3301      	adds	r3, #1
 800bc76:	633b      	str	r3, [r7, #48]	; 0x30
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	da00      	bge.n	800bc80 <Calculate_FreqOverAll+0x68>
 800bc7e:	3301      	adds	r3, #1
 800bc80:	105b      	asrs	r3, r3, #1
 800bc82:	461a      	mov	r2, r3
 800bc84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc86:	4293      	cmp	r3, r2
 800bc88:	dbdf      	blt.n	800bc4a <Calculate_FreqOverAll+0x32>
	}

	int fftSize = 4096;
 800bc8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bc8e:	627b      	str	r3, [r7, #36]	; 0x24
	/*
	 * 2021/0203/George
	 * Compute Speed Ovall
	 * TODO: Improve compute fftSize to fftSize/2
	 * */
	float32_t sampleCount = 4096;
 800bc90:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 800bc94:	623b      	str	r3, [r7, #32]
	float32_t samplingRate = 15000;
 800bc96:	4b94      	ldr	r3, [pc, #592]	; (800bee8 <Calculate_FreqOverAll+0x2d0>)
 800bc98:	61fb      	str	r3, [r7, #28]
	float32_t frequencyScale = samplingRate/sampleCount;
 800bc9a:	edd7 6a07 	vldr	s13, [r7, #28]
 800bc9e:	ed97 7a08 	vldr	s14, [r7, #32]
 800bca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bca6:	edc7 7a06 	vstr	s15, [r7, #24]
	float SpeedparsevalFftPower = 0;
 800bcaa:	f04f 0300 	mov.w	r3, #0
 800bcae:	617b      	str	r3, [r7, #20]

	//2021/0203/George
	//Calculate Velocity power
	for(uint16_t i = 0; i < fftSize / 2; i++)
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800bcb4:	e051      	b.n	800bd5a <Calculate_FreqOverAll+0x142>
	{
			if(i < fftSize/2)
 800bcb6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bcb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	da00      	bge.n	800bcc0 <Calculate_FreqOverAll+0xa8>
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	105b      	asrs	r3, r3, #1
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	da46      	bge.n	800bd54 <Calculate_FreqOverAll+0x13c>
			{
				if(i ==0)
 800bcc6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d10a      	bne.n	800bce2 <Calculate_FreqOverAll+0xca>
				{
					x[i] = x[i];
 800bccc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	441a      	add	r2, r3
 800bcd4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	6879      	ldr	r1, [r7, #4]
 800bcda:	440b      	add	r3, r1
 800bcdc:	6812      	ldr	r2, [r2, #0]
 800bcde:	601a      	str	r2, [r3, #0]
 800bce0:	e024      	b.n	800bd2c <Calculate_FreqOverAll+0x114>
				}
				else
				{
					x[i] = (x[i] * 9807) / (2 * 3.1415926 * frequencyScale * i);
 800bce2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	687a      	ldr	r2, [r7, #4]
 800bce8:	4413      	add	r3, r2
 800bcea:	edd3 7a00 	vldr	s15, [r3]
 800bcee:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800beec <Calculate_FreqOverAll+0x2d4>
 800bcf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bcf6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800bcfa:	edd7 7a06 	vldr	s15, [r7, #24]
 800bcfe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bd02:	ed9f 6b75 	vldr	d6, [pc, #468]	; 800bed8 <Calculate_FreqOverAll+0x2c0>
 800bd06:	ee27 6b06 	vmul.f64	d6, d7, d6
 800bd0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bd0c:	ee07 3a90 	vmov	s15, r3
 800bd10:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bd14:	ee26 6b07 	vmul.f64	d6, d6, d7
 800bd18:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800bd1c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bd1e:	009b      	lsls	r3, r3, #2
 800bd20:	687a      	ldr	r2, [r7, #4]
 800bd22:	4413      	add	r3, r2
 800bd24:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800bd28:	edc3 7a00 	vstr	s15, [r3]

				}
				velocityPower += x[i] * x[i];
 800bd2c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bd2e:	009b      	lsls	r3, r3, #2
 800bd30:	687a      	ldr	r2, [r7, #4]
 800bd32:	4413      	add	r3, r2
 800bd34:	ed93 7a00 	vldr	s14, [r3]
 800bd38:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bd3a:	009b      	lsls	r3, r3, #2
 800bd3c:	687a      	ldr	r2, [r7, #4]
 800bd3e:	4413      	add	r3, r2
 800bd40:	edd3 7a00 	vldr	s15, [r3]
 800bd44:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd48:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800bd4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bd50:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	for(uint16_t i = 0; i < fftSize / 2; i++)
 800bd54:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bd56:	3301      	adds	r3, #1
 800bd58:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800bd5a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bd5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	da00      	bge.n	800bd64 <Calculate_FreqOverAll+0x14c>
 800bd62:	3301      	adds	r3, #1
 800bd64:	105b      	asrs	r3, r3, #1
 800bd66:	429a      	cmp	r2, r3
 800bd68:	dba5      	blt.n	800bcb6 <Calculate_FreqOverAll+0x9e>

	}

	//2021/0203/George
	//Calculate displacement power
	for(uint16_t i = 0; i < fftSize / 2; i++)
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800bd6e:	e04d      	b.n	800be0c <Calculate_FreqOverAll+0x1f4>
	{
			if(i < fftSize/2)
 800bd70:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800bd72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	da00      	bge.n	800bd7a <Calculate_FreqOverAll+0x162>
 800bd78:	3301      	adds	r3, #1
 800bd7a:	105b      	asrs	r3, r3, #1
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	da42      	bge.n	800be06 <Calculate_FreqOverAll+0x1ee>
			{
				if(i ==0)
 800bd80:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d10a      	bne.n	800bd9c <Calculate_FreqOverAll+0x184>
				{
					x[i] = x[i];
 800bd86:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bd88:	009b      	lsls	r3, r3, #2
 800bd8a:	687a      	ldr	r2, [r7, #4]
 800bd8c:	441a      	add	r2, r3
 800bd8e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bd90:	009b      	lsls	r3, r3, #2
 800bd92:	6879      	ldr	r1, [r7, #4]
 800bd94:	440b      	add	r3, r1
 800bd96:	6812      	ldr	r2, [r2, #0]
 800bd98:	601a      	str	r2, [r3, #0]
 800bd9a:	e020      	b.n	800bdde <Calculate_FreqOverAll+0x1c6>
				}
				else
				{
					x[i] = (x[i]) / (2 * 3.1415926 * frequencyScale * i);
 800bd9c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bd9e:	009b      	lsls	r3, r3, #2
 800bda0:	687a      	ldr	r2, [r7, #4]
 800bda2:	4413      	add	r3, r2
 800bda4:	edd3 7a00 	vldr	s15, [r3]
 800bda8:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800bdac:	edd7 7a06 	vldr	s15, [r7, #24]
 800bdb0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800bdb4:	ed9f 6b48 	vldr	d6, [pc, #288]	; 800bed8 <Calculate_FreqOverAll+0x2c0>
 800bdb8:	ee27 6b06 	vmul.f64	d6, d7, d6
 800bdbc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bdbe:	ee07 3a90 	vmov	s15, r3
 800bdc2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bdc6:	ee26 6b07 	vmul.f64	d6, d6, d7
 800bdca:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800bdce:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	687a      	ldr	r2, [r7, #4]
 800bdd4:	4413      	add	r3, r2
 800bdd6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800bdda:	edc3 7a00 	vstr	s15, [r3]

				}
				displacementPower += x[i] * x[i];
 800bdde:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bde0:	009b      	lsls	r3, r3, #2
 800bde2:	687a      	ldr	r2, [r7, #4]
 800bde4:	4413      	add	r3, r2
 800bde6:	ed93 7a00 	vldr	s14, [r3]
 800bdea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bdec:	009b      	lsls	r3, r3, #2
 800bdee:	687a      	ldr	r2, [r7, #4]
 800bdf0:	4413      	add	r3, r2
 800bdf2:	edd3 7a00 	vldr	s15, [r3]
 800bdf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bdfa:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800bdfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be02:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for(uint16_t i = 0; i < fftSize / 2; i++)
 800be06:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800be08:	3301      	adds	r3, #1
 800be0a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800be0c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800be0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be10:	2b00      	cmp	r3, #0
 800be12:	da00      	bge.n	800be16 <Calculate_FreqOverAll+0x1fe>
 800be14:	3301      	adds	r3, #1
 800be16:	105b      	asrs	r3, r3, #1
 800be18:	429a      	cmp	r2, r3
 800be1a:	dba9      	blt.n	800bd70 <Calculate_FreqOverAll+0x158>

	}

	//2021/0203/George2
	//TODO:calculate
	arm_max_f32(x, 2048, &displacementP2p, &displacement_index);
 800be1c:	f107 030c 	add.w	r3, r7, #12
 800be20:	f107 0210 	add.w	r2, r7, #16
 800be24:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f7fc fcd3 	bl	80087d4 <arm_max_f32>


	//2021/0203/George
	//TODO: improve formula from sqrt(ParsevalFftPower)/n to sqrt(2 * ParsevalFftPower)/n;
	AccelerationRMS = sqrt(2 * ParsevalFftPower)/n;
 800be2e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800be32:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800be36:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800be3a:	eeb0 0b47 	vmov.f64	d0, d7
 800be3e:	f00a fa9f 	bl	8016380 <sqrt>
 800be42:	eeb0 5b40 	vmov.f64	d5, d0
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	ee07 3a90 	vmov	s15, r3
 800be4c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800be50:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800be54:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800be58:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	//2021/0203/George
	//TODO: improve formula from sqrt(velocityPower)/n to sqrt(2 * velocityPower)/n;
	statistic_value.Statistic_SpeedOvall = sqrt(2 * velocityPower)/n; // unit : mm/s
 800be5c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800be60:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800be64:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800be68:	eeb0 0b47 	vmov.f64	d0, d7
 800be6c:	f00a fa88 	bl	8016380 <sqrt>
 800be70:	eeb0 5b40 	vmov.f64	d5, d0
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	ee07 3a90 	vmov	s15, r3
 800be7a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800be7e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800be82:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800be86:	4b1a      	ldr	r3, [pc, #104]	; (800bef0 <Calculate_FreqOverAll+0x2d8>)
 800be88:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	statistic_value.Statistic_DisplacementOvall = 1000 * sqrt(2 * displacementPower)/n; // unit : um
 800be8c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800be90:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800be94:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800be98:	eeb0 0b47 	vmov.f64	d0, d7
 800be9c:	f00a fa70 	bl	8016380 <sqrt>
 800bea0:	eeb0 6b40 	vmov.f64	d6, d0
 800bea4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 800bee0 <Calculate_FreqOverAll+0x2c8>
 800bea8:	ee26 5b07 	vmul.f64	d5, d6, d7
 800beac:	683b      	ldr	r3, [r7, #0]
 800beae:	ee07 3a90 	vmov	s15, r3
 800beb2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800beb6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800beba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800bebe:	4b0c      	ldr	r3, [pc, #48]	; (800bef0 <Calculate_FreqOverAll+0x2d8>)
 800bec0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	return AccelerationRMS;
 800bec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec6:	ee07 3a90 	vmov	s15, r3
}
 800beca:	eeb0 0a67 	vmov.f32	s0, s15
 800bece:	3740      	adds	r7, #64	; 0x40
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}
 800bed4:	f3af 8000 	nop.w
 800bed8:	4d12d84a 	.word	0x4d12d84a
 800bedc:	401921fb 	.word	0x401921fb
 800bee0:	00000000 	.word	0x00000000
 800bee4:	408f4000 	.word	0x408f4000
 800bee8:	466a6000 	.word	0x466a6000
 800beec:	46193c00 	.word	0x46193c00
 800bef0:	200080e8 	.word	0x200080e8

0800bef4 <delay_init>:
static uint16_t fac_ms=0;//ms延時倍乘數
//初始化延遲函式
//SYSTICK的時鐘固定為HCLK時鐘的1/8
//SYSCLK:系統時鐘
void delay_init(uint8_t SYSCLK)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	4603      	mov	r3, r0
 800befc:	71fb      	strb	r3, [r7, #7]
	SysTick->CTRL&=0xfffffffb;//bit2清空,選擇外部時鐘  HCLK/8
 800befe:	4b0e      	ldr	r3, [pc, #56]	; (800bf38 <delay_init+0x44>)
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	4a0d      	ldr	r2, [pc, #52]	; (800bf38 <delay_init+0x44>)
 800bf04:	f023 0304 	bic.w	r3, r3, #4
 800bf08:	6013      	str	r3, [r2, #0]
	fac_us=SYSCLK/8;
 800bf0a:	79fb      	ldrb	r3, [r7, #7]
 800bf0c:	08db      	lsrs	r3, r3, #3
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	4b0a      	ldr	r3, [pc, #40]	; (800bf3c <delay_init+0x48>)
 800bf12:	701a      	strb	r2, [r3, #0]
	fac_ms=(uint16_t)fac_us*1000;
 800bf14:	4b09      	ldr	r3, [pc, #36]	; (800bf3c <delay_init+0x48>)
 800bf16:	781b      	ldrb	r3, [r3, #0]
 800bf18:	b29b      	uxth	r3, r3
 800bf1a:	461a      	mov	r2, r3
 800bf1c:	0152      	lsls	r2, r2, #5
 800bf1e:	1ad2      	subs	r2, r2, r3
 800bf20:	0092      	lsls	r2, r2, #2
 800bf22:	4413      	add	r3, r2
 800bf24:	00db      	lsls	r3, r3, #3
 800bf26:	b29a      	uxth	r2, r3
 800bf28:	4b05      	ldr	r3, [pc, #20]	; (800bf40 <delay_init+0x4c>)
 800bf2a:	801a      	strh	r2, [r3, #0]
}
 800bf2c:	bf00      	nop
 800bf2e:	370c      	adds	r7, #12
 800bf30:	46bd      	mov	sp, r7
 800bf32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf36:	4770      	bx	lr
 800bf38:	e000e010 	.word	0xe000e010
 800bf3c:	200000bc 	.word	0x200000bc
 800bf40:	200000be 	.word	0x200000be

0800bf44 <delay_ms>:

void delay_ms(uint16_t nms)
{
 800bf44:	b480      	push	{r7}
 800bf46:	b085      	sub	sp, #20
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	80fb      	strh	r3, [r7, #6]
	uint32_t temp;
	SysTick->LOAD=(uint32_t)nms*fac_ms;//時間載入(SysTick->LOAD為24bit)
 800bf4e:	88fb      	ldrh	r3, [r7, #6]
 800bf50:	4a14      	ldr	r2, [pc, #80]	; (800bfa4 <delay_ms+0x60>)
 800bf52:	8812      	ldrh	r2, [r2, #0]
 800bf54:	4611      	mov	r1, r2
 800bf56:	4a14      	ldr	r2, [pc, #80]	; (800bfa8 <delay_ms+0x64>)
 800bf58:	fb01 f303 	mul.w	r3, r1, r3
 800bf5c:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           //清空計數器
 800bf5e:	4b12      	ldr	r3, [pc, #72]	; (800bfa8 <delay_ms+0x64>)
 800bf60:	2200      	movs	r2, #0
 800bf62:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;          //開始倒數
 800bf64:	4b10      	ldr	r3, [pc, #64]	; (800bfa8 <delay_ms+0x64>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	4a0f      	ldr	r2, [pc, #60]	; (800bfa8 <delay_ms+0x64>)
 800bf6a:	f043 0301 	orr.w	r3, r3, #1
 800bf6e:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800bf70:	4b0d      	ldr	r3, [pc, #52]	; (800bfa8 <delay_ms+0x64>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//等待時間到達
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	f003 0301 	and.w	r3, r3, #1
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d004      	beq.n	800bf8a <delay_ms+0x46>
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d0f2      	beq.n	800bf70 <delay_ms+0x2c>
	SysTick->CTRL=0x00;       //關閉計數器
 800bf8a:	4b07      	ldr	r3, [pc, #28]	; (800bfa8 <delay_ms+0x64>)
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //清空計數器
 800bf90:	4b05      	ldr	r3, [pc, #20]	; (800bfa8 <delay_ms+0x64>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	609a      	str	r2, [r3, #8]
}
 800bf96:	bf00      	nop
 800bf98:	3714      	adds	r7, #20
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa0:	4770      	bx	lr
 800bfa2:	bf00      	nop
 800bfa4:	200000be 	.word	0x200000be
 800bfa8:	e000e010 	.word	0xe000e010

0800bfac <delay_us>:


//延時nus
//nus為要延時的us數.
void delay_us(uint32_t nus)
{
 800bfac:	b480      	push	{r7}
 800bfae:	b085      	sub	sp, #20
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
	uint32_t temp;
	SysTick->LOAD=nus*fac_us; //時間載入
 800bfb4:	4b14      	ldr	r3, [pc, #80]	; (800c008 <delay_us+0x5c>)
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	4619      	mov	r1, r3
 800bfba:	4a14      	ldr	r2, [pc, #80]	; (800c00c <delay_us+0x60>)
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	fb03 f301 	mul.w	r3, r3, r1
 800bfc2:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        //清空計數器
 800bfc4:	4b11      	ldr	r3, [pc, #68]	; (800c00c <delay_us+0x60>)
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;      //開始倒數
 800bfca:	4b10      	ldr	r3, [pc, #64]	; (800c00c <delay_us+0x60>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	4a0f      	ldr	r2, [pc, #60]	; (800c00c <delay_us+0x60>)
 800bfd0:	f043 0301 	orr.w	r3, r3, #1
 800bfd4:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800bfd6:	4b0d      	ldr	r3, [pc, #52]	; (800c00c <delay_us+0x60>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//等待時間到達
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f003 0301 	and.w	r3, r3, #1
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d004      	beq.n	800bff0 <delay_us+0x44>
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d0f2      	beq.n	800bfd6 <delay_us+0x2a>
	SysTick->CTRL=0x00;       //關閉計數器
 800bff0:	4b06      	ldr	r3, [pc, #24]	; (800c00c <delay_us+0x60>)
 800bff2:	2200      	movs	r2, #0
 800bff4:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //清空計數器
 800bff6:	4b05      	ldr	r3, [pc, #20]	; (800c00c <delay_us+0x60>)
 800bff8:	2200      	movs	r2, #0
 800bffa:	609a      	str	r2, [r3, #8]
}
 800bffc:	bf00      	nop
 800bffe:	3714      	adds	r7, #20
 800c000:	46bd      	mov	sp, r7
 800c002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c006:	4770      	bx	lr
 800c008:	200000bc 	.word	0x200000bc
 800c00c:	e000e010 	.word	0xe000e010

0800c010 <TM_Delay_Init>:

uint32_t multiplier;

void TM_Delay_Init(void) {
 800c010:	b480      	push	{r7}
 800c012:	af00      	add	r7, sp, #0
	/* While loop takes 4 cycles */
	/* For 1 us delay, we need to divide with 4M */
	multiplier = 122000000 / 4000000;
 800c014:	4b03      	ldr	r3, [pc, #12]	; (800c024 <TM_Delay_Init+0x14>)
 800c016:	221e      	movs	r2, #30
 800c018:	601a      	str	r2, [r3, #0]
}
 800c01a:	bf00      	nop
 800c01c:	46bd      	mov	sp, r7
 800c01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c022:	4770      	bx	lr
 800c024:	200081f0 	.word	0x200081f0

0800c028 <TM_DelayMicros>:

void TM_DelayMicros(uint32_t micros) {
 800c028:	b480      	push	{r7}
 800c02a:	b083      	sub	sp, #12
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	6078      	str	r0, [r7, #4]
	/* Multiply micros with multipler */
	/* Substract 10 */
	micros = micros * multiplier - 10;
 800c030:	4b09      	ldr	r3, [pc, #36]	; (800c058 <TM_DelayMicros+0x30>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	687a      	ldr	r2, [r7, #4]
 800c036:	fb02 f303 	mul.w	r3, r2, r3
 800c03a:	3b0a      	subs	r3, #10
 800c03c:	607b      	str	r3, [r7, #4]
	/* 4 cycles for one loop */
	while (micros--);
 800c03e:	bf00      	nop
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	1e5a      	subs	r2, r3, #1
 800c044:	607a      	str	r2, [r7, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d1fa      	bne.n	800c040 <TM_DelayMicros+0x18>
}
 800c04a:	bf00      	nop
 800c04c:	370c      	adds	r7, #12
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr
 800c056:	bf00      	nop
 800c058:	200081f0 	.word	0x200081f0

0800c05c <TM_DelayMillis>:

void TM_DelayMillis(uint32_t millis) {
 800c05c:	b480      	push	{r7}
 800c05e:	b083      	sub	sp, #12
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
	/* Multiply millis with multipler */
	/* Substract 10 */
	millis = 1000 * millis * multiplier - 10;
 800c064:	4b0b      	ldr	r3, [pc, #44]	; (800c094 <TM_DelayMillis+0x38>)
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	687a      	ldr	r2, [r7, #4]
 800c06a:	fb02 f303 	mul.w	r3, r2, r3
 800c06e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c072:	fb02 f303 	mul.w	r3, r2, r3
 800c076:	3b0a      	subs	r3, #10
 800c078:	607b      	str	r3, [r7, #4]
	/* 4 cycles for one loop */
	while (millis--);
 800c07a:	bf00      	nop
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	1e5a      	subs	r2, r3, #1
 800c080:	607a      	str	r2, [r7, #4]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d1fa      	bne.n	800c07c <TM_DelayMillis+0x20>
}
 800c086:	bf00      	nop
 800c088:	370c      	adds	r7, #12
 800c08a:	46bd      	mov	sp, r7
 800c08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c090:	4770      	bx	lr
 800c092:	bf00      	nop
 800c094:	200081f0 	.word	0x200081f0

0800c098 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800c098:	b480      	push	{r7}
 800c09a:	b085      	sub	sp, #20
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	60f8      	str	r0, [r7, #12]
 800c0a0:	60b9      	str	r1, [r7, #8]
 800c0a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	4a07      	ldr	r2, [pc, #28]	; (800c0c4 <vApplicationGetIdleTaskMemory+0x2c>)
 800c0a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	4a06      	ldr	r2, [pc, #24]	; (800c0c8 <vApplicationGetIdleTaskMemory+0x30>)
 800c0ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2280      	movs	r2, #128	; 0x80
 800c0b4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800c0b6:	bf00      	nop
 800c0b8:	3714      	adds	r7, #20
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	200000c0 	.word	0x200000c0
 800c0c8:	20000114 	.word	0x20000114

0800c0cc <readIICEEPROM_2402C>:
 * TODO: IIC Function
 *
 *
 * */
void readIICEEPROM_2402C(void)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b084      	sub	sp, #16
 800c0d0:	af04      	add	r7, sp, #16
	  HAL_I2C_Mem_Read(&hi2c2, ADDR_24LCxx_Read, 0, I2C_MEMADD_SIZE_16BIT,ReadBufferEEPROM,BufferSize, 1000);
 800c0d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c0d6:	9302      	str	r3, [sp, #8]
 800c0d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c0dc:	9301      	str	r3, [sp, #4]
 800c0de:	4b05      	ldr	r3, [pc, #20]	; (800c0f4 <readIICEEPROM_2402C+0x28>)
 800c0e0:	9300      	str	r3, [sp, #0]
 800c0e2:	2302      	movs	r3, #2
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	21a1      	movs	r1, #161	; 0xa1
 800c0e8:	4803      	ldr	r0, [pc, #12]	; (800c0f8 <readIICEEPROM_2402C+0x2c>)
 800c0ea:	f003 fdc3 	bl	800fc74 <HAL_I2C_Mem_Read>
}
 800c0ee:	bf00      	nop
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}
 800c0f4:	20008364 	.word	0x20008364
 800c0f8:	20008318 	.word	0x20008318

0800c0fc <initialBootloaderParameter>:


//2021/0201/George
//TODO: InitialParameter
void initialBootloaderParameter()
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	af00      	add	r7, sp, #0
	USARTBLE.RxCount=0;
 800c100:	4b05      	ldr	r3, [pc, #20]	; (800c118 <initialBootloaderParameter+0x1c>)
 800c102:	2200      	movs	r2, #0
 800c104:	605a      	str	r2, [r3, #4]
	HAL_UART_Receive_IT(&huart6, (uint8_t *)aRxBuffer, 1);
 800c106:	2201      	movs	r2, #1
 800c108:	4904      	ldr	r1, [pc, #16]	; (800c11c <initialBootloaderParameter+0x20>)
 800c10a:	4805      	ldr	r0, [pc, #20]	; (800c120 <initialBootloaderParameter+0x24>)
 800c10c:	f006 faf2 	bl	80126f4 <HAL_UART_Receive_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 800c110:	b662      	cpsie	i
	__enable_irq();
}
 800c112:	bf00      	nop
 800c114:	bd80      	pop	{r7, pc}
 800c116:	bf00      	nop
 800c118:	200104e0 	.word	0x200104e0
 800c11c:	200187a0 	.word	0x200187a0
 800c120:	20018720 	.word	0x20018720

0800c124 <initialADS1256DataBuffer>:

//2021/0201/George
//TODO : Initialize ADS1256 data buffer size
void initialADS1256DataBuffer()
{
 800c124:	b480      	push	{r7}
 800c126:	af00      	add	r7, sp, #0
	  statisticDataSet = rawData;
 800c128:	4b09      	ldr	r3, [pc, #36]	; (800c150 <initialADS1256DataBuffer+0x2c>)
 800c12a:	4a0a      	ldr	r2, [pc, #40]	; (800c154 <initialADS1256DataBuffer+0x30>)
 800c12c:	601a      	str	r2, [r3, #0]
	  dataLength = sizeof(dataRecive)/sizeof(float);
 800c12e:	4b0a      	ldr	r3, [pc, #40]	; (800c158 <initialADS1256DataBuffer+0x34>)
 800c130:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c134:	601a      	str	r2, [r3, #0]
	  ADS1256.data_index = 0;
 800c136:	4b09      	ldr	r3, [pc, #36]	; (800c15c <initialADS1256DataBuffer+0x38>)
 800c138:	2200      	movs	r2, #0
 800c13a:	601a      	str	r2, [r3, #0]
	  ADS1256.data_length = dataLength;
 800c13c:	4b06      	ldr	r3, [pc, #24]	; (800c158 <initialADS1256DataBuffer+0x34>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	4a06      	ldr	r2, [pc, #24]	; (800c15c <initialADS1256DataBuffer+0x38>)
 800c142:	6053      	str	r3, [r2, #4]
}
 800c144:	bf00      	nop
 800c146:	46bd      	mov	sp, r7
 800c148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14c:	4770      	bx	lr
 800c14e:	bf00      	nop
 800c150:	20008200 	.word	0x20008200
 800c154:	2000c4dc 	.word	0x2000c4dc
 800c158:	20000334 	.word	0x20000334
 800c15c:	2000408c 	.word	0x2000408c

0800c160 <InitialSetFreqStatisticBand>:

//2021/0202/George
//TODO: Set freq band
void InitialSetFreqStatisticBand()
{
 800c160:	b480      	push	{r7}
 800c162:	af00      	add	r7, sp, #0
	//2021/0204/George
	//TODO:Total 3 setting frequency broadband parameter
	freqSettingValueList.range1.Max = 5000;
 800c164:	4b0d      	ldr	r3, [pc, #52]	; (800c19c <InitialSetFreqStatisticBand+0x3c>)
 800c166:	f241 3288 	movw	r2, #5000	; 0x1388
 800c16a:	601a      	str	r2, [r3, #0]
	freqSettingValueList.range1.Min = 15;
 800c16c:	4b0b      	ldr	r3, [pc, #44]	; (800c19c <InitialSetFreqStatisticBand+0x3c>)
 800c16e:	220f      	movs	r2, #15
 800c170:	605a      	str	r2, [r3, #4]
	freqSettingValueList.range2.Max = 1000;
 800c172:	4b0a      	ldr	r3, [pc, #40]	; (800c19c <InitialSetFreqStatisticBand+0x3c>)
 800c174:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c178:	609a      	str	r2, [r3, #8]
	freqSettingValueList.range2.Min = 15;
 800c17a:	4b08      	ldr	r3, [pc, #32]	; (800c19c <InitialSetFreqStatisticBand+0x3c>)
 800c17c:	220f      	movs	r2, #15
 800c17e:	60da      	str	r2, [r3, #12]
	freqSettingValueList.range3.Max = 5000;
 800c180:	4b06      	ldr	r3, [pc, #24]	; (800c19c <InitialSetFreqStatisticBand+0x3c>)
 800c182:	f241 3288 	movw	r2, #5000	; 0x1388
 800c186:	611a      	str	r2, [r3, #16]
	freqSettingValueList.range3.Min = 1000;
 800c188:	4b04      	ldr	r3, [pc, #16]	; (800c19c <InitialSetFreqStatisticBand+0x3c>)
 800c18a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c18e:	615a      	str	r2, [r3, #20]
}
 800c190:	bf00      	nop
 800c192:	46bd      	mov	sp, r7
 800c194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c198:	4770      	bx	lr
 800c19a:	bf00      	nop
 800c19c:	200080d0 	.word	0x200080d0

0800c1a0 <InitialDelayFunction>:

//2021/0202/George
//TODO: Initialize delay systick
void InitialDelayFunction()
{
 800c1a0:	b580      	push	{r7, lr}
 800c1a2:	af00      	add	r7, sp, #0
	   delay_init(216);
 800c1a4:	20d8      	movs	r0, #216	; 0xd8
 800c1a6:	f7ff fea5 	bl	800bef4 <delay_init>
	   TM_Delay_Init();
 800c1aa:	f7ff ff31 	bl	800c010 <TM_Delay_Init>
}
 800c1ae:	bf00      	nop
 800c1b0:	bd80      	pop	{r7, pc}
	...

0800c1b4 <InitialADS1256Register>:

//2021/0202/George
//TODO: Initialize ADS1256 parameter
void InitialADS1256Register()
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
	//TODO: Reset ADS1256
	   writeCMD(CMD_RESET);
 800c1ba:	20fe      	movs	r0, #254	; 0xfe
 800c1bc:	f7ff f81e 	bl	800b1fc <writeCMD>
	   delay_ms(10);
 800c1c0:	200a      	movs	r0, #10
 800c1c2:	f7ff febf 	bl	800bf44 <delay_ms>
	   TM_DelayMicros(1);
 800c1c6:	2001      	movs	r0, #1
 800c1c8:	f7ff ff2e 	bl	800c028 <TM_DelayMicros>

	   //TODO: Initialize ADS1256 parameter (Buffer, PGA, Sampling rate)
	   setBuffer();
 800c1cc:	f7ff f8f0 	bl	800b3b0 <setBuffer>
	   setPGA(PGA_GAIN1);
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	f7ff f86b 	bl	800b2ac <setPGA>
	   setDataRate(DRATE_15000);
 800c1d6:	20e0      	movs	r0, #224	; 0xe0
 800c1d8:	f7ff f830 	bl	800b23c <setDataRate>

	   //TODO: Read chip id
	   id = readChipID();
 800c1dc:	f7ff f892 	bl	800b304 <readChipID>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	461a      	mov	r2, r3
 800c1e4:	4b1e      	ldr	r3, [pc, #120]	; (800c260 <InitialADS1256Register+0xac>)
 800c1e6:	701a      	strb	r2, [r3, #0]

	   delay_ms(500);// wait for initialization
 800c1e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c1ec:	f7ff feaa 	bl	800bf44 <delay_ms>

	   uint8_t  posChannels [4] = {AIN0, AIN2, AIN4, AIN6};
 800c1f0:	4b1c      	ldr	r3, [pc, #112]	; (800c264 <InitialADS1256Register+0xb0>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	607b      	str	r3, [r7, #4]
	   uint8_t  negChannels [4] = {AIN1, AIN3, AIN5, AIN7};
 800c1f6:	4b1c      	ldr	r3, [pc, #112]	; (800c268 <InitialADS1256Register+0xb4>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	603b      	str	r3, [r7, #0]

	   //TODO: Set differential analog input channel.
	   setDIFFChannel(posChannels[0], negChannels[0]);
 800c1fc:	793b      	ldrb	r3, [r7, #4]
 800c1fe:	783a      	ldrb	r2, [r7, #0]
 800c200:	4611      	mov	r1, r2
 800c202:	4618      	mov	r0, r3
 800c204:	f7fe ffe2 	bl	800b1cc <setDIFFChannel>
	   delay_us(15);
 800c208:	200f      	movs	r0, #15
 800c20a:	f7ff fecf 	bl	800bfac <delay_us>
	   writeCMD(CMD_SYNC);    // SYNC command
 800c20e:	20fc      	movs	r0, #252	; 0xfc
 800c210:	f7fe fff4 	bl	800b1fc <writeCMD>
	   delay_us(10);
 800c214:	200a      	movs	r0, #10
 800c216:	f7ff fec9 	bl	800bfac <delay_us>
	   writeCMD(CMD_WAKEUP);  // WAKEUP command
 800c21a:	2000      	movs	r0, #0
 800c21c:	f7fe ffee 	bl	800b1fc <writeCMD>
	   delay_us(15); // min delay: t11 = 4 * 1 / 7,68 Mhz = 0,52 micro sec
 800c220:	200f      	movs	r0, #15
 800c222:	f7ff fec3 	bl	800bfac <delay_us>



	   //TODO: Set continuous mode.

		waitDRDY();
 800c226:	f7ff f84f 	bl	800b2c8 <waitDRDY>
		CS_0();
 800c22a:	2200      	movs	r2, #0
 800c22c:	2110      	movs	r1, #16
 800c22e:	480f      	ldr	r0, [pc, #60]	; (800c26c <InitialADS1256Register+0xb8>)
 800c230:	f003 fc44 	bl	800fabc <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, RDATACcmdbuffer ,1,50);
 800c234:	2332      	movs	r3, #50	; 0x32
 800c236:	2201      	movs	r2, #1
 800c238:	490d      	ldr	r1, [pc, #52]	; (800c270 <InitialADS1256Register+0xbc>)
 800c23a:	480e      	ldr	r0, [pc, #56]	; (800c274 <InitialADS1256Register+0xc0>)
 800c23c:	f005 fa96 	bl	801176c <HAL_SPI_Transmit>
		delay_ms(25); // min delay: t6 = 50 * 1/7.68 MHz = 6.5 microseconds
 800c240:	2019      	movs	r0, #25
 800c242:	f7ff fe7f 	bl	800bf44 <delay_ms>
		ADS1256.data_startFlag = 1;
 800c246:	4a0c      	ldr	r2, [pc, #48]	; (800c278 <InitialADS1256Register+0xc4>)
 800c248:	f244 0308 	movw	r3, #16392	; 0x4008
 800c24c:	4413      	add	r3, r2
 800c24e:	2201      	movs	r2, #1
 800c250:	701a      	strb	r2, [r3, #0]
		delay_us(1);
 800c252:	2001      	movs	r0, #1
 800c254:	f7ff feaa 	bl	800bfac <delay_us>

}
 800c258:	bf00      	nop
 800c25a:	3708      	adds	r7, #8
 800c25c:	46bd      	mov	sp, r7
 800c25e:	bd80      	pop	{r7, pc}
 800c260:	20000314 	.word	0x20000314
 800c264:	08016ea8 	.word	0x08016ea8
 800c268:	08016eac 	.word	0x08016eac
 800c26c:	40020000 	.word	0x40020000
 800c270:	20000004 	.word	0x20000004
 800c274:	200187a4 	.word	0x200187a4
 800c278:	2000408c 	.word	0x2000408c

0800c27c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800c27c:	b5b0      	push	{r4, r5, r7, lr}
 800c27e:	b096      	sub	sp, #88	; 0x58
 800c280:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800c282:	f002 fd52 	bl	800ed2a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800c286:	f000 f879 	bl	800c37c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800c28a:	f000 fa07 	bl	800c69c <MX_GPIO_Init>
  MX_DMA_Init();
 800c28e:	f000 f9d7 	bl	800c640 <MX_DMA_Init>
  MX_SPI1_Init();
 800c292:	f000 f967 	bl	800c564 <MX_SPI1_Init>
  MX_USART6_UART_Init();
 800c296:	f000 f9a3 	bl	800c5e0 <MX_USART6_UART_Init>
  MX_I2C2_Init();
 800c29a:	f000 f905 	bl	800c4a8 <MX_I2C2_Init>
  MX_IWDG_Init();
 800c29e:	f000 f943 	bl	800c528 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  //2021/0201/George
  //TODO: InitialParameter
  initialBootloaderParameter();
 800c2a2:	f7ff ff2b 	bl	800c0fc <initialBootloaderParameter>
  initialADS1256DataBuffer();
 800c2a6:	f7ff ff3d 	bl	800c124 <initialADS1256DataBuffer>

   //2021/0201/George
   //TODO: Initialize Frequency range to collection to feature
   InitialSetFreqStatisticBand();
 800c2aa:	f7ff ff59 	bl	800c160 <InitialSetFreqStatisticBand>

   //2021/0202/George
   //TODO: Initialize delay systick
   InitialDelayFunction();
 800c2ae:	f7ff ff77 	bl	800c1a0 <InitialDelayFunction>

   //2021/0202/George
   //TODO: Testing EEProm
   readIICEEPROM_2402C();
 800c2b2:	f7ff ff0b 	bl	800c0cc <readIICEEPROM_2402C>

   //2021/0202/George
   //TODO: Initialize ADS1256 parameter
   InitialADS1256Register();
 800c2b6:	f7ff ff7d 	bl	800c1b4 <InitialADS1256Register>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of adcBinarySem */
  osSemaphoreDef(adcBinarySem);
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	653b      	str	r3, [r7, #80]	; 0x50
 800c2be:	2300      	movs	r3, #0
 800c2c0:	657b      	str	r3, [r7, #84]	; 0x54
  adcBinarySemHandle = osSemaphoreCreate(osSemaphore(adcBinarySem), 1);
 800c2c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800c2c6:	2101      	movs	r1, #1
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f007 fa92 	bl	80137f2 <osSemaphoreCreate>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	4b22      	ldr	r3, [pc, #136]	; (800c35c <main+0xe0>)
 800c2d2:	601a      	str	r2, [r3, #0]

  /* definition and creation of I2cBinarySem */
  osSemaphoreDef(I2cBinarySem);
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	64bb      	str	r3, [r7, #72]	; 0x48
 800c2d8:	2300      	movs	r3, #0
 800c2da:	64fb      	str	r3, [r7, #76]	; 0x4c
  I2cBinarySemHandle = osSemaphoreCreate(osSemaphore(I2cBinarySem), 1);
 800c2dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800c2e0:	2101      	movs	r1, #1
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f007 fa85 	bl	80137f2 <osSemaphoreCreate>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	4b1d      	ldr	r3, [pc, #116]	; (800c360 <main+0xe4>)
 800c2ec:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of adcQueue */
  osMessageQDef(adcQueue, 16, long);
 800c2ee:	4b1d      	ldr	r3, [pc, #116]	; (800c364 <main+0xe8>)
 800c2f0:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800c2f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c2f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  adcQueueHandle = osMessageCreate(osMessageQ(adcQueue), NULL);
 800c2fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c2fe:	2100      	movs	r1, #0
 800c300:	4618      	mov	r0, r3
 800c302:	f007 faa9 	bl	8013858 <osMessageCreate>
 800c306:	4602      	mov	r2, r0
 800c308:	4b17      	ldr	r3, [pc, #92]	; (800c368 <main+0xec>)
 800c30a:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ADC_Task */
  osThreadDef(ADC_Task, ADC_Thread, osPriorityRealtime, 0, 200);
 800c30c:	4b17      	ldr	r3, [pc, #92]	; (800c36c <main+0xf0>)
 800c30e:	f107 041c 	add.w	r4, r7, #28
 800c312:	461d      	mov	r5, r3
 800c314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c318:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c31c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ADC_TaskHandle = osThreadCreate(osThread(ADC_Task), NULL);
 800c320:	f107 031c 	add.w	r3, r7, #28
 800c324:	2100      	movs	r1, #0
 800c326:	4618      	mov	r0, r3
 800c328:	f007 fa17 	bl	801375a <osThreadCreate>
 800c32c:	4602      	mov	r2, r0
 800c32e:	4b10      	ldr	r3, [pc, #64]	; (800c370 <main+0xf4>)
 800c330:	601a      	str	r2, [r3, #0]

  /* definition and creation of FFT_Task */
  osThreadDef(FFT_Task, FFT_Thread, osPriorityHigh, 0, 400);
 800c332:	4b10      	ldr	r3, [pc, #64]	; (800c374 <main+0xf8>)
 800c334:	463c      	mov	r4, r7
 800c336:	461d      	mov	r5, r3
 800c338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c33a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c33c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c340:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  FFT_TaskHandle = osThreadCreate(osThread(FFT_Task), NULL);
 800c344:	463b      	mov	r3, r7
 800c346:	2100      	movs	r1, #0
 800c348:	4618      	mov	r0, r3
 800c34a:	f007 fa06 	bl	801375a <osThreadCreate>
 800c34e:	4602      	mov	r2, r0
 800c350:	4b09      	ldr	r3, [pc, #36]	; (800c378 <main+0xfc>)
 800c352:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800c354:	f007 f9fa 	bl	801374c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800c358:	e7fe      	b.n	800c358 <main+0xdc>
 800c35a:	bf00      	nop
 800c35c:	2000846c 	.word	0x2000846c
 800c360:	2001c8d0 	.word	0x2001c8d0
 800c364:	08016eb0 	.word	0x08016eb0
 800c368:	2000c4d4 	.word	0x2000c4d4
 800c36c:	08016ecc 	.word	0x08016ecc
 800c370:	20008470 	.word	0x20008470
 800c374:	08016ef4 	.word	0x08016ef4
 800c378:	20008464 	.word	0x20008464

0800c37c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b0b8      	sub	sp, #224	; 0xe0
 800c380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c382:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800c386:	2234      	movs	r2, #52	; 0x34
 800c388:	2100      	movs	r1, #0
 800c38a:	4618      	mov	r0, r3
 800c38c:	f009 fe93 	bl	80160b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c390:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800c394:	2200      	movs	r2, #0
 800c396:	601a      	str	r2, [r3, #0]
 800c398:	605a      	str	r2, [r3, #4]
 800c39a:	609a      	str	r2, [r3, #8]
 800c39c:	60da      	str	r2, [r3, #12]
 800c39e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c3a0:	f107 0308 	add.w	r3, r7, #8
 800c3a4:	2290      	movs	r2, #144	; 0x90
 800c3a6:	2100      	movs	r1, #0
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f009 fe84 	bl	80160b6 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800c3ae:	4b3c      	ldr	r3, [pc, #240]	; (800c4a0 <SystemClock_Config+0x124>)
 800c3b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3b2:	4a3b      	ldr	r2, [pc, #236]	; (800c4a0 <SystemClock_Config+0x124>)
 800c3b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c3b8:	6413      	str	r3, [r2, #64]	; 0x40
 800c3ba:	4b39      	ldr	r3, [pc, #228]	; (800c4a0 <SystemClock_Config+0x124>)
 800c3bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3c2:	607b      	str	r3, [r7, #4]
 800c3c4:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c3c6:	4b37      	ldr	r3, [pc, #220]	; (800c4a4 <SystemClock_Config+0x128>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	4a36      	ldr	r2, [pc, #216]	; (800c4a4 <SystemClock_Config+0x128>)
 800c3cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c3d0:	6013      	str	r3, [r2, #0]
 800c3d2:	4b34      	ldr	r3, [pc, #208]	; (800c4a4 <SystemClock_Config+0x128>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800c3da:	603b      	str	r3, [r7, #0]
 800c3dc:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800c3de:	230a      	movs	r3, #10
 800c3e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800c3ea:	2310      	movs	r3, #16
 800c3ec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c3f6:	2302      	movs	r3, #2
 800c3f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 800c402:	2308      	movs	r3, #8
 800c404:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 800c408:	23d8      	movs	r3, #216	; 0xd8
 800c40a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800c40e:	2302      	movs	r3, #2
 800c410:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800c414:	2302      	movs	r3, #2
 800c416:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c41a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800c41e:	4618      	mov	r0, r3
 800c420:	f004 f848 	bl	80104b4 <HAL_RCC_OscConfig>
 800c424:	4603      	mov	r3, r0
 800c426:	2b00      	cmp	r3, #0
 800c428:	d001      	beq.n	800c42e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800c42a:	f000 fea9 	bl	800d180 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800c42e:	f003 fff1 	bl	8010414 <HAL_PWREx_EnableOverDrive>
 800c432:	4603      	mov	r3, r0
 800c434:	2b00      	cmp	r3, #0
 800c436:	d001      	beq.n	800c43c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800c438:	f000 fea2 	bl	800d180 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c43c:	230f      	movs	r3, #15
 800c43e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c442:	2302      	movs	r3, #2
 800c444:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c448:	2300      	movs	r3, #0
 800c44a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800c44e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800c452:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c456:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c45a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800c45e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800c462:	2107      	movs	r1, #7
 800c464:	4618      	mov	r0, r3
 800c466:	f004 fad3 	bl	8010a10 <HAL_RCC_ClockConfig>
 800c46a:	4603      	mov	r3, r0
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d001      	beq.n	800c474 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 800c470:	f000 fe86 	bl	800d180 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_I2C2;
 800c474:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 800c478:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800c47a:	2300      	movs	r3, #0
 800c47c:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800c47e:	2300      	movs	r3, #0
 800c480:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c482:	f107 0308 	add.w	r3, r7, #8
 800c486:	4618      	mov	r0, r3
 800c488:	f004 fcb8 	bl	8010dfc <HAL_RCCEx_PeriphCLKConfig>
 800c48c:	4603      	mov	r3, r0
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d001      	beq.n	800c496 <SystemClock_Config+0x11a>
  {
    Error_Handler();
 800c492:	f000 fe75 	bl	800d180 <Error_Handler>
  }
}
 800c496:	bf00      	nop
 800c498:	37e0      	adds	r7, #224	; 0xe0
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}
 800c49e:	bf00      	nop
 800c4a0:	40023800 	.word	0x40023800
 800c4a4:	40007000 	.word	0x40007000

0800c4a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800c4ac:	4b1b      	ldr	r3, [pc, #108]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4ae:	4a1c      	ldr	r2, [pc, #112]	; (800c520 <MX_I2C2_Init+0x78>)
 800c4b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20404768;
 800c4b2:	4b1a      	ldr	r3, [pc, #104]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4b4:	4a1b      	ldr	r2, [pc, #108]	; (800c524 <MX_I2C2_Init+0x7c>)
 800c4b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 8;
 800c4b8:	4b18      	ldr	r3, [pc, #96]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4ba:	2208      	movs	r2, #8
 800c4bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c4be:	4b17      	ldr	r3, [pc, #92]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4c0:	2201      	movs	r2, #1
 800c4c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c4c4:	4b15      	ldr	r3, [pc, #84]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800c4ca:	4b14      	ldr	r3, [pc, #80]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800c4d0:	4b12      	ldr	r3, [pc, #72]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 800c4d6:	4b11      	ldr	r3, [pc, #68]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4d8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800c4dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c4de:	4b0f      	ldr	r3, [pc, #60]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800c4e4:	480d      	ldr	r0, [pc, #52]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4e6:	f003 fb35 	bl	800fb54 <HAL_I2C_Init>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d001      	beq.n	800c4f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800c4f0:	f000 fe46 	bl	800d180 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800c4f4:	2100      	movs	r1, #0
 800c4f6:	4809      	ldr	r0, [pc, #36]	; (800c51c <MX_I2C2_Init+0x74>)
 800c4f8:	f003 fe9e 	bl	8010238 <HAL_I2CEx_ConfigAnalogFilter>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d001      	beq.n	800c506 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800c502:	f000 fe3d 	bl	800d180 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800c506:	2100      	movs	r1, #0
 800c508:	4804      	ldr	r0, [pc, #16]	; (800c51c <MX_I2C2_Init+0x74>)
 800c50a:	f003 fee0 	bl	80102ce <HAL_I2CEx_ConfigDigitalFilter>
 800c50e:	4603      	mov	r3, r0
 800c510:	2b00      	cmp	r3, #0
 800c512:	d001      	beq.n	800c518 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800c514:	f000 fe34 	bl	800d180 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800c518:	bf00      	nop
 800c51a:	bd80      	pop	{r7, pc}
 800c51c:	20008318 	.word	0x20008318
 800c520:	40005800 	.word	0x40005800
 800c524:	20404768 	.word	0x20404768

0800c528 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800c52c:	4b0b      	ldr	r3, [pc, #44]	; (800c55c <MX_IWDG_Init+0x34>)
 800c52e:	4a0c      	ldr	r2, [pc, #48]	; (800c560 <MX_IWDG_Init+0x38>)
 800c530:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 800c532:	4b0a      	ldr	r3, [pc, #40]	; (800c55c <MX_IWDG_Init+0x34>)
 800c534:	2205      	movs	r2, #5
 800c536:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800c538:	4b08      	ldr	r3, [pc, #32]	; (800c55c <MX_IWDG_Init+0x34>)
 800c53a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800c53e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 3096;
 800c540:	4b06      	ldr	r3, [pc, #24]	; (800c55c <MX_IWDG_Init+0x34>)
 800c542:	f640 4218 	movw	r2, #3096	; 0xc18
 800c546:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800c548:	4804      	ldr	r0, [pc, #16]	; (800c55c <MX_IWDG_Init+0x34>)
 800c54a:	f003 ff0c 	bl	8010366 <HAL_IWDG_Init>
 800c54e:	4603      	mov	r3, r0
 800c550:	2b00      	cmp	r3, #0
 800c552:	d001      	beq.n	800c558 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 800c554:	f000 fe14 	bl	800d180 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800c558:	bf00      	nop
 800c55a:	bd80      	pop	{r7, pc}
 800c55c:	20008308 	.word	0x20008308
 800c560:	40003000 	.word	0x40003000

0800c564 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800c568:	4b1b      	ldr	r3, [pc, #108]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c56a:	4a1c      	ldr	r2, [pc, #112]	; (800c5dc <MX_SPI1_Init+0x78>)
 800c56c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800c56e:	4b1a      	ldr	r3, [pc, #104]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c570:	f44f 7282 	mov.w	r2, #260	; 0x104
 800c574:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800c576:	4b18      	ldr	r3, [pc, #96]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c578:	2200      	movs	r2, #0
 800c57a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800c57c:	4b16      	ldr	r3, [pc, #88]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c57e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800c582:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800c584:	4b14      	ldr	r3, [pc, #80]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c586:	2200      	movs	r2, #0
 800c588:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c58a:	4b13      	ldr	r3, [pc, #76]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c58c:	2201      	movs	r2, #1
 800c58e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800c590:	4b11      	ldr	r3, [pc, #68]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c592:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c596:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c598:	4b0f      	ldr	r3, [pc, #60]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c59a:	2228      	movs	r2, #40	; 0x28
 800c59c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800c59e:	4b0e      	ldr	r3, [pc, #56]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800c5a4:	4b0c      	ldr	r3, [pc, #48]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c5a6:	2200      	movs	r2, #0
 800c5a8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c5aa:	4b0b      	ldr	r3, [pc, #44]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800c5b0:	4b09      	ldr	r3, [pc, #36]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c5b2:	2207      	movs	r2, #7
 800c5b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800c5b6:	4b08      	ldr	r3, [pc, #32]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800c5bc:	4b06      	ldr	r3, [pc, #24]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c5be:	2200      	movs	r2, #0
 800c5c0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800c5c2:	4805      	ldr	r0, [pc, #20]	; (800c5d8 <MX_SPI1_Init+0x74>)
 800c5c4:	f005 f840 	bl	8011648 <HAL_SPI_Init>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d001      	beq.n	800c5d2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800c5ce:	f000 fdd7 	bl	800d180 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800c5d2:	bf00      	nop
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	200187a4 	.word	0x200187a4
 800c5dc:	40013000 	.word	0x40013000

0800c5e0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800c5e4:	4b14      	ldr	r3, [pc, #80]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c5e6:	4a15      	ldr	r2, [pc, #84]	; (800c63c <MX_USART6_UART_Init+0x5c>)
 800c5e8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800c5ea:	4b13      	ldr	r3, [pc, #76]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c5ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800c5f0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800c5f2:	4b11      	ldr	r3, [pc, #68]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800c5f8:	4b0f      	ldr	r3, [pc, #60]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800c5fe:	4b0e      	ldr	r3, [pc, #56]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c600:	2200      	movs	r2, #0
 800c602:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800c604:	4b0c      	ldr	r3, [pc, #48]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c606:	220c      	movs	r2, #12
 800c608:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800c60a:	4b0b      	ldr	r3, [pc, #44]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c60c:	2200      	movs	r2, #0
 800c60e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800c610:	4b09      	ldr	r3, [pc, #36]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c612:	2200      	movs	r2, #0
 800c614:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800c616:	4b08      	ldr	r3, [pc, #32]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c618:	2200      	movs	r2, #0
 800c61a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800c61c:	4b06      	ldr	r3, [pc, #24]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c61e:	2200      	movs	r2, #0
 800c620:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800c622:	4805      	ldr	r0, [pc, #20]	; (800c638 <MX_USART6_UART_Init+0x58>)
 800c624:	f006 f817 	bl	8012656 <HAL_UART_Init>
 800c628:	4603      	mov	r3, r0
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d001      	beq.n	800c632 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800c62e:	f000 fda7 	bl	800d180 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800c632:	bf00      	nop
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	20018720 	.word	0x20018720
 800c63c:	40011400 	.word	0x40011400

0800c640 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c646:	4b14      	ldr	r3, [pc, #80]	; (800c698 <MX_DMA_Init+0x58>)
 800c648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c64a:	4a13      	ldr	r2, [pc, #76]	; (800c698 <MX_DMA_Init+0x58>)
 800c64c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c650:	6313      	str	r3, [r2, #48]	; 0x30
 800c652:	4b11      	ldr	r3, [pc, #68]	; (800c698 <MX_DMA_Init+0x58>)
 800c654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c656:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c65a:	607b      	str	r3, [r7, #4]
 800c65c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800c65e:	2200      	movs	r2, #0
 800c660:	2105      	movs	r1, #5
 800c662:	2038      	movs	r0, #56	; 0x38
 800c664:	f002 fc99 	bl	800ef9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c668:	2038      	movs	r0, #56	; 0x38
 800c66a:	f002 fcb2 	bl	800efd2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800c66e:	2200      	movs	r2, #0
 800c670:	2105      	movs	r1, #5
 800c672:	203b      	movs	r0, #59	; 0x3b
 800c674:	f002 fc91 	bl	800ef9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800c678:	203b      	movs	r0, #59	; 0x3b
 800c67a:	f002 fcaa 	bl	800efd2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800c67e:	2200      	movs	r2, #0
 800c680:	2105      	movs	r1, #5
 800c682:	2045      	movs	r0, #69	; 0x45
 800c684:	f002 fc89 	bl	800ef9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800c688:	2045      	movs	r0, #69	; 0x45
 800c68a:	f002 fca2 	bl	800efd2 <HAL_NVIC_EnableIRQ>

}
 800c68e:	bf00      	nop
 800c690:	3708      	adds	r7, #8
 800c692:	46bd      	mov	sp, r7
 800c694:	bd80      	pop	{r7, pc}
 800c696:	bf00      	nop
 800c698:	40023800 	.word	0x40023800

0800c69c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b08a      	sub	sp, #40	; 0x28
 800c6a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c6a2:	f107 0314 	add.w	r3, r7, #20
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	601a      	str	r2, [r3, #0]
 800c6aa:	605a      	str	r2, [r3, #4]
 800c6ac:	609a      	str	r2, [r3, #8]
 800c6ae:	60da      	str	r2, [r3, #12]
 800c6b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c6b2:	4b38      	ldr	r3, [pc, #224]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6b6:	4a37      	ldr	r2, [pc, #220]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6b8:	f043 0301 	orr.w	r3, r3, #1
 800c6bc:	6313      	str	r3, [r2, #48]	; 0x30
 800c6be:	4b35      	ldr	r3, [pc, #212]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6c2:	f003 0301 	and.w	r3, r3, #1
 800c6c6:	613b      	str	r3, [r7, #16]
 800c6c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c6ca:	4b32      	ldr	r3, [pc, #200]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6ce:	4a31      	ldr	r2, [pc, #196]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6d0:	f043 0302 	orr.w	r3, r3, #2
 800c6d4:	6313      	str	r3, [r2, #48]	; 0x30
 800c6d6:	4b2f      	ldr	r3, [pc, #188]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6da:	f003 0302 	and.w	r3, r3, #2
 800c6de:	60fb      	str	r3, [r7, #12]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c6e2:	4b2c      	ldr	r3, [pc, #176]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6e6:	4a2b      	ldr	r2, [pc, #172]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6e8:	f043 0308 	orr.w	r3, r3, #8
 800c6ec:	6313      	str	r3, [r2, #48]	; 0x30
 800c6ee:	4b29      	ldr	r3, [pc, #164]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6f2:	f003 0308 	and.w	r3, r3, #8
 800c6f6:	60bb      	str	r3, [r7, #8]
 800c6f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c6fa:	4b26      	ldr	r3, [pc, #152]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c6fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6fe:	4a25      	ldr	r2, [pc, #148]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c700:	f043 0304 	orr.w	r3, r3, #4
 800c704:	6313      	str	r3, [r2, #48]	; 0x30
 800c706:	4b23      	ldr	r3, [pc, #140]	; (800c794 <MX_GPIO_Init+0xf8>)
 800c708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c70a:	f003 0304 	and.w	r3, r3, #4
 800c70e:	607b      	str	r3, [r7, #4]
 800c710:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800c712:	2200      	movs	r2, #0
 800c714:	2110      	movs	r1, #16
 800c716:	4820      	ldr	r0, [pc, #128]	; (800c798 <MX_GPIO_Init+0xfc>)
 800c718:	f003 f9d0 	bl	800fabc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800c71c:	2200      	movs	r2, #0
 800c71e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800c722:	481e      	ldr	r0, [pc, #120]	; (800c79c <MX_GPIO_Init+0x100>)
 800c724:	f003 f9ca 	bl	800fabc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800c728:	2308      	movs	r3, #8
 800c72a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800c72c:	4b1c      	ldr	r3, [pc, #112]	; (800c7a0 <MX_GPIO_Init+0x104>)
 800c72e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c730:	2300      	movs	r3, #0
 800c732:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c734:	f107 0314 	add.w	r3, r7, #20
 800c738:	4619      	mov	r1, r3
 800c73a:	4817      	ldr	r0, [pc, #92]	; (800c798 <MX_GPIO_Init+0xfc>)
 800c73c:	f002 fffc 	bl	800f738 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c740:	2310      	movs	r3, #16
 800c742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c744:	2301      	movs	r3, #1
 800c746:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c748:	2301      	movs	r3, #1
 800c74a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c74c:	2303      	movs	r3, #3
 800c74e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c750:	f107 0314 	add.w	r3, r7, #20
 800c754:	4619      	mov	r1, r3
 800c756:	4810      	ldr	r0, [pc, #64]	; (800c798 <MX_GPIO_Init+0xfc>)
 800c758:	f002 ffee 	bl	800f738 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800c75c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800c760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c762:	2301      	movs	r3, #1
 800c764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c766:	2300      	movs	r3, #0
 800c768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c76a:	2300      	movs	r3, #0
 800c76c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c76e:	f107 0314 	add.w	r3, r7, #20
 800c772:	4619      	mov	r1, r3
 800c774:	4809      	ldr	r0, [pc, #36]	; (800c79c <MX_GPIO_Init+0x100>)
 800c776:	f002 ffdf 	bl	800f738 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800c77a:	2200      	movs	r2, #0
 800c77c:	2105      	movs	r1, #5
 800c77e:	2009      	movs	r0, #9
 800c780:	f002 fc0b 	bl	800ef9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800c784:	2009      	movs	r0, #9
 800c786:	f002 fc24 	bl	800efd2 <HAL_NVIC_EnableIRQ>

}
 800c78a:	bf00      	nop
 800c78c:	3728      	adds	r7, #40	; 0x28
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}
 800c792:	bf00      	nop
 800c794:	40023800 	.word	0x40023800
 800c798:	40020000 	.word	0x40020000
 800c79c:	40020c00 	.word	0x40020c00
 800c7a0:	10210000 	.word	0x10210000
 800c7a4:	00000000 	.word	0x00000000

0800c7a8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b084      	sub	sp, #16
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_3 && id == 3 && ADS1256.data_startFlag == 1 && I2cC.i2cRecive == 0 && stattisComputingStatus == statisticComputingNORMAL)
 800c7b2:	88fb      	ldrh	r3, [r7, #6]
 800c7b4:	2b08      	cmp	r3, #8
 800c7b6:	f040 8089 	bne.w	800c8cc <HAL_GPIO_EXTI_Callback+0x124>
 800c7ba:	4b49      	ldr	r3, [pc, #292]	; (800c8e0 <HAL_GPIO_EXTI_Callback+0x138>)
 800c7bc:	781b      	ldrb	r3, [r3, #0]
 800c7be:	2b03      	cmp	r3, #3
 800c7c0:	f040 8084 	bne.w	800c8cc <HAL_GPIO_EXTI_Callback+0x124>
 800c7c4:	4a47      	ldr	r2, [pc, #284]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c7c6:	f244 0308 	movw	r3, #16392	; 0x4008
 800c7ca:	4413      	add	r3, r2
 800c7cc:	781b      	ldrb	r3, [r3, #0]
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	d17c      	bne.n	800c8cc <HAL_GPIO_EXTI_Callback+0x124>
 800c7d2:	4b45      	ldr	r3, [pc, #276]	; (800c8e8 <HAL_GPIO_EXTI_Callback+0x140>)
 800c7d4:	781b      	ldrb	r3, [r3, #0]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d178      	bne.n	800c8cc <HAL_GPIO_EXTI_Callback+0x124>
 800c7da:	4b44      	ldr	r3, [pc, #272]	; (800c8ec <HAL_GPIO_EXTI_Callback+0x144>)
 800c7dc:	781b      	ldrb	r3, [r3, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d174      	bne.n	800c8cc <HAL_GPIO_EXTI_Callback+0x124>
	{

		//2021/0201/George code from ADC Task.
		//TODO:SPI handshake from ADS1256 24 bit, 8bit(High), 8bit(Medium), 8bit(Low)
		HAL_SPI_TransmitReceive_DMA(&hspi1,RDATACsend_data,Databuffer,3);
 800c7e2:	2303      	movs	r3, #3
 800c7e4:	4a42      	ldr	r2, [pc, #264]	; (800c8f0 <HAL_GPIO_EXTI_Callback+0x148>)
 800c7e6:	4943      	ldr	r1, [pc, #268]	; (800c8f4 <HAL_GPIO_EXTI_Callback+0x14c>)
 800c7e8:	4843      	ldr	r0, [pc, #268]	; (800c8f8 <HAL_GPIO_EXTI_Callback+0x150>)
 800c7ea:	f005 fb39 	bl	8011e60 <HAL_SPI_TransmitReceive_DMA>

		// construct 24 bit value
		read  = ((int32_t)Databuffer[0] << 16) & 0x00FF0000; //8bit(High)
 800c7ee:	4b40      	ldr	r3, [pc, #256]	; (800c8f0 <HAL_GPIO_EXTI_Callback+0x148>)
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	041b      	lsls	r3, r3, #16
 800c7f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c7f8:	4a40      	ldr	r2, [pc, #256]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c7fa:	6013      	str	r3, [r2, #0]
		read |= ((int32_t)Databuffer[1] << 8); //8bit(Medium)
 800c7fc:	4b3c      	ldr	r3, [pc, #240]	; (800c8f0 <HAL_GPIO_EXTI_Callback+0x148>)
 800c7fe:	785b      	ldrb	r3, [r3, #1]
 800c800:	021a      	lsls	r2, r3, #8
 800c802:	4b3e      	ldr	r3, [pc, #248]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	4313      	orrs	r3, r2
 800c808:	4a3c      	ldr	r2, [pc, #240]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c80a:	6013      	str	r3, [r2, #0]
		read |= Databuffer[2]; //8bit(Low)
 800c80c:	4b38      	ldr	r3, [pc, #224]	; (800c8f0 <HAL_GPIO_EXTI_Callback+0x148>)
 800c80e:	789b      	ldrb	r3, [r3, #2]
 800c810:	461a      	mov	r2, r3
 800c812:	4b3a      	ldr	r3, [pc, #232]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4313      	orrs	r3, r2
 800c818:	4a38      	ldr	r2, [pc, #224]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c81a:	6013      	str	r3, [r2, #0]
		if (read & 0x800000){ //Determine negative value.
 800c81c:	4b37      	ldr	r3, [pc, #220]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c824:	2b00      	cmp	r3, #0
 800c826:	d006      	beq.n	800c836 <HAL_GPIO_EXTI_Callback+0x8e>
			read |= 0xFF000000;
 800c828:	4b34      	ldr	r3, [pc, #208]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c830:	461a      	mov	r2, r3
 800c832:	4b32      	ldr	r3, [pc, #200]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c834:	601a      	str	r2, [r3, #0]
		}

		data = read;
 800c836:	4b31      	ldr	r3, [pc, #196]	; (800c8fc <HAL_GPIO_EXTI_Callback+0x154>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	ee07 3a90 	vmov	s15, r3
 800c83e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c842:	4b2f      	ldr	r3, [pc, #188]	; (800c900 <HAL_GPIO_EXTI_Callback+0x158>)
 800c844:	edc3 7a00 	vstr	s15, [r3]
		//2021/0309/George//data = data / 1677721;
		data = data / (1678043 * 0.496);
 800c848:	4b2d      	ldr	r3, [pc, #180]	; (800c900 <HAL_GPIO_EXTI_Callback+0x158>)
 800c84a:	edd3 7a00 	vldr	s15, [r3]
 800c84e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800c852:	ed9f 5b21 	vldr	d5, [pc, #132]	; 800c8d8 <HAL_GPIO_EXTI_Callback+0x130>
 800c856:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800c85a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800c85e:	4b28      	ldr	r3, [pc, #160]	; (800c900 <HAL_GPIO_EXTI_Callback+0x158>)
 800c860:	edc3 7a00 	vstr	s15, [r3]
		ADS1256.data_buffer[ADS1256.data_index] = data; //plus 2 for FFT using
 800c864:	4b1f      	ldr	r3, [pc, #124]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4a25      	ldr	r2, [pc, #148]	; (800c900 <HAL_GPIO_EXTI_Callback+0x158>)
 800c86a:	6812      	ldr	r2, [r2, #0]
 800c86c:	491d      	ldr	r1, [pc, #116]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c86e:	3302      	adds	r3, #2
 800c870:	009b      	lsls	r3, r3, #2
 800c872:	440b      	add	r3, r1
 800c874:	601a      	str	r2, [r3, #0]
		ADS1256.data_index++;
 800c876:	4b1b      	ldr	r3, [pc, #108]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	3301      	adds	r3, #1
 800c87c:	4a19      	ldr	r2, [pc, #100]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c87e:	6013      	str	r3, [r2, #0]

		if(ADS1256.data_index == ADS1256.data_length) //divide 2 for FFT real data equal 4096
 800c880:	4b18      	ldr	r3, [pc, #96]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c882:	681a      	ldr	r2, [r3, #0]
 800c884:	4b17      	ldr	r3, [pc, #92]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c886:	685b      	ldr	r3, [r3, #4]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d11f      	bne.n	800c8cc <HAL_GPIO_EXTI_Callback+0x124>
		{
		/* The xHigherPriorityTaskWoken parameter must be initialized to pdFALSE because it will get set to pdTRUE inside the interrupt-safe API function if a context switch is required. */
			BaseType_t xHigherPriorityTaskWoken;
			xHigherPriorityTaskWoken = pdFALSE;
 800c88c:	2300      	movs	r3, #0
 800c88e:	60fb      	str	r3, [r7, #12]
			xSemaphoreGiveFromISR(adcBinarySemHandle,&xHigherPriorityTaskWoken); //Wakeup High Priority Task
 800c890:	4b1c      	ldr	r3, [pc, #112]	; (800c904 <HAL_GPIO_EXTI_Callback+0x15c>)
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	f107 020c 	add.w	r2, r7, #12
 800c898:	4611      	mov	r1, r2
 800c89a:	4618      	mov	r0, r3
 800c89c:	f007 fb04 	bl	8013ea8 <xQueueGiveFromISR>

				if(xHigherPriorityTaskWoken == pdTRUE)
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	2b01      	cmp	r3, #1
 800c8a4:	d10a      	bne.n	800c8bc <HAL_GPIO_EXTI_Callback+0x114>
				{
					portEND_SWITCHING_ISR( xHigherPriorityTaskWoken ); //Switch high priority task from ISR
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d007      	beq.n	800c8bc <HAL_GPIO_EXTI_Callback+0x114>
 800c8ac:	4b16      	ldr	r3, [pc, #88]	; (800c908 <HAL_GPIO_EXTI_Callback+0x160>)
 800c8ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8b2:	601a      	str	r2, [r3, #0]
 800c8b4:	f3bf 8f4f 	dsb	sy
 800c8b8:	f3bf 8f6f 	isb	sy
				}

			ADS1256.data_index = 0;
 800c8bc:	4b09      	ldr	r3, [pc, #36]	; (800c8e4 <HAL_GPIO_EXTI_Callback+0x13c>)
 800c8be:	2200      	movs	r2, #0
 800c8c0:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800c8c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c8c6:	4811      	ldr	r0, [pc, #68]	; (800c90c <HAL_GPIO_EXTI_Callback+0x164>)
 800c8c8:	f003 f911 	bl	800faee <HAL_GPIO_TogglePin>
		}

	}
}
 800c8cc:	bf00      	nop
 800c8ce:	3710      	adds	r7, #16
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	bd80      	pop	{r7, pc}
 800c8d4:	f3af 8000 	nop.w
 800c8d8:	a7ef9db2 	.word	0xa7ef9db2
 800c8dc:	4129666a 	.word	0x4129666a
 800c8e0:	20000314 	.word	0x20000314
 800c8e4:	2000408c 	.word	0x2000408c
 800c8e8:	20018808 	.word	0x20018808
 800c8ec:	2000033c 	.word	0x2000033c
 800c8f0:	20000320 	.word	0x20000320
 800c8f4:	20000000 	.word	0x20000000
 800c8f8:	200187a4 	.word	0x200187a4
 800c8fc:	20000318 	.word	0x20000318
 800c900:	2000c4d8 	.word	0x2000c4d8
 800c904:	2000846c 	.word	0x2000846c
 800c908:	e000ed04 	.word	0xe000ed04
 800c90c:	40020c00 	.word	0x40020c00

0800c910 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b084      	sub	sp, #16
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file
   */
  USARTBLE.iapbuffer[USARTBLE.RxCount++]= aRxBuffer[0];
 800c918:	4b26      	ldr	r3, [pc, #152]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c91a:	685b      	ldr	r3, [r3, #4]
 800c91c:	1c5a      	adds	r2, r3, #1
 800c91e:	4925      	ldr	r1, [pc, #148]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c920:	604a      	str	r2, [r1, #4]
 800c922:	4a25      	ldr	r2, [pc, #148]	; (800c9b8 <HAL_UART_RxCpltCallback+0xa8>)
 800c924:	7811      	ldrb	r1, [r2, #0]
 800c926:	4a23      	ldr	r2, [pc, #140]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c928:	4413      	add	r3, r2
 800c92a:	460a      	mov	r2, r1
 800c92c:	f883 21a0 	strb.w	r2, [r3, #416]	; 0x1a0
  if(aRxBuffer[0]==0x0A)//when receive 0x0a("\n" Line feeds string),it is a effective command, Send a receive flag.
 800c930:	4b21      	ldr	r3, [pc, #132]	; (800c9b8 <HAL_UART_RxCpltCallback+0xa8>)
 800c932:	781b      	ldrb	r3, [r3, #0]
 800c934:	2b0a      	cmp	r3, #10
 800c936:	d120      	bne.n	800c97a <HAL_UART_RxCpltCallback+0x6a>
  	{
	  USARTBLE.RxCount=0;
 800c938:	4b1e      	ldr	r3, [pc, #120]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c93a:	2200      	movs	r2, #0
 800c93c:	605a      	str	r2, [r3, #4]
	  _Bool command = checkBLECommandFromBLEGateway(USARTBLE.iapbuffer ,"request",7);
 800c93e:	2207      	movs	r2, #7
 800c940:	491e      	ldr	r1, [pc, #120]	; (800c9bc <HAL_UART_RxCpltCallback+0xac>)
 800c942:	481f      	ldr	r0, [pc, #124]	; (800c9c0 <HAL_UART_RxCpltCallback+0xb0>)
 800c944:	f7fe fe76 	bl	800b634 <checkBLECommandFromBLEGateway>
 800c948:	4603      	mov	r3, r0
 800c94a:	73fb      	strb	r3, [r7, #15]
	  if(command)
 800c94c:	7bfb      	ldrb	r3, [r7, #15]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d00a      	beq.n	800c968 <HAL_UART_RxCpltCallback+0x58>
	  {
		  USARTBLE.IAPflag =1;
 800c952:	4b18      	ldr	r3, [pc, #96]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c954:	2201      	movs	r2, #1
 800c956:	705a      	strb	r2, [r3, #1]
		  USARTBLE.sendflag = 0;
 800c958:	4b16      	ldr	r3, [pc, #88]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c95a:	2200      	movs	r2, #0
 800c95c:	701a      	strb	r2, [r3, #0]
		  BLE_USART(huart, &statistic_value);
 800c95e:	4919      	ldr	r1, [pc, #100]	; (800c9c4 <HAL_UART_RxCpltCallback+0xb4>)
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f7fe fd61 	bl	800b428 <BLE_USART>
 800c966:	e008      	b.n	800c97a <HAL_UART_RxCpltCallback+0x6a>
	  }
	  else
	  {
		  memset( USARTBLE.iapbuffer, 0, strlen(USARTBLE.iapbuffer) );
 800c968:	4815      	ldr	r0, [pc, #84]	; (800c9c0 <HAL_UART_RxCpltCallback+0xb0>)
 800c96a:	f7fb fcc9 	bl	8008300 <strlen>
 800c96e:	4603      	mov	r3, r0
 800c970:	461a      	mov	r2, r3
 800c972:	2100      	movs	r1, #0
 800c974:	4812      	ldr	r0, [pc, #72]	; (800c9c0 <HAL_UART_RxCpltCallback+0xb0>)
 800c976:	f009 fb9e 	bl	80160b6 <memset>
	  }

  	}
  	if(USARTBLE.RxCount>=15)//no  "\n" Line feeds string full over to 24 byte, clear data
 800c97a:	4b0e      	ldr	r3, [pc, #56]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c97c:	685b      	ldr	r3, [r3, #4]
 800c97e:	2b0e      	cmp	r3, #14
 800c980:	dd0b      	ble.n	800c99a <HAL_UART_RxCpltCallback+0x8a>
  	{
  		USARTBLE.RxCount=0;
 800c982:	4b0c      	ldr	r3, [pc, #48]	; (800c9b4 <HAL_UART_RxCpltCallback+0xa4>)
 800c984:	2200      	movs	r2, #0
 800c986:	605a      	str	r2, [r3, #4]
  		memset( USARTBLE.iapbuffer, 0, strlen(USARTBLE.iapbuffer) ); //clear Receive data
 800c988:	480d      	ldr	r0, [pc, #52]	; (800c9c0 <HAL_UART_RxCpltCallback+0xb0>)
 800c98a:	f7fb fcb9 	bl	8008300 <strlen>
 800c98e:	4603      	mov	r3, r0
 800c990:	461a      	mov	r2, r3
 800c992:	2100      	movs	r1, #0
 800c994:	480a      	ldr	r0, [pc, #40]	; (800c9c0 <HAL_UART_RxCpltCallback+0xb0>)
 800c996:	f009 fb8e 	bl	80160b6 <memset>
  	}

  while(HAL_UART_Receive_IT(huart, (uint8_t *)aRxBuffer, 1)==HAL_OK);
 800c99a:	bf00      	nop
 800c99c:	2201      	movs	r2, #1
 800c99e:	4906      	ldr	r1, [pc, #24]	; (800c9b8 <HAL_UART_RxCpltCallback+0xa8>)
 800c9a0:	6878      	ldr	r0, [r7, #4]
 800c9a2:	f005 fea7 	bl	80126f4 <HAL_UART_Receive_IT>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d0f7      	beq.n	800c99c <HAL_UART_RxCpltCallback+0x8c>
}
 800c9ac:	bf00      	nop
 800c9ae:	3710      	adds	r7, #16
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}
 800c9b4:	200104e0 	.word	0x200104e0
 800c9b8:	200187a0 	.word	0x200187a0
 800c9bc:	08016f10 	.word	0x08016f10
 800c9c0:	20010680 	.word	0x20010680
 800c9c4:	200080e8 	.word	0x200080e8

0800c9c8 <ADC_Thread>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_ADC_Thread */
void ADC_Thread(void const * argument)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b084      	sub	sp, #16
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS( 500 );
 800c9d0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800c9d4:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
		 if( xSemaphoreTake( adcBinarySemHandle, xMaxExpectedBlockTime ) == pdPASS && I2cC.i2cRecive == 0){
 800c9d6:	4b13      	ldr	r3, [pc, #76]	; (800ca24 <ADC_Thread+0x5c>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	68f9      	ldr	r1, [r7, #12]
 800c9dc:	4618      	mov	r0, r3
 800c9de:	f007 fbd7 	bl	8014190 <xQueueSemaphoreTake>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	2b01      	cmp	r3, #1
 800c9e6:	d1f6      	bne.n	800c9d6 <ADC_Thread+0xe>
 800c9e8:	4b0f      	ldr	r3, [pc, #60]	; (800ca28 <ADC_Thread+0x60>)
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d1f2      	bne.n	800c9d6 <ADC_Thread+0xe>

			/*TODO: send data buffer to FFT data buffer*/
			BaseType_t xStatus;
			xStatus = xQueueSendToBack(adcQueueHandle, &xdatatoSend , 0);
 800c9f0:	4b0e      	ldr	r3, [pc, #56]	; (800ca2c <ADC_Thread+0x64>)
 800c9f2:	6818      	ldr	r0, [r3, #0]
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	490d      	ldr	r1, [pc, #52]	; (800ca30 <ADC_Thread+0x68>)
 800c9fa:	f007 f953 	bl	8013ca4 <xQueueGenericSend>
 800c9fe:	60b8      	str	r0, [r7, #8]
			queueCount = uxQueueMessagesWaiting(adcQueueHandle);
 800ca00:	4b0a      	ldr	r3, [pc, #40]	; (800ca2c <ADC_Thread+0x64>)
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	4618      	mov	r0, r3
 800ca06:	f007 fcd3 	bl	80143b0 <uxQueueMessagesWaiting>
 800ca0a:	4602      	mov	r2, r0
 800ca0c:	4b09      	ldr	r3, [pc, #36]	; (800ca34 <ADC_Thread+0x6c>)
 800ca0e:	601a      	str	r2, [r3, #0]

			//TODO: wakeup FFT Task
			if(xStatus == pdPASS)
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	2b01      	cmp	r3, #1
 800ca14:	d1df      	bne.n	800c9d6 <ADC_Thread+0xe>
			{
				vTaskResume(FFT_TaskHandle);
 800ca16:	4b08      	ldr	r3, [pc, #32]	; (800ca38 <ADC_Thread+0x70>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	f008 f86c 	bl	8014af8 <vTaskResume>
		 if( xSemaphoreTake( adcBinarySemHandle, xMaxExpectedBlockTime ) == pdPASS && I2cC.i2cRecive == 0){
 800ca20:	e7d9      	b.n	800c9d6 <ADC_Thread+0xe>
 800ca22:	bf00      	nop
 800ca24:	2000846c 	.word	0x2000846c
 800ca28:	20018808 	.word	0x20018808
 800ca2c:	2000c4d4 	.word	0x2000c4d4
 800ca30:	20000014 	.word	0x20000014
 800ca34:	20008304 	.word	0x20008304
 800ca38:	20008464 	.word	0x20008464
 800ca3c:	00000000 	.word	0x00000000

0800ca40 <FFT_Thread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FFT_Thread */
void FFT_Thread(void const * argument)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b08a      	sub	sp, #40	; 0x28
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FFT_Thread */
  /* Infinite loop */
  for(;;)
  {
	  BaseType_t xStatus;
	 	  queueCount = uxQueueMessagesWaiting(adcQueueHandle);
 800ca48:	4b97      	ldr	r3, [pc, #604]	; (800cca8 <FFT_Thread+0x268>)
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f007 fcaf 	bl	80143b0 <uxQueueMessagesWaiting>
 800ca52:	4602      	mov	r2, r0
 800ca54:	4b95      	ldr	r3, [pc, #596]	; (800ccac <FFT_Thread+0x26c>)
 800ca56:	601a      	str	r2, [r3, #0]
	 	  if(queueCount!=0){
 800ca58:	4b94      	ldr	r3, [pc, #592]	; (800ccac <FFT_Thread+0x26c>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	f000 837e 	beq.w	800d15e <FFT_Thread+0x71e>
	 			  xStatus = xQueueReceive(adcQueueHandle, &dataRecive, 100);
 800ca62:	4b91      	ldr	r3, [pc, #580]	; (800cca8 <FFT_Thread+0x268>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	2264      	movs	r2, #100	; 0x64
 800ca68:	4991      	ldr	r1, [pc, #580]	; (800ccb0 <FFT_Thread+0x270>)
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f007 faae 	bl	8013fcc <xQueueReceive>
 800ca70:	61f8      	str	r0, [r7, #28]
	 			  queueCount = uxQueueMessagesWaiting(adcQueueHandle);
 800ca72:	4b8d      	ldr	r3, [pc, #564]	; (800cca8 <FFT_Thread+0x268>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	4618      	mov	r0, r3
 800ca78:	f007 fc9a 	bl	80143b0 <uxQueueMessagesWaiting>
 800ca7c:	4602      	mov	r2, r0
 800ca7e:	4b8b      	ldr	r3, [pc, #556]	; (800ccac <FFT_Thread+0x26c>)
 800ca80:	601a      	str	r2, [r3, #0]

	 			HAL_IWDG_Refresh(&hiwdg);
 800ca82:	488c      	ldr	r0, [pc, #560]	; (800ccb4 <FFT_Thread+0x274>)
 800ca84:	f003 fcb5 	bl	80103f2 <HAL_IWDG_Refresh>

	 			//TODO : disable collect data flag
	 			stattisComputingStatus = statisticComputingBUSY;
 800ca88:	4b8b      	ldr	r3, [pc, #556]	; (800ccb8 <FFT_Thread+0x278>)
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	701a      	strb	r2, [r3, #0]

	 			for(uint32_t i = 0; i<dataLength; i++)
 800ca8e:	2300      	movs	r3, #0
 800ca90:	627b      	str	r3, [r7, #36]	; 0x24
 800ca92:	e022      	b.n	800cada <FFT_Thread+0x9a>
	 			{
	 				//recivedata5 = *(dataRecive[0]+i);
	 				rawData[i]=*(dataRecive[0]+i);
 800ca94:	4b86      	ldr	r3, [pc, #536]	; (800ccb0 <FFT_Thread+0x270>)
 800ca96:	681a      	ldr	r2, [r3, #0]
 800ca98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	4413      	add	r3, r2
 800ca9e:	681a      	ldr	r2, [r3, #0]
 800caa0:	4986      	ldr	r1, [pc, #536]	; (800ccbc <FFT_Thread+0x27c>)
 800caa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa4:	009b      	lsls	r3, r3, #2
 800caa6:	440b      	add	r3, r1
 800caa8:	601a      	str	r2, [r3, #0]
	 				FFTdata[i*2] = *(dataRecive[0]+i);
 800caaa:	4b81      	ldr	r3, [pc, #516]	; (800ccb0 <FFT_Thread+0x270>)
 800caac:	681a      	ldr	r2, [r3, #0]
 800caae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cab0:	009b      	lsls	r3, r3, #2
 800cab2:	441a      	add	r2, r3
 800cab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cab6:	005b      	lsls	r3, r3, #1
 800cab8:	6812      	ldr	r2, [r2, #0]
 800caba:	4981      	ldr	r1, [pc, #516]	; (800ccc0 <FFT_Thread+0x280>)
 800cabc:	009b      	lsls	r3, r3, #2
 800cabe:	440b      	add	r3, r1
 800cac0:	601a      	str	r2, [r3, #0]
	 				FFTdata[i*2+1] = 0; // data format like
 800cac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac4:	005b      	lsls	r3, r3, #1
 800cac6:	3301      	adds	r3, #1
 800cac8:	4a7d      	ldr	r2, [pc, #500]	; (800ccc0 <FFT_Thread+0x280>)
 800caca:	009b      	lsls	r3, r3, #2
 800cacc:	4413      	add	r3, r2
 800cace:	f04f 0200 	mov.w	r2, #0
 800cad2:	601a      	str	r2, [r3, #0]
	 			for(uint32_t i = 0; i<dataLength; i++)
 800cad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cad6:	3301      	adds	r3, #1
 800cad8:	627b      	str	r3, [r7, #36]	; 0x24
 800cada:	4b7a      	ldr	r3, [pc, #488]	; (800ccc4 <FFT_Thread+0x284>)
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cae0:	429a      	cmp	r2, r3
 800cae2:	d3d7      	bcc.n	800ca94 <FFT_Thread+0x54>
	 			}

	 			if(xStatus == pdPASS)
 800cae4:	69fb      	ldr	r3, [r7, #28]
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d1ae      	bne.n	800ca48 <FFT_Thread+0x8>
	 			{

	 				/*TODO: Process the data through the CFFT/CIFFT module */
	 				arm_cfft_f32(&arm_cfft_sR_f32_len4096, FFTdata, ifftFlag, doBitReverse);
 800caea:	4b77      	ldr	r3, [pc, #476]	; (800ccc8 <FFT_Thread+0x288>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	b2da      	uxtb	r2, r3
 800caf0:	4b76      	ldr	r3, [pc, #472]	; (800cccc <FFT_Thread+0x28c>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	b2db      	uxtb	r3, r3
 800caf6:	4972      	ldr	r1, [pc, #456]	; (800ccc0 <FFT_Thread+0x280>)
 800caf8:	4875      	ldr	r0, [pc, #468]	; (800ccd0 <FFT_Thread+0x290>)
 800cafa:	f7fd fabe 	bl	800a07a <arm_cfft_f32>

	 				/*TODO: Process the data through the Complex Magnitude Module for
	 				calculating the magnitude at each bin */
	 				arm_cmplx_mag_f32(FFTdata, FFTRawData, fftSize);
 800cafe:	4b75      	ldr	r3, [pc, #468]	; (800ccd4 <FFT_Thread+0x294>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	461a      	mov	r2, r3
 800cb04:	4974      	ldr	r1, [pc, #464]	; (800ccd8 <FFT_Thread+0x298>)
 800cb06:	486e      	ldr	r0, [pc, #440]	; (800ccc0 <FFT_Thread+0x280>)
 800cb08:	f7fb fda4 	bl	8008654 <arm_cmplx_mag_f32>

	 				/*TODO: Calculates maxValue and returns corresponding BIN value */
	 				arm_max_f32(FFTRawData, 6, &FFTmaxValue, &FFTMaxValueIndex);
 800cb0c:	4b73      	ldr	r3, [pc, #460]	; (800ccdc <FFT_Thread+0x29c>)
 800cb0e:	4a74      	ldr	r2, [pc, #464]	; (800cce0 <FFT_Thread+0x2a0>)
 800cb10:	2106      	movs	r1, #6
 800cb12:	4871      	ldr	r0, [pc, #452]	; (800ccd8 <FFT_Thread+0x298>)
 800cb14:	f7fb fe5e 	bl	80087d4 <arm_max_f32>
	 				 *
	 				 * */

	 				//2021/0218/George
	 				//TODO: Calculate displacement the max value condition is small than 20Hz
	 				FFTMaxValueIndex = ( FFTMaxValueIndex == 0 ) ? FFTMaxValueIndex+1 : FFTMaxValueIndex;
 800cb18:	4b70      	ldr	r3, [pc, #448]	; (800ccdc <FFT_Thread+0x29c>)
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d103      	bne.n	800cb28 <FFT_Thread+0xe8>
 800cb20:	4b6e      	ldr	r3, [pc, #440]	; (800ccdc <FFT_Thread+0x29c>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	3301      	adds	r3, #1
 800cb26:	e001      	b.n	800cb2c <FFT_Thread+0xec>
 800cb28:	4b6c      	ldr	r3, [pc, #432]	; (800ccdc <FFT_Thread+0x29c>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	4a6b      	ldr	r2, [pc, #428]	; (800ccdc <FFT_Thread+0x29c>)
 800cb2e:	6013      	str	r3, [r2, #0]

	 				//2021/0222/George
	 				//TODO: frequency equal samplingRate / datalength
	 				float frequencyResolution = (float)samplingRate/(float)fftSize;
 800cb30:	4b6c      	ldr	r3, [pc, #432]	; (800cce4 <FFT_Thread+0x2a4>)
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	ee07 3a90 	vmov	s15, r3
 800cb38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb3c:	4b65      	ldr	r3, [pc, #404]	; (800ccd4 <FFT_Thread+0x294>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	ee07 3a90 	vmov	s15, r3
 800cb44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cb48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb4c:	edc7 7a06 	vstr	s15, [r7, #24]

	 				//TODO: max acceleration value (peak) is frequency domain *2/datalength
	 				float AccelerationFFTmaxValue = FFTmaxValue * 2 / dataLength;
 800cb50:	4b63      	ldr	r3, [pc, #396]	; (800cce0 <FFT_Thread+0x2a0>)
 800cb52:	edd3 7a00 	vldr	s15, [r3]
 800cb56:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800cb5a:	4b5a      	ldr	r3, [pc, #360]	; (800ccc4 <FFT_Thread+0x284>)
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	ee07 3a90 	vmov	s15, r3
 800cb62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cb66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb6a:	edc7 7a05 	vstr	s15, [r7, #20]

	 				//TODO: turn acceleration to velocity (peak), should acceleration * g / (2 * pi * f) unit is mm/s
	 				float VelocityFFTmaxValue = AccelerationFFTmaxValue * 9807 /(2 * 3.1415926 * FFTMaxValueIndex * frequencyResolution);
 800cb6e:	edd7 7a05 	vldr	s15, [r7, #20]
 800cb72:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800cce8 <FFT_Thread+0x2a8>
 800cb76:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cb7a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800cb7e:	4b57      	ldr	r3, [pc, #348]	; (800ccdc <FFT_Thread+0x29c>)
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	ee07 3a90 	vmov	s15, r3
 800cb86:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cb8a:	ed9f 6b45 	vldr	d6, [pc, #276]	; 800cca0 <FFT_Thread+0x260>
 800cb8e:	ee27 6b06 	vmul.f64	d6, d7, d6
 800cb92:	edd7 7a06 	vldr	s15, [r7, #24]
 800cb96:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cb9a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800cb9e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800cba2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800cba6:	edc7 7a04 	vstr	s15, [r7, #16]

	 				//TODO: turn velocity to displacement (peak), should / (2 * pi *f) unit mm
	 				float DisplacementFFTmaxValue = VelocityFFTmaxValue /(2 * 3.1415926 * FFTMaxValueIndex * frequencyResolution);
 800cbaa:	edd7 7a04 	vldr	s15, [r7, #16]
 800cbae:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800cbb2:	4b4a      	ldr	r3, [pc, #296]	; (800ccdc <FFT_Thread+0x29c>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	ee07 3a90 	vmov	s15, r3
 800cbba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cbbe:	ed9f 6b38 	vldr	d6, [pc, #224]	; 800cca0 <FFT_Thread+0x260>
 800cbc2:	ee27 6b06 	vmul.f64	d6, d7, d6
 800cbc6:	edd7 7a06 	vldr	s15, [r7, #24]
 800cbca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cbce:	ee26 6b07 	vmul.f64	d6, d6, d7
 800cbd2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800cbd6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800cbda:	edc7 7a03 	vstr	s15, [r7, #12]

	 				//TODO: turn displacement peak to (peak to peak)
	 				float DisplacementP2pFFTmaxValue = DisplacementFFTmaxValue * 2;
 800cbde:	edd7 7a03 	vldr	s15, [r7, #12]
 800cbe2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800cbe6:	edc7 7a02 	vstr	s15, [r7, #8]
	 				//FFTmaxValue = FFTmaxValue*2 / dataLength;



	 				/*TODO: Remove DC component*/
	 				FFTRawData[1] = 0;
 800cbea:	4b3b      	ldr	r3, [pc, #236]	; (800ccd8 <FFT_Thread+0x298>)
 800cbec:	f04f 0200 	mov.w	r2, #0
 800cbf0:	605a      	str	r2, [r3, #4]
	 				FFTRawData[2] = 0;
 800cbf2:	4b39      	ldr	r3, [pc, #228]	; (800ccd8 <FFT_Thread+0x298>)
 800cbf4:	f04f 0200 	mov.w	r2, #0
 800cbf8:	609a      	str	r2, [r3, #8]
	 				FFTRawData[3] = 0;
 800cbfa:	4b37      	ldr	r3, [pc, #220]	; (800ccd8 <FFT_Thread+0x298>)
 800cbfc:	f04f 0200 	mov.w	r2, #0
 800cc00:	60da      	str	r2, [r3, #12]
	 				FFTRawData[4] = 0;
 800cc02:	4b35      	ldr	r3, [pc, #212]	; (800ccd8 <FFT_Thread+0x298>)
 800cc04:	f04f 0200 	mov.w	r2, #0
 800cc08:	611a      	str	r2, [r3, #16]
	 				FFTRawData[5] = 0;
 800cc0a:	4b33      	ldr	r3, [pc, #204]	; (800ccd8 <FFT_Thread+0x298>)
 800cc0c:	f04f 0200 	mov.w	r2, #0
 800cc10:	615a      	str	r2, [r3, #20]
	 				FFTRawData[6] = 0;
 800cc12:	4b31      	ldr	r3, [pc, #196]	; (800ccd8 <FFT_Thread+0x298>)
 800cc14:	f04f 0200 	mov.w	r2, #0
 800cc18:	619a      	str	r2, [r3, #24]
	 				FFTRawData[7] = 0;
 800cc1a:	4b2f      	ldr	r3, [pc, #188]	; (800ccd8 <FFT_Thread+0x298>)
 800cc1c:	f04f 0200 	mov.w	r2, #0
 800cc20:	61da      	str	r2, [r3, #28]
	 				FFTRawData[8] = 0;
 800cc22:	4b2d      	ldr	r3, [pc, #180]	; (800ccd8 <FFT_Thread+0x298>)
 800cc24:	f04f 0200 	mov.w	r2, #0
 800cc28:	621a      	str	r2, [r3, #32]
	 				/*     |                                                                   |
	 				 *     |                  |                             |                  |
	 				 *     |        |         |                             |         |        |
	 				 *  FFT[10] FFT[1000] FFT[1500] FFT[2047] FFT[2048] FFT[2596] FFT[3096] FFT[4086]
	 				 * */
	 				FFTRawData[4088] = 0;
 800cc2a:	4a2b      	ldr	r2, [pc, #172]	; (800ccd8 <FFT_Thread+0x298>)
 800cc2c:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800cc30:	4413      	add	r3, r2
 800cc32:	f04f 0200 	mov.w	r2, #0
 800cc36:	601a      	str	r2, [r3, #0]
	 				FFTRawData[4089] = 0;
 800cc38:	4a27      	ldr	r2, [pc, #156]	; (800ccd8 <FFT_Thread+0x298>)
 800cc3a:	f643 73e4 	movw	r3, #16356	; 0x3fe4
 800cc3e:	4413      	add	r3, r2
 800cc40:	f04f 0200 	mov.w	r2, #0
 800cc44:	601a      	str	r2, [r3, #0]
	 				FFTRawData[4090] = 0;
 800cc46:	4a24      	ldr	r2, [pc, #144]	; (800ccd8 <FFT_Thread+0x298>)
 800cc48:	f643 73e8 	movw	r3, #16360	; 0x3fe8
 800cc4c:	4413      	add	r3, r2
 800cc4e:	f04f 0200 	mov.w	r2, #0
 800cc52:	601a      	str	r2, [r3, #0]
	 				FFTRawData[4091] = 0;
 800cc54:	4a20      	ldr	r2, [pc, #128]	; (800ccd8 <FFT_Thread+0x298>)
 800cc56:	f643 73ec 	movw	r3, #16364	; 0x3fec
 800cc5a:	4413      	add	r3, r2
 800cc5c:	f04f 0200 	mov.w	r2, #0
 800cc60:	601a      	str	r2, [r3, #0]
	 				FFTRawData[4092] = 0;
 800cc62:	4a1d      	ldr	r2, [pc, #116]	; (800ccd8 <FFT_Thread+0x298>)
 800cc64:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 800cc68:	4413      	add	r3, r2
 800cc6a:	f04f 0200 	mov.w	r2, #0
 800cc6e:	601a      	str	r2, [r3, #0]
	 				FFTRawData[4093] = 0;
 800cc70:	4a19      	ldr	r2, [pc, #100]	; (800ccd8 <FFT_Thread+0x298>)
 800cc72:	f643 73f4 	movw	r3, #16372	; 0x3ff4
 800cc76:	4413      	add	r3, r2
 800cc78:	f04f 0200 	mov.w	r2, #0
 800cc7c:	601a      	str	r2, [r3, #0]
	 				FFTRawData[4094] = 0;
 800cc7e:	4a16      	ldr	r2, [pc, #88]	; (800ccd8 <FFT_Thread+0x298>)
 800cc80:	f643 73f8 	movw	r3, #16376	; 0x3ff8
 800cc84:	4413      	add	r3, r2
 800cc86:	f04f 0200 	mov.w	r2, #0
 800cc8a:	601a      	str	r2, [r3, #0]
	 				FFTRawData[4095] = 0;
 800cc8c:	4a12      	ldr	r2, [pc, #72]	; (800ccd8 <FFT_Thread+0x298>)
 800cc8e:	f643 73fc 	movw	r3, #16380	; 0x3ffc
 800cc92:	4413      	add	r3, r2
 800cc94:	f04f 0200 	mov.w	r2, #0
 800cc98:	601a      	str	r2, [r3, #0]


	 				/* focus broad band functionality */
					for(int i =0; i<sizeof(FreqSettingValueList)/sizeof(FreqMaxMin); i++)
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	623b      	str	r3, [r7, #32]
 800cc9e:	e036      	b.n	800cd0e <FFT_Thread+0x2ce>
 800cca0:	4d12d84a 	.word	0x4d12d84a
 800cca4:	401921fb 	.word	0x401921fb
 800cca8:	2000c4d4 	.word	0x2000c4d4
 800ccac:	20008304 	.word	0x20008304
 800ccb0:	2001886c 	.word	0x2001886c
 800ccb4:	20008308 	.word	0x20008308
 800ccb8:	2000033c 	.word	0x2000033c
 800ccbc:	2000c4dc 	.word	0x2000c4dc
 800ccc0:	20010720 	.word	0x20010720
 800ccc4:	20000334 	.word	0x20000334
 800ccc8:	20000324 	.word	0x20000324
 800cccc:	20000010 	.word	0x20000010
 800ccd0:	08020eb8 	.word	0x08020eb8
 800ccd4:	2000000c 	.word	0x2000000c
 800ccd8:	20008474 	.word	0x20008474
 800ccdc:	20000328 	.word	0x20000328
 800cce0:	20008468 	.word	0x20008468
 800cce4:	20000008 	.word	0x20000008
 800cce8:	46193c00 	.word	0x46193c00
					{
						settingValue = (&freqSettingValueList.range1+i);
 800ccec:	6a3b      	ldr	r3, [r7, #32]
 800ccee:	00db      	lsls	r3, r3, #3
 800ccf0:	4ab1      	ldr	r2, [pc, #708]	; (800cfb8 <FFT_Thread+0x578>)
 800ccf2:	4413      	add	r3, r2
 800ccf4:	4ab1      	ldr	r2, [pc, #708]	; (800cfbc <FFT_Thread+0x57c>)
 800ccf6:	6013      	str	r3, [r2, #0]
						Calculate_FreqBandRMS(FFTRawData, settingValue, i);
 800ccf8:	4bb0      	ldr	r3, [pc, #704]	; (800cfbc <FFT_Thread+0x57c>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	6a3a      	ldr	r2, [r7, #32]
 800ccfe:	b252      	sxtb	r2, r2
 800cd00:	4619      	mov	r1, r3
 800cd02:	48af      	ldr	r0, [pc, #700]	; (800cfc0 <FFT_Thread+0x580>)
 800cd04:	f7fe fd24 	bl	800b750 <Calculate_FreqBandRMS>
					for(int i =0; i<sizeof(FreqSettingValueList)/sizeof(FreqMaxMin); i++)
 800cd08:	6a3b      	ldr	r3, [r7, #32]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	623b      	str	r3, [r7, #32]
 800cd0e:	6a3b      	ldr	r3, [r7, #32]
 800cd10:	2b02      	cmp	r3, #2
 800cd12:	d9eb      	bls.n	800ccec <FFT_Thread+0x2ac>
					}
					/* focus broad band functionality */


	 				/*TODO: Calculate math function*/
	 				statistic_value.Statistic_FreqOvall = Calculate_FreqOverAll(FFTRawData, dataLength);
 800cd14:	4bab      	ldr	r3, [pc, #684]	; (800cfc4 <FFT_Thread+0x584>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	4619      	mov	r1, r3
 800cd1a:	48a9      	ldr	r0, [pc, #676]	; (800cfc0 <FFT_Thread+0x580>)
 800cd1c:	f7fe ff7c 	bl	800bc18 <Calculate_FreqOverAll>
 800cd20:	eef0 7a40 	vmov.f32	s15, s0
 800cd24:	4ba8      	ldr	r3, [pc, #672]	; (800cfc8 <FFT_Thread+0x588>)
 800cd26:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	 				arm_max_f32(statisticDataSet, dataLength, &statistic_value.Statistic_max, &maxtestIndex);
 800cd2a:	4ba8      	ldr	r3, [pc, #672]	; (800cfcc <FFT_Thread+0x58c>)
 800cd2c:	6818      	ldr	r0, [r3, #0]
 800cd2e:	4ba5      	ldr	r3, [pc, #660]	; (800cfc4 <FFT_Thread+0x584>)
 800cd30:	6819      	ldr	r1, [r3, #0]
 800cd32:	4ba7      	ldr	r3, [pc, #668]	; (800cfd0 <FFT_Thread+0x590>)
 800cd34:	4aa4      	ldr	r2, [pc, #656]	; (800cfc8 <FFT_Thread+0x588>)
 800cd36:	f7fb fd4d 	bl	80087d4 <arm_max_f32>
	 				arm_min_f32(statisticDataSet, dataLength, &statistic_value.Statistic_min, &mintestIndex);
 800cd3a:	4ba4      	ldr	r3, [pc, #656]	; (800cfcc <FFT_Thread+0x58c>)
 800cd3c:	6818      	ldr	r0, [r3, #0]
 800cd3e:	4ba1      	ldr	r3, [pc, #644]	; (800cfc4 <FFT_Thread+0x584>)
 800cd40:	6819      	ldr	r1, [r3, #0]
 800cd42:	4ba4      	ldr	r3, [pc, #656]	; (800cfd4 <FFT_Thread+0x594>)
 800cd44:	4aa4      	ldr	r2, [pc, #656]	; (800cfd8 <FFT_Thread+0x598>)
 800cd46:	f7fb fe4a 	bl	80089de <arm_min_f32>
	 				arm_var_f32(statisticDataSet, dataLength, &statistic_value.Statistic_var);
 800cd4a:	4ba0      	ldr	r3, [pc, #640]	; (800cfcc <FFT_Thread+0x58c>)
 800cd4c:	6818      	ldr	r0, [r3, #0]
 800cd4e:	4b9d      	ldr	r3, [pc, #628]	; (800cfc4 <FFT_Thread+0x584>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	4aa2      	ldr	r2, [pc, #648]	; (800cfdc <FFT_Thread+0x59c>)
 800cd54:	4619      	mov	r1, r3
 800cd56:	f7fc f889 	bl	8008e6c <arm_var_f32>
	 				arm_rms_f32(statisticDataSet, dataLength, &statistic_value.Statistic_rms);
 800cd5a:	4b9c      	ldr	r3, [pc, #624]	; (800cfcc <FFT_Thread+0x58c>)
 800cd5c:	6818      	ldr	r0, [r3, #0]
 800cd5e:	4b99      	ldr	r3, [pc, #612]	; (800cfc4 <FFT_Thread+0x584>)
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	4a9f      	ldr	r2, [pc, #636]	; (800cfe0 <FFT_Thread+0x5a0>)
 800cd64:	4619      	mov	r1, r3
 800cd66:	f7fb fef2 	bl	8008b4e <arm_rms_f32>
	 				arm_mean_f32(statisticDataSet, dataLength, &statistic_value.Statistic_mean);
 800cd6a:	4b98      	ldr	r3, [pc, #608]	; (800cfcc <FFT_Thread+0x58c>)
 800cd6c:	6818      	ldr	r0, [r3, #0]
 800cd6e:	4b95      	ldr	r3, [pc, #596]	; (800cfc4 <FFT_Thread+0x584>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	4a9c      	ldr	r2, [pc, #624]	; (800cfe4 <FFT_Thread+0x5a4>)
 800cd74:	4619      	mov	r1, r3
 800cd76:	f7fb fdc3 	bl	8008900 <arm_mean_f32>
	 				arm_std_f32(statisticDataSet, dataLength, &statistic_value.Statistic_std);
 800cd7a:	4b94      	ldr	r3, [pc, #592]	; (800cfcc <FFT_Thread+0x58c>)
 800cd7c:	6818      	ldr	r0, [r3, #0]
 800cd7e:	4b91      	ldr	r3, [pc, #580]	; (800cfc4 <FFT_Thread+0x584>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	4a99      	ldr	r2, [pc, #612]	; (800cfe8 <FFT_Thread+0x5a8>)
 800cd84:	4619      	mov	r1, r3
 800cd86:	f7fb ff89 	bl	8008c9c <arm_std_f32>
	 				statistic_value.Statistic_crestFactor = statistic_value.Statistic_max/statistic_value.Statistic_rms;
 800cd8a:	4b8f      	ldr	r3, [pc, #572]	; (800cfc8 <FFT_Thread+0x588>)
 800cd8c:	edd3 6a00 	vldr	s13, [r3]
 800cd90:	4b8d      	ldr	r3, [pc, #564]	; (800cfc8 <FFT_Thread+0x588>)
 800cd92:	ed93 7a03 	vldr	s14, [r3, #12]
 800cd96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd9a:	4b8b      	ldr	r3, [pc, #556]	; (800cfc8 <FFT_Thread+0x588>)
 800cd9c:	edc3 7a07 	vstr	s15, [r3, #28]
	 				statistic_value.Statistic_p2p = statistic_value.Statistic_max - statistic_value.Statistic_min;
 800cda0:	4b89      	ldr	r3, [pc, #548]	; (800cfc8 <FFT_Thread+0x588>)
 800cda2:	ed93 7a00 	vldr	s14, [r3]
 800cda6:	4b88      	ldr	r3, [pc, #544]	; (800cfc8 <FFT_Thread+0x588>)
 800cda8:	edd3 7a01 	vldr	s15, [r3, #4]
 800cdac:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdb0:	4b85      	ldr	r3, [pc, #532]	; (800cfc8 <FFT_Thread+0x588>)
 800cdb2:	edc3 7a06 	vstr	s15, [r3, #24]
	 				//2021/02/01/George start compute
	 				/*TODO: Calculate skewness and kurtosis will cause delay*/
	 				statistic_value.Statistic_kurtosis = Calculate_kurtosis(statisticDataSet, dataLength);
 800cdb6:	4b85      	ldr	r3, [pc, #532]	; (800cfcc <FFT_Thread+0x58c>)
 800cdb8:	681a      	ldr	r2, [r3, #0]
 800cdba:	4b82      	ldr	r3, [pc, #520]	; (800cfc4 <FFT_Thread+0x584>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4619      	mov	r1, r3
 800cdc0:	4610      	mov	r0, r2
 800cdc2:	f7fe fefc 	bl	800bbbe <Calculate_kurtosis>
 800cdc6:	eef0 7a40 	vmov.f32	s15, s0
 800cdca:	4b7f      	ldr	r3, [pc, #508]	; (800cfc8 <FFT_Thread+0x588>)
 800cdcc:	edc3 7a08 	vstr	s15, [r3, #32]
	 				statistic_value.Statistic_skewness = Calculate_skewness(statisticDataSet, dataLength);
 800cdd0:	4b7e      	ldr	r3, [pc, #504]	; (800cfcc <FFT_Thread+0x58c>)
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	4b7b      	ldr	r3, [pc, #492]	; (800cfc4 <FFT_Thread+0x584>)
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	4619      	mov	r1, r3
 800cdda:	4610      	mov	r0, r2
 800cddc:	f7fe fea1 	bl	800bb22 <Calculate_skewness>
 800cde0:	eef0 7a40 	vmov.f32	s15, s0
 800cde4:	4b78      	ldr	r3, [pc, #480]	; (800cfc8 <FFT_Thread+0x588>)
 800cde6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	 				/*TODO: to calculate 3 times moving average*/
	 				averageTimes++;
 800cdea:	4b80      	ldr	r3, [pc, #512]	; (800cfec <FFT_Thread+0x5ac>)
 800cdec:	781b      	ldrb	r3, [r3, #0]
 800cdee:	3301      	adds	r3, #1
 800cdf0:	b2da      	uxtb	r2, r3
 800cdf2:	4b7e      	ldr	r3, [pc, #504]	; (800cfec <FFT_Thread+0x5ac>)
 800cdf4:	701a      	strb	r2, [r3, #0]


	 				//2021/0203/George
	 				//TODO:new parameter p2p
	 				if(averageTimes == 1)
 800cdf6:	4b7d      	ldr	r3, [pc, #500]	; (800cfec <FFT_Thread+0x5ac>)
 800cdf8:	781b      	ldrb	r3, [r3, #0]
 800cdfa:	2b01      	cmp	r3, #1
 800cdfc:	d13b      	bne.n	800ce76 <FFT_Thread+0x436>
	 				{
	 					statistic_value.Statistic_max_Temp = statistic_value.Statistic_max;
 800cdfe:	4b72      	ldr	r3, [pc, #456]	; (800cfc8 <FFT_Thread+0x588>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	4a71      	ldr	r2, [pc, #452]	; (800cfc8 <FFT_Thread+0x588>)
 800ce04:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	 					statistic_value.Statistic_min_Temp = statistic_value.Statistic_min;
 800ce08:	4b6f      	ldr	r3, [pc, #444]	; (800cfc8 <FFT_Thread+0x588>)
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	4a6e      	ldr	r2, [pc, #440]	; (800cfc8 <FFT_Thread+0x588>)
 800ce0e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	 					statistic_value.Statistic_p2p_Temp = statistic_value.Statistic_p2p;
 800ce12:	4b6d      	ldr	r3, [pc, #436]	; (800cfc8 <FFT_Thread+0x588>)
 800ce14:	699b      	ldr	r3, [r3, #24]
 800ce16:	4a6c      	ldr	r2, [pc, #432]	; (800cfc8 <FFT_Thread+0x588>)
 800ce18:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
	 					statistic_value.Statistic_var_Temp = statistic_value.Statistic_var;
 800ce1c:	4b6a      	ldr	r3, [pc, #424]	; (800cfc8 <FFT_Thread+0x588>)
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	4a69      	ldr	r2, [pc, #420]	; (800cfc8 <FFT_Thread+0x588>)
 800ce22:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
	 					statistic_value.Statistic_rms_Temp = statistic_value.Statistic_rms;
 800ce26:	4b68      	ldr	r3, [pc, #416]	; (800cfc8 <FFT_Thread+0x588>)
 800ce28:	68db      	ldr	r3, [r3, #12]
 800ce2a:	4a67      	ldr	r2, [pc, #412]	; (800cfc8 <FFT_Thread+0x588>)
 800ce2c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	 					statistic_value.Statistic_mean_Temp = statistic_value.Statistic_mean;
 800ce30:	4b65      	ldr	r3, [pc, #404]	; (800cfc8 <FFT_Thread+0x588>)
 800ce32:	691b      	ldr	r3, [r3, #16]
 800ce34:	4a64      	ldr	r2, [pc, #400]	; (800cfc8 <FFT_Thread+0x588>)
 800ce36:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	 					statistic_value.Statistic_std_Temp = statistic_value.Statistic_std;
 800ce3a:	4b63      	ldr	r3, [pc, #396]	; (800cfc8 <FFT_Thread+0x588>)
 800ce3c:	695b      	ldr	r3, [r3, #20]
 800ce3e:	4a62      	ldr	r2, [pc, #392]	; (800cfc8 <FFT_Thread+0x588>)
 800ce40:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
	 					statistic_value.Statistic_FreqOvall_Temp = statistic_value.Statistic_FreqOvall;
 800ce44:	4b60      	ldr	r3, [pc, #384]	; (800cfc8 <FFT_Thread+0x588>)
 800ce46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce48:	4a5f      	ldr	r2, [pc, #380]	; (800cfc8 <FFT_Thread+0x588>)
 800ce4a:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
	 					statistic_value.Statistic_crestFactor_Temp = statistic_value.Statistic_crestFactor;
 800ce4e:	4b5e      	ldr	r3, [pc, #376]	; (800cfc8 <FFT_Thread+0x588>)
 800ce50:	69db      	ldr	r3, [r3, #28]
 800ce52:	4a5d      	ldr	r2, [pc, #372]	; (800cfc8 <FFT_Thread+0x588>)
 800ce54:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
	 					statistic_value.Statistic_SpeedOvall_Temp = statistic_value.Statistic_SpeedOvall;
 800ce58:	4b5b      	ldr	r3, [pc, #364]	; (800cfc8 <FFT_Thread+0x588>)
 800ce5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce5c:	4a5a      	ldr	r2, [pc, #360]	; (800cfc8 <FFT_Thread+0x588>)
 800ce5e:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	 					statistic_value.Statistic_kurtosis_Temp = statistic_value.Statistic_kurtosis;
 800ce62:	4b59      	ldr	r3, [pc, #356]	; (800cfc8 <FFT_Thread+0x588>)
 800ce64:	6a1b      	ldr	r3, [r3, #32]
 800ce66:	4a58      	ldr	r2, [pc, #352]	; (800cfc8 <FFT_Thread+0x588>)
 800ce68:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
	 					statistic_value.Statistic_skewness_Temp = statistic_value.Statistic_skewness;
 800ce6c:	4b56      	ldr	r3, [pc, #344]	; (800cfc8 <FFT_Thread+0x588>)
 800ce6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce70:	4a55      	ldr	r2, [pc, #340]	; (800cfc8 <FFT_Thread+0x588>)
 800ce72:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
	 				}
	 				if(averageTimes == 2)
 800ce76:	4b5d      	ldr	r3, [pc, #372]	; (800cfec <FFT_Thread+0x5ac>)
 800ce78:	781b      	ldrb	r3, [r3, #0]
 800ce7a:	2b02      	cmp	r3, #2
 800ce7c:	f040 8084 	bne.w	800cf88 <FFT_Thread+0x548>
	 				{
	 					statistic_value.Statistic_max_Temp += statistic_value.Statistic_max;
 800ce80:	4b51      	ldr	r3, [pc, #324]	; (800cfc8 <FFT_Thread+0x588>)
 800ce82:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800ce86:	4b50      	ldr	r3, [pc, #320]	; (800cfc8 <FFT_Thread+0x588>)
 800ce88:	edd3 7a00 	vldr	s15, [r3]
 800ce8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ce90:	4b4d      	ldr	r3, [pc, #308]	; (800cfc8 <FFT_Thread+0x588>)
 800ce92:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
	 					statistic_value.Statistic_min_Temp += statistic_value.Statistic_min;
 800ce96:	4b4c      	ldr	r3, [pc, #304]	; (800cfc8 <FFT_Thread+0x588>)
 800ce98:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 800ce9c:	4b4a      	ldr	r3, [pc, #296]	; (800cfc8 <FFT_Thread+0x588>)
 800ce9e:	edd3 7a01 	vldr	s15, [r3, #4]
 800cea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cea6:	4b48      	ldr	r3, [pc, #288]	; (800cfc8 <FFT_Thread+0x588>)
 800cea8:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
	 					statistic_value.Statistic_p2p_Temp += statistic_value.Statistic_p2p;
 800ceac:	4b46      	ldr	r3, [pc, #280]	; (800cfc8 <FFT_Thread+0x588>)
 800ceae:	ed93 7a3b 	vldr	s14, [r3, #236]	; 0xec
 800ceb2:	4b45      	ldr	r3, [pc, #276]	; (800cfc8 <FFT_Thread+0x588>)
 800ceb4:	edd3 7a06 	vldr	s15, [r3, #24]
 800ceb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cebc:	4b42      	ldr	r3, [pc, #264]	; (800cfc8 <FFT_Thread+0x588>)
 800cebe:	edc3 7a3b 	vstr	s15, [r3, #236]	; 0xec
	 					statistic_value.Statistic_var_Temp += statistic_value.Statistic_var;
 800cec2:	4b41      	ldr	r3, [pc, #260]	; (800cfc8 <FFT_Thread+0x588>)
 800cec4:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800cec8:	4b3f      	ldr	r3, [pc, #252]	; (800cfc8 <FFT_Thread+0x588>)
 800ceca:	edd3 7a02 	vldr	s15, [r3, #8]
 800cece:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ced2:	4b3d      	ldr	r3, [pc, #244]	; (800cfc8 <FFT_Thread+0x588>)
 800ced4:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
	 					statistic_value.Statistic_rms_Temp += statistic_value.Statistic_rms;
 800ced8:	4b3b      	ldr	r3, [pc, #236]	; (800cfc8 <FFT_Thread+0x588>)
 800ceda:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
 800cede:	4b3a      	ldr	r3, [pc, #232]	; (800cfc8 <FFT_Thread+0x588>)
 800cee0:	edd3 7a03 	vldr	s15, [r3, #12]
 800cee4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cee8:	4b37      	ldr	r3, [pc, #220]	; (800cfc8 <FFT_Thread+0x588>)
 800ceea:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
	 					statistic_value.Statistic_mean_Temp += statistic_value.Statistic_mean;
 800ceee:	4b36      	ldr	r3, [pc, #216]	; (800cfc8 <FFT_Thread+0x588>)
 800cef0:	ed93 7a39 	vldr	s14, [r3, #228]	; 0xe4
 800cef4:	4b34      	ldr	r3, [pc, #208]	; (800cfc8 <FFT_Thread+0x588>)
 800cef6:	edd3 7a04 	vldr	s15, [r3, #16]
 800cefa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cefe:	4b32      	ldr	r3, [pc, #200]	; (800cfc8 <FFT_Thread+0x588>)
 800cf00:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
	 					statistic_value.Statistic_std_Temp += statistic_value.Statistic_std;
 800cf04:	4b30      	ldr	r3, [pc, #192]	; (800cfc8 <FFT_Thread+0x588>)
 800cf06:	ed93 7a3a 	vldr	s14, [r3, #232]	; 0xe8
 800cf0a:	4b2f      	ldr	r3, [pc, #188]	; (800cfc8 <FFT_Thread+0x588>)
 800cf0c:	edd3 7a05 	vldr	s15, [r3, #20]
 800cf10:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf14:	4b2c      	ldr	r3, [pc, #176]	; (800cfc8 <FFT_Thread+0x588>)
 800cf16:	edc3 7a3a 	vstr	s15, [r3, #232]	; 0xe8
	 					statistic_value.Statistic_FreqOvall_Temp += statistic_value.Statistic_FreqOvall;
 800cf1a:	4b2b      	ldr	r3, [pc, #172]	; (800cfc8 <FFT_Thread+0x588>)
 800cf1c:	ed93 7a3f 	vldr	s14, [r3, #252]	; 0xfc
 800cf20:	4b29      	ldr	r3, [pc, #164]	; (800cfc8 <FFT_Thread+0x588>)
 800cf22:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800cf26:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf2a:	4b27      	ldr	r3, [pc, #156]	; (800cfc8 <FFT_Thread+0x588>)
 800cf2c:	edc3 7a3f 	vstr	s15, [r3, #252]	; 0xfc
	 					statistic_value.Statistic_crestFactor_Temp += statistic_value.Statistic_crestFactor;
 800cf30:	4b25      	ldr	r3, [pc, #148]	; (800cfc8 <FFT_Thread+0x588>)
 800cf32:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 800cf36:	4b24      	ldr	r3, [pc, #144]	; (800cfc8 <FFT_Thread+0x588>)
 800cf38:	edd3 7a07 	vldr	s15, [r3, #28]
 800cf3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf40:	4b21      	ldr	r3, [pc, #132]	; (800cfc8 <FFT_Thread+0x588>)
 800cf42:	edc3 7a3c 	vstr	s15, [r3, #240]	; 0xf0
	 					statistic_value.Statistic_SpeedOvall_Temp += statistic_value.Statistic_SpeedOvall;
 800cf46:	4b20      	ldr	r3, [pc, #128]	; (800cfc8 <FFT_Thread+0x588>)
 800cf48:	ed93 7a40 	vldr	s14, [r3, #256]	; 0x100
 800cf4c:	4b1e      	ldr	r3, [pc, #120]	; (800cfc8 <FFT_Thread+0x588>)
 800cf4e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800cf52:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf56:	4b1c      	ldr	r3, [pc, #112]	; (800cfc8 <FFT_Thread+0x588>)
 800cf58:	edc3 7a40 	vstr	s15, [r3, #256]	; 0x100
	 					statistic_value.Statistic_kurtosis_Temp += statistic_value.Statistic_kurtosis;
 800cf5c:	4b1a      	ldr	r3, [pc, #104]	; (800cfc8 <FFT_Thread+0x588>)
 800cf5e:	ed93 7a3d 	vldr	s14, [r3, #244]	; 0xf4
 800cf62:	4b19      	ldr	r3, [pc, #100]	; (800cfc8 <FFT_Thread+0x588>)
 800cf64:	edd3 7a08 	vldr	s15, [r3, #32]
 800cf68:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf6c:	4b16      	ldr	r3, [pc, #88]	; (800cfc8 <FFT_Thread+0x588>)
 800cf6e:	edc3 7a3d 	vstr	s15, [r3, #244]	; 0xf4
	 					statistic_value.Statistic_skewness_Temp += statistic_value.Statistic_skewness;
 800cf72:	4b15      	ldr	r3, [pc, #84]	; (800cfc8 <FFT_Thread+0x588>)
 800cf74:	ed93 7a3e 	vldr	s14, [r3, #248]	; 0xf8
 800cf78:	4b13      	ldr	r3, [pc, #76]	; (800cfc8 <FFT_Thread+0x588>)
 800cf7a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800cf7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cf82:	4b11      	ldr	r3, [pc, #68]	; (800cfc8 <FFT_Thread+0x588>)
 800cf84:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8
	 				}
	 				if(averageTimes == 3)
 800cf88:	4b18      	ldr	r3, [pc, #96]	; (800cfec <FFT_Thread+0x5ac>)
 800cf8a:	781b      	ldrb	r3, [r3, #0]
 800cf8c:	2b03      	cmp	r3, #3
 800cf8e:	f040 80dd 	bne.w	800d14c <FFT_Thread+0x70c>
	 				{
	 					statistic_value.Statistic_max = (statistic_value.Statistic_max_Temp +
 800cf92:	4b0d      	ldr	r3, [pc, #52]	; (800cfc8 <FFT_Thread+0x588>)
 800cf94:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
	 							statistic_value.Statistic_max) / 3;
 800cf98:	4b0b      	ldr	r3, [pc, #44]	; (800cfc8 <FFT_Thread+0x588>)
 800cf9a:	edd3 7a00 	vldr	s15, [r3]
	 					statistic_value.Statistic_max = (statistic_value.Statistic_max_Temp +
 800cf9e:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_max) / 3;
 800cfa2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800cfa6:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_max = (statistic_value.Statistic_max_Temp +
 800cfaa:	4b07      	ldr	r3, [pc, #28]	; (800cfc8 <FFT_Thread+0x588>)
 800cfac:	edc3 7a00 	vstr	s15, [r3]
	 					statistic_value.Statistic_min = (statistic_value.Statistic_min_Temp +
 800cfb0:	4b05      	ldr	r3, [pc, #20]	; (800cfc8 <FFT_Thread+0x588>)
 800cfb2:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 800cfb6:	e01b      	b.n	800cff0 <FFT_Thread+0x5b0>
 800cfb8:	200080d0 	.word	0x200080d0
 800cfbc:	20000338 	.word	0x20000338
 800cfc0:	20008474 	.word	0x20008474
 800cfc4:	20000334 	.word	0x20000334
 800cfc8:	200080e8 	.word	0x200080e8
 800cfcc:	20008200 	.word	0x20008200
 800cfd0:	2000032c 	.word	0x2000032c
 800cfd4:	20000330 	.word	0x20000330
 800cfd8:	200080ec 	.word	0x200080ec
 800cfdc:	200080f0 	.word	0x200080f0
 800cfe0:	200080f4 	.word	0x200080f4
 800cfe4:	200080f8 	.word	0x200080f8
 800cfe8:	200080fc 	.word	0x200080fc
 800cfec:	2000031c 	.word	0x2000031c
	 							statistic_value.Statistic_min) / 3;
 800cff0:	4b5d      	ldr	r3, [pc, #372]	; (800d168 <FFT_Thread+0x728>)
 800cff2:	edd3 7a01 	vldr	s15, [r3, #4]
	 					statistic_value.Statistic_min = (statistic_value.Statistic_min_Temp +
 800cff6:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_min) / 3;
 800cffa:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800cffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_min = (statistic_value.Statistic_min_Temp +
 800d002:	4b59      	ldr	r3, [pc, #356]	; (800d168 <FFT_Thread+0x728>)
 800d004:	edc3 7a01 	vstr	s15, [r3, #4]
	 					statistic_value.Statistic_p2p = (statistic_value.Statistic_p2p_Temp +
 800d008:	4b57      	ldr	r3, [pc, #348]	; (800d168 <FFT_Thread+0x728>)
 800d00a:	ed93 7a3b 	vldr	s14, [r3, #236]	; 0xec
								statistic_value.Statistic_p2p) / 3;
 800d00e:	4b56      	ldr	r3, [pc, #344]	; (800d168 <FFT_Thread+0x728>)
 800d010:	edd3 7a06 	vldr	s15, [r3, #24]
	 					statistic_value.Statistic_p2p = (statistic_value.Statistic_p2p_Temp +
 800d014:	ee37 7a27 	vadd.f32	s14, s14, s15
								statistic_value.Statistic_p2p) / 3;
 800d018:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d01c:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_p2p = (statistic_value.Statistic_p2p_Temp +
 800d020:	4b51      	ldr	r3, [pc, #324]	; (800d168 <FFT_Thread+0x728>)
 800d022:	edc3 7a06 	vstr	s15, [r3, #24]
	 					statistic_value.Statistic_var = (statistic_value.Statistic_var_Temp +
 800d026:	4b50      	ldr	r3, [pc, #320]	; (800d168 <FFT_Thread+0x728>)
 800d028:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
	 							statistic_value.Statistic_var) / 3;
 800d02c:	4b4e      	ldr	r3, [pc, #312]	; (800d168 <FFT_Thread+0x728>)
 800d02e:	edd3 7a02 	vldr	s15, [r3, #8]
	 					statistic_value.Statistic_var = (statistic_value.Statistic_var_Temp +
 800d032:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_var) / 3;
 800d036:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d03a:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_var = (statistic_value.Statistic_var_Temp +
 800d03e:	4b4a      	ldr	r3, [pc, #296]	; (800d168 <FFT_Thread+0x728>)
 800d040:	edc3 7a02 	vstr	s15, [r3, #8]
	 					statistic_value.Statistic_rms = (statistic_value.Statistic_rms_Temp +
 800d044:	4b48      	ldr	r3, [pc, #288]	; (800d168 <FFT_Thread+0x728>)
 800d046:	ed93 7a38 	vldr	s14, [r3, #224]	; 0xe0
	 							statistic_value.Statistic_rms) / 3;
 800d04a:	4b47      	ldr	r3, [pc, #284]	; (800d168 <FFT_Thread+0x728>)
 800d04c:	edd3 7a03 	vldr	s15, [r3, #12]
	 					statistic_value.Statistic_rms = (statistic_value.Statistic_rms_Temp +
 800d050:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_rms) / 3;
 800d054:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d058:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_rms = (statistic_value.Statistic_rms_Temp +
 800d05c:	4b42      	ldr	r3, [pc, #264]	; (800d168 <FFT_Thread+0x728>)
 800d05e:	edc3 7a03 	vstr	s15, [r3, #12]
	 					statistic_value.Statistic_mean = (statistic_value.Statistic_mean_Temp +
 800d062:	4b41      	ldr	r3, [pc, #260]	; (800d168 <FFT_Thread+0x728>)
 800d064:	ed93 7a39 	vldr	s14, [r3, #228]	; 0xe4
	 							statistic_value.Statistic_mean) / 3;
 800d068:	4b3f      	ldr	r3, [pc, #252]	; (800d168 <FFT_Thread+0x728>)
 800d06a:	edd3 7a04 	vldr	s15, [r3, #16]
	 					statistic_value.Statistic_mean = (statistic_value.Statistic_mean_Temp +
 800d06e:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_mean) / 3;
 800d072:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d076:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_mean = (statistic_value.Statistic_mean_Temp +
 800d07a:	4b3b      	ldr	r3, [pc, #236]	; (800d168 <FFT_Thread+0x728>)
 800d07c:	edc3 7a04 	vstr	s15, [r3, #16]
	 					statistic_value.Statistic_std = (statistic_value.Statistic_std_Temp +
 800d080:	4b39      	ldr	r3, [pc, #228]	; (800d168 <FFT_Thread+0x728>)
 800d082:	ed93 7a3a 	vldr	s14, [r3, #232]	; 0xe8
	 							statistic_value.Statistic_std) / 3;
 800d086:	4b38      	ldr	r3, [pc, #224]	; (800d168 <FFT_Thread+0x728>)
 800d088:	edd3 7a05 	vldr	s15, [r3, #20]
	 					statistic_value.Statistic_std = (statistic_value.Statistic_std_Temp +
 800d08c:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_std) / 3;
 800d090:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d094:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_std = (statistic_value.Statistic_std_Temp +
 800d098:	4b33      	ldr	r3, [pc, #204]	; (800d168 <FFT_Thread+0x728>)
 800d09a:	edc3 7a05 	vstr	s15, [r3, #20]
	 					statistic_value.Statistic_FreqOvall = (statistic_value.Statistic_FreqOvall_Temp +
 800d09e:	4b32      	ldr	r3, [pc, #200]	; (800d168 <FFT_Thread+0x728>)
 800d0a0:	ed93 7a3f 	vldr	s14, [r3, #252]	; 0xfc
	 							statistic_value.Statistic_FreqOvall) / 3;
 800d0a4:	4b30      	ldr	r3, [pc, #192]	; (800d168 <FFT_Thread+0x728>)
 800d0a6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
	 					statistic_value.Statistic_FreqOvall = (statistic_value.Statistic_FreqOvall_Temp +
 800d0aa:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_FreqOvall) / 3;
 800d0ae:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d0b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_FreqOvall = (statistic_value.Statistic_FreqOvall_Temp +
 800d0b6:	4b2c      	ldr	r3, [pc, #176]	; (800d168 <FFT_Thread+0x728>)
 800d0b8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	 					statistic_value.Statistic_crestFactor = (statistic_value.Statistic_crestFactor_Temp +
 800d0bc:	4b2a      	ldr	r3, [pc, #168]	; (800d168 <FFT_Thread+0x728>)
 800d0be:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
	 							statistic_value.Statistic_crestFactor) / 3;
 800d0c2:	4b29      	ldr	r3, [pc, #164]	; (800d168 <FFT_Thread+0x728>)
 800d0c4:	edd3 7a07 	vldr	s15, [r3, #28]
	 					statistic_value.Statistic_crestFactor = (statistic_value.Statistic_crestFactor_Temp +
 800d0c8:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_crestFactor) / 3;
 800d0cc:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d0d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_crestFactor = (statistic_value.Statistic_crestFactor_Temp +
 800d0d4:	4b24      	ldr	r3, [pc, #144]	; (800d168 <FFT_Thread+0x728>)
 800d0d6:	edc3 7a07 	vstr	s15, [r3, #28]
	 					statistic_value.Statistic_SpeedOvall = (statistic_value.Statistic_SpeedOvall_Temp +
 800d0da:	4b23      	ldr	r3, [pc, #140]	; (800d168 <FFT_Thread+0x728>)
 800d0dc:	ed93 7a40 	vldr	s14, [r3, #256]	; 0x100
	 							statistic_value.Statistic_SpeedOvall) / 3;
 800d0e0:	4b21      	ldr	r3, [pc, #132]	; (800d168 <FFT_Thread+0x728>)
 800d0e2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
	 					statistic_value.Statistic_SpeedOvall = (statistic_value.Statistic_SpeedOvall_Temp +
 800d0e6:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_SpeedOvall) / 3;
 800d0ea:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d0ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_SpeedOvall = (statistic_value.Statistic_SpeedOvall_Temp +
 800d0f2:	4b1d      	ldr	r3, [pc, #116]	; (800d168 <FFT_Thread+0x728>)
 800d0f4:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	 					statistic_value.Statistic_kurtosis = (statistic_value.Statistic_kurtosis_Temp +
 800d0f8:	4b1b      	ldr	r3, [pc, #108]	; (800d168 <FFT_Thread+0x728>)
 800d0fa:	ed93 7a3d 	vldr	s14, [r3, #244]	; 0xf4
	 							statistic_value.Statistic_kurtosis) / 3;
 800d0fe:	4b1a      	ldr	r3, [pc, #104]	; (800d168 <FFT_Thread+0x728>)
 800d100:	edd3 7a08 	vldr	s15, [r3, #32]
	 					statistic_value.Statistic_kurtosis = (statistic_value.Statistic_kurtosis_Temp +
 800d104:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_kurtosis) / 3;
 800d108:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d10c:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_kurtosis = (statistic_value.Statistic_kurtosis_Temp +
 800d110:	4b15      	ldr	r3, [pc, #84]	; (800d168 <FFT_Thread+0x728>)
 800d112:	edc3 7a08 	vstr	s15, [r3, #32]
	 					statistic_value.Statistic_skewness = (statistic_value.Statistic_skewness_Temp +
 800d116:	4b14      	ldr	r3, [pc, #80]	; (800d168 <FFT_Thread+0x728>)
 800d118:	ed93 7a3e 	vldr	s14, [r3, #248]	; 0xf8
	 							statistic_value.Statistic_skewness) / 3;
 800d11c:	4b12      	ldr	r3, [pc, #72]	; (800d168 <FFT_Thread+0x728>)
 800d11e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
	 					statistic_value.Statistic_skewness = (statistic_value.Statistic_skewness_Temp +
 800d122:	ee37 7a27 	vadd.f32	s14, s14, s15
	 							statistic_value.Statistic_skewness) / 3;
 800d126:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800d12a:	eec7 7a26 	vdiv.f32	s15, s14, s13
	 					statistic_value.Statistic_skewness = (statistic_value.Statistic_skewness_Temp +
 800d12e:	4b0e      	ldr	r3, [pc, #56]	; (800d168 <FFT_Thread+0x728>)
 800d130:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24


	 					USARTBLE.sendflag = 1;
 800d134:	4b0d      	ldr	r3, [pc, #52]	; (800d16c <FFT_Thread+0x72c>)
 800d136:	2201      	movs	r2, #1
 800d138:	701a      	strb	r2, [r3, #0]
	 					averageTimes = 0;
 800d13a:	4b0d      	ldr	r3, [pc, #52]	; (800d170 <FFT_Thread+0x730>)
 800d13c:	2200      	movs	r2, #0
 800d13e:	701a      	strb	r2, [r3, #0]

	 					/*TODO: BLE send data*/
	 					BLE_USART(&huart6, &statistic_value);
 800d140:	4909      	ldr	r1, [pc, #36]	; (800d168 <FFT_Thread+0x728>)
 800d142:	480c      	ldr	r0, [pc, #48]	; (800d174 <FFT_Thread+0x734>)
 800d144:	f7fe f970 	bl	800b428 <BLE_USART>

	 					//2021/0201/George
	 					//TODO : Initial statistic value to zero
	 					Initial_AllStatisticValue();
 800d148:	f7fe fa96 	bl	800b678 <Initial_AllStatisticValue>

	 				}

	 				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800d14c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d150:	4809      	ldr	r0, [pc, #36]	; (800d178 <FFT_Thread+0x738>)
 800d152:	f002 fccc 	bl	800faee <HAL_GPIO_TogglePin>

	 				//TODO : enable collect data flag
	 				stattisComputingStatus = statisticComputingNORMAL;
 800d156:	4b09      	ldr	r3, [pc, #36]	; (800d17c <FFT_Thread+0x73c>)
 800d158:	2200      	movs	r2, #0
 800d15a:	701a      	strb	r2, [r3, #0]
 800d15c:	e474      	b.n	800ca48 <FFT_Thread+0x8>
	 			}
	 */
	 	  }

	 	  else{
	 		 vTaskSuspend(NULL);
 800d15e:	2000      	movs	r0, #0
 800d160:	f007 fc04 	bl	801496c <vTaskSuspend>
  {
 800d164:	e470      	b.n	800ca48 <FFT_Thread+0x8>
 800d166:	bf00      	nop
 800d168:	200080e8 	.word	0x200080e8
 800d16c:	200104e0 	.word	0x200104e0
 800d170:	2000031c 	.word	0x2000031c
 800d174:	20018720 	.word	0x20018720
 800d178:	40020c00 	.word	0x40020c00
 800d17c:	2000033c 	.word	0x2000033c

0800d180 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d180:	b480      	push	{r7}
 800d182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800d184:	bf00      	nop
 800d186:	46bd      	mov	sp, r7
 800d188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18c:	4770      	bx	lr

0800d18e <_out_buffer>:
 800d18e:	b480      	push	{r7}
 800d190:	b085      	sub	sp, #20
 800d192:	af00      	add	r7, sp, #0
 800d194:	60b9      	str	r1, [r7, #8]
 800d196:	607a      	str	r2, [r7, #4]
 800d198:	603b      	str	r3, [r7, #0]
 800d19a:	4603      	mov	r3, r0
 800d19c:	73fb      	strb	r3, [r7, #15]
 800d19e:	687a      	ldr	r2, [r7, #4]
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	429a      	cmp	r2, r3
 800d1a4:	d204      	bcs.n	800d1b0 <_out_buffer+0x22>
 800d1a6:	68ba      	ldr	r2, [r7, #8]
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	4413      	add	r3, r2
 800d1ac:	7bfa      	ldrb	r2, [r7, #15]
 800d1ae:	701a      	strb	r2, [r3, #0]
 800d1b0:	bf00      	nop
 800d1b2:	3714      	adds	r7, #20
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ba:	4770      	bx	lr

0800d1bc <_out_null>:
 800d1bc:	b480      	push	{r7}
 800d1be:	b085      	sub	sp, #20
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	60b9      	str	r1, [r7, #8]
 800d1c4:	607a      	str	r2, [r7, #4]
 800d1c6:	603b      	str	r3, [r7, #0]
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	73fb      	strb	r3, [r7, #15]
 800d1cc:	bf00      	nop
 800d1ce:	3714      	adds	r7, #20
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d6:	4770      	bx	lr

0800d1d8 <_strnlen_s>:
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	60fb      	str	r3, [r7, #12]
 800d1e6:	e002      	b.n	800d1ee <_strnlen_s+0x16>
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	3301      	adds	r3, #1
 800d1ec:	60fb      	str	r3, [r7, #12]
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	781b      	ldrb	r3, [r3, #0]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d004      	beq.n	800d200 <_strnlen_s+0x28>
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	1e5a      	subs	r2, r3, #1
 800d1fa:	603a      	str	r2, [r7, #0]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d1f3      	bne.n	800d1e8 <_strnlen_s+0x10>
 800d200:	68fa      	ldr	r2, [r7, #12]
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	1ad3      	subs	r3, r2, r3
 800d206:	4618      	mov	r0, r3
 800d208:	3714      	adds	r7, #20
 800d20a:	46bd      	mov	sp, r7
 800d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d210:	4770      	bx	lr

0800d212 <_is_digit>:
 800d212:	b480      	push	{r7}
 800d214:	b083      	sub	sp, #12
 800d216:	af00      	add	r7, sp, #0
 800d218:	4603      	mov	r3, r0
 800d21a:	71fb      	strb	r3, [r7, #7]
 800d21c:	79fb      	ldrb	r3, [r7, #7]
 800d21e:	2b2f      	cmp	r3, #47	; 0x2f
 800d220:	d904      	bls.n	800d22c <_is_digit+0x1a>
 800d222:	79fb      	ldrb	r3, [r7, #7]
 800d224:	2b39      	cmp	r3, #57	; 0x39
 800d226:	d801      	bhi.n	800d22c <_is_digit+0x1a>
 800d228:	2301      	movs	r3, #1
 800d22a:	e000      	b.n	800d22e <_is_digit+0x1c>
 800d22c:	2300      	movs	r3, #0
 800d22e:	f003 0301 	and.w	r3, r3, #1
 800d232:	b2db      	uxtb	r3, r3
 800d234:	4618      	mov	r0, r3
 800d236:	370c      	adds	r7, #12
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <_atoi>:
 800d240:	b580      	push	{r7, lr}
 800d242:	b084      	sub	sp, #16
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	2300      	movs	r3, #0
 800d24a:	60fb      	str	r3, [r7, #12]
 800d24c:	e00e      	b.n	800d26c <_atoi+0x2c>
 800d24e:	68fa      	ldr	r2, [r7, #12]
 800d250:	4613      	mov	r3, r2
 800d252:	009b      	lsls	r3, r3, #2
 800d254:	4413      	add	r3, r2
 800d256:	005b      	lsls	r3, r3, #1
 800d258:	4618      	mov	r0, r3
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	1c59      	adds	r1, r3, #1
 800d260:	687a      	ldr	r2, [r7, #4]
 800d262:	6011      	str	r1, [r2, #0]
 800d264:	781b      	ldrb	r3, [r3, #0]
 800d266:	4403      	add	r3, r0
 800d268:	3b30      	subs	r3, #48	; 0x30
 800d26a:	60fb      	str	r3, [r7, #12]
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	4618      	mov	r0, r3
 800d274:	f7ff ffcd 	bl	800d212 <_is_digit>
 800d278:	4603      	mov	r3, r0
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d1e7      	bne.n	800d24e <_atoi+0xe>
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	4618      	mov	r0, r3
 800d282:	3710      	adds	r7, #16
 800d284:	46bd      	mov	sp, r7
 800d286:	bd80      	pop	{r7, pc}

0800d288 <_out_rev>:
 800d288:	b590      	push	{r4, r7, lr}
 800d28a:	b087      	sub	sp, #28
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	60f8      	str	r0, [r7, #12]
 800d290:	60b9      	str	r1, [r7, #8]
 800d292:	607a      	str	r2, [r7, #4]
 800d294:	603b      	str	r3, [r7, #0]
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	613b      	str	r3, [r7, #16]
 800d29a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d29c:	f003 0302 	and.w	r3, r3, #2
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d125      	bne.n	800d2f0 <_out_rev+0x68>
 800d2a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2a6:	f003 0301 	and.w	r3, r3, #1
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d120      	bne.n	800d2f0 <_out_rev+0x68>
 800d2ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2b0:	617b      	str	r3, [r7, #20]
 800d2b2:	e00a      	b.n	800d2ca <_out_rev+0x42>
 800d2b4:	687a      	ldr	r2, [r7, #4]
 800d2b6:	1c53      	adds	r3, r2, #1
 800d2b8:	607b      	str	r3, [r7, #4]
 800d2ba:	68fc      	ldr	r4, [r7, #12]
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	68b9      	ldr	r1, [r7, #8]
 800d2c0:	2020      	movs	r0, #32
 800d2c2:	47a0      	blx	r4
 800d2c4:	697b      	ldr	r3, [r7, #20]
 800d2c6:	3301      	adds	r3, #1
 800d2c8:	617b      	str	r3, [r7, #20]
 800d2ca:	697a      	ldr	r2, [r7, #20]
 800d2cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d3f0      	bcc.n	800d2b4 <_out_rev+0x2c>
 800d2d2:	e00d      	b.n	800d2f0 <_out_rev+0x68>
 800d2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2d6:	3b01      	subs	r3, #1
 800d2d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d2da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d2dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2de:	4413      	add	r3, r2
 800d2e0:	7818      	ldrb	r0, [r3, #0]
 800d2e2:	687a      	ldr	r2, [r7, #4]
 800d2e4:	1c53      	adds	r3, r2, #1
 800d2e6:	607b      	str	r3, [r7, #4]
 800d2e8:	68fc      	ldr	r4, [r7, #12]
 800d2ea:	683b      	ldr	r3, [r7, #0]
 800d2ec:	68b9      	ldr	r1, [r7, #8]
 800d2ee:	47a0      	blx	r4
 800d2f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d1ee      	bne.n	800d2d4 <_out_rev+0x4c>
 800d2f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2f8:	f003 0302 	and.w	r3, r3, #2
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d00e      	beq.n	800d31e <_out_rev+0x96>
 800d300:	e007      	b.n	800d312 <_out_rev+0x8a>
 800d302:	687a      	ldr	r2, [r7, #4]
 800d304:	1c53      	adds	r3, r2, #1
 800d306:	607b      	str	r3, [r7, #4]
 800d308:	68fc      	ldr	r4, [r7, #12]
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	68b9      	ldr	r1, [r7, #8]
 800d30e:	2020      	movs	r0, #32
 800d310:	47a0      	blx	r4
 800d312:	687a      	ldr	r2, [r7, #4]
 800d314:	693b      	ldr	r3, [r7, #16]
 800d316:	1ad3      	subs	r3, r2, r3
 800d318:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d31a:	429a      	cmp	r2, r3
 800d31c:	d8f1      	bhi.n	800d302 <_out_rev+0x7a>
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	4618      	mov	r0, r3
 800d322:	371c      	adds	r7, #28
 800d324:	46bd      	mov	sp, r7
 800d326:	bd90      	pop	{r4, r7, pc}

0800d328 <_ntoa_format>:
 800d328:	b580      	push	{r7, lr}
 800d32a:	b088      	sub	sp, #32
 800d32c:	af04      	add	r7, sp, #16
 800d32e:	60f8      	str	r0, [r7, #12]
 800d330:	60b9      	str	r1, [r7, #8]
 800d332:	607a      	str	r2, [r7, #4]
 800d334:	603b      	str	r3, [r7, #0]
 800d336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d338:	f003 0302 	and.w	r3, r3, #2
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d136      	bne.n	800d3ae <_ntoa_format+0x86>
 800d340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d342:	2b00      	cmp	r3, #0
 800d344:	d018      	beq.n	800d378 <_ntoa_format+0x50>
 800d346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d348:	f003 0301 	and.w	r3, r3, #1
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d013      	beq.n	800d378 <_ntoa_format+0x50>
 800d350:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d354:	2b00      	cmp	r3, #0
 800d356:	d104      	bne.n	800d362 <_ntoa_format+0x3a>
 800d358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d35a:	f003 030c 	and.w	r3, r3, #12
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d00a      	beq.n	800d378 <_ntoa_format+0x50>
 800d362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d364:	3b01      	subs	r3, #1
 800d366:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d368:	e006      	b.n	800d378 <_ntoa_format+0x50>
 800d36a:	69fb      	ldr	r3, [r7, #28]
 800d36c:	1c5a      	adds	r2, r3, #1
 800d36e:	61fa      	str	r2, [r7, #28]
 800d370:	69ba      	ldr	r2, [r7, #24]
 800d372:	4413      	add	r3, r2
 800d374:	2230      	movs	r2, #48	; 0x30
 800d376:	701a      	strb	r2, [r3, #0]
 800d378:	69fa      	ldr	r2, [r7, #28]
 800d37a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d20a      	bcs.n	800d396 <_ntoa_format+0x6e>
 800d380:	69fb      	ldr	r3, [r7, #28]
 800d382:	2b1f      	cmp	r3, #31
 800d384:	d9f1      	bls.n	800d36a <_ntoa_format+0x42>
 800d386:	e006      	b.n	800d396 <_ntoa_format+0x6e>
 800d388:	69fb      	ldr	r3, [r7, #28]
 800d38a:	1c5a      	adds	r2, r3, #1
 800d38c:	61fa      	str	r2, [r7, #28]
 800d38e:	69ba      	ldr	r2, [r7, #24]
 800d390:	4413      	add	r3, r2
 800d392:	2230      	movs	r2, #48	; 0x30
 800d394:	701a      	strb	r2, [r3, #0]
 800d396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d398:	f003 0301 	and.w	r3, r3, #1
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d006      	beq.n	800d3ae <_ntoa_format+0x86>
 800d3a0:	69fa      	ldr	r2, [r7, #28]
 800d3a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3a4:	429a      	cmp	r2, r3
 800d3a6:	d202      	bcs.n	800d3ae <_ntoa_format+0x86>
 800d3a8:	69fb      	ldr	r3, [r7, #28]
 800d3aa:	2b1f      	cmp	r3, #31
 800d3ac:	d9ec      	bls.n	800d388 <_ntoa_format+0x60>
 800d3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3b0:	f003 0310 	and.w	r3, r3, #16
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d058      	beq.n	800d46a <_ntoa_format+0x142>
 800d3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d116      	bne.n	800d3f0 <_ntoa_format+0xc8>
 800d3c2:	69fb      	ldr	r3, [r7, #28]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d013      	beq.n	800d3f0 <_ntoa_format+0xc8>
 800d3c8:	69fa      	ldr	r2, [r7, #28]
 800d3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d3cc:	429a      	cmp	r2, r3
 800d3ce:	d003      	beq.n	800d3d8 <_ntoa_format+0xb0>
 800d3d0:	69fa      	ldr	r2, [r7, #28]
 800d3d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3d4:	429a      	cmp	r2, r3
 800d3d6:	d10b      	bne.n	800d3f0 <_ntoa_format+0xc8>
 800d3d8:	69fb      	ldr	r3, [r7, #28]
 800d3da:	3b01      	subs	r3, #1
 800d3dc:	61fb      	str	r3, [r7, #28]
 800d3de:	69fb      	ldr	r3, [r7, #28]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d005      	beq.n	800d3f0 <_ntoa_format+0xc8>
 800d3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3e6:	2b10      	cmp	r3, #16
 800d3e8:	d102      	bne.n	800d3f0 <_ntoa_format+0xc8>
 800d3ea:	69fb      	ldr	r3, [r7, #28]
 800d3ec:	3b01      	subs	r3, #1
 800d3ee:	61fb      	str	r3, [r7, #28]
 800d3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3f2:	2b10      	cmp	r3, #16
 800d3f4:	d10f      	bne.n	800d416 <_ntoa_format+0xee>
 800d3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3f8:	f003 0320 	and.w	r3, r3, #32
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d10a      	bne.n	800d416 <_ntoa_format+0xee>
 800d400:	69fb      	ldr	r3, [r7, #28]
 800d402:	2b1f      	cmp	r3, #31
 800d404:	d807      	bhi.n	800d416 <_ntoa_format+0xee>
 800d406:	69fb      	ldr	r3, [r7, #28]
 800d408:	1c5a      	adds	r2, r3, #1
 800d40a:	61fa      	str	r2, [r7, #28]
 800d40c:	69ba      	ldr	r2, [r7, #24]
 800d40e:	4413      	add	r3, r2
 800d410:	2278      	movs	r2, #120	; 0x78
 800d412:	701a      	strb	r2, [r3, #0]
 800d414:	e01f      	b.n	800d456 <_ntoa_format+0x12e>
 800d416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d418:	2b10      	cmp	r3, #16
 800d41a:	d10f      	bne.n	800d43c <_ntoa_format+0x114>
 800d41c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d41e:	f003 0320 	and.w	r3, r3, #32
 800d422:	2b00      	cmp	r3, #0
 800d424:	d00a      	beq.n	800d43c <_ntoa_format+0x114>
 800d426:	69fb      	ldr	r3, [r7, #28]
 800d428:	2b1f      	cmp	r3, #31
 800d42a:	d807      	bhi.n	800d43c <_ntoa_format+0x114>
 800d42c:	69fb      	ldr	r3, [r7, #28]
 800d42e:	1c5a      	adds	r2, r3, #1
 800d430:	61fa      	str	r2, [r7, #28]
 800d432:	69ba      	ldr	r2, [r7, #24]
 800d434:	4413      	add	r3, r2
 800d436:	2258      	movs	r2, #88	; 0x58
 800d438:	701a      	strb	r2, [r3, #0]
 800d43a:	e00c      	b.n	800d456 <_ntoa_format+0x12e>
 800d43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d43e:	2b02      	cmp	r3, #2
 800d440:	d109      	bne.n	800d456 <_ntoa_format+0x12e>
 800d442:	69fb      	ldr	r3, [r7, #28]
 800d444:	2b1f      	cmp	r3, #31
 800d446:	d806      	bhi.n	800d456 <_ntoa_format+0x12e>
 800d448:	69fb      	ldr	r3, [r7, #28]
 800d44a:	1c5a      	adds	r2, r3, #1
 800d44c:	61fa      	str	r2, [r7, #28]
 800d44e:	69ba      	ldr	r2, [r7, #24]
 800d450:	4413      	add	r3, r2
 800d452:	2262      	movs	r2, #98	; 0x62
 800d454:	701a      	strb	r2, [r3, #0]
 800d456:	69fb      	ldr	r3, [r7, #28]
 800d458:	2b1f      	cmp	r3, #31
 800d45a:	d806      	bhi.n	800d46a <_ntoa_format+0x142>
 800d45c:	69fb      	ldr	r3, [r7, #28]
 800d45e:	1c5a      	adds	r2, r3, #1
 800d460:	61fa      	str	r2, [r7, #28]
 800d462:	69ba      	ldr	r2, [r7, #24]
 800d464:	4413      	add	r3, r2
 800d466:	2230      	movs	r2, #48	; 0x30
 800d468:	701a      	strb	r2, [r3, #0]
 800d46a:	69fb      	ldr	r3, [r7, #28]
 800d46c:	2b1f      	cmp	r3, #31
 800d46e:	d824      	bhi.n	800d4ba <_ntoa_format+0x192>
 800d470:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d007      	beq.n	800d488 <_ntoa_format+0x160>
 800d478:	69fb      	ldr	r3, [r7, #28]
 800d47a:	1c5a      	adds	r2, r3, #1
 800d47c:	61fa      	str	r2, [r7, #28]
 800d47e:	69ba      	ldr	r2, [r7, #24]
 800d480:	4413      	add	r3, r2
 800d482:	222d      	movs	r2, #45	; 0x2d
 800d484:	701a      	strb	r2, [r3, #0]
 800d486:	e018      	b.n	800d4ba <_ntoa_format+0x192>
 800d488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d48a:	f003 0304 	and.w	r3, r3, #4
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d007      	beq.n	800d4a2 <_ntoa_format+0x17a>
 800d492:	69fb      	ldr	r3, [r7, #28]
 800d494:	1c5a      	adds	r2, r3, #1
 800d496:	61fa      	str	r2, [r7, #28]
 800d498:	69ba      	ldr	r2, [r7, #24]
 800d49a:	4413      	add	r3, r2
 800d49c:	222b      	movs	r2, #43	; 0x2b
 800d49e:	701a      	strb	r2, [r3, #0]
 800d4a0:	e00b      	b.n	800d4ba <_ntoa_format+0x192>
 800d4a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4a4:	f003 0308 	and.w	r3, r3, #8
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d006      	beq.n	800d4ba <_ntoa_format+0x192>
 800d4ac:	69fb      	ldr	r3, [r7, #28]
 800d4ae:	1c5a      	adds	r2, r3, #1
 800d4b0:	61fa      	str	r2, [r7, #28]
 800d4b2:	69ba      	ldr	r2, [r7, #24]
 800d4b4:	4413      	add	r3, r2
 800d4b6:	2220      	movs	r2, #32
 800d4b8:	701a      	strb	r2, [r3, #0]
 800d4ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4bc:	9303      	str	r3, [sp, #12]
 800d4be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4c0:	9302      	str	r3, [sp, #8]
 800d4c2:	69fb      	ldr	r3, [r7, #28]
 800d4c4:	9301      	str	r3, [sp, #4]
 800d4c6:	69bb      	ldr	r3, [r7, #24]
 800d4c8:	9300      	str	r3, [sp, #0]
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	687a      	ldr	r2, [r7, #4]
 800d4ce:	68b9      	ldr	r1, [r7, #8]
 800d4d0:	68f8      	ldr	r0, [r7, #12]
 800d4d2:	f7ff fed9 	bl	800d288 <_out_rev>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3710      	adds	r7, #16
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <_ntoa_long>:
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b096      	sub	sp, #88	; 0x58
 800d4e4:	af08      	add	r7, sp, #32
 800d4e6:	60f8      	str	r0, [r7, #12]
 800d4e8:	60b9      	str	r1, [r7, #8]
 800d4ea:	607a      	str	r2, [r7, #4]
 800d4ec:	603b      	str	r3, [r7, #0]
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	637b      	str	r3, [r7, #52]	; 0x34
 800d4f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d103      	bne.n	800d500 <_ntoa_long+0x20>
 800d4f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d4fa:	f023 0310 	bic.w	r3, r3, #16
 800d4fe:	657b      	str	r3, [r7, #84]	; 0x54
 800d500:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d506:	2b00      	cmp	r3, #0
 800d508:	d002      	beq.n	800d510 <_ntoa_long+0x30>
 800d50a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d033      	beq.n	800d578 <_ntoa_long+0x98>
 800d510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d512:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d514:	fbb3 f2f2 	udiv	r2, r3, r2
 800d518:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d51a:	fb01 f202 	mul.w	r2, r1, r2
 800d51e:	1a9b      	subs	r3, r3, r2
 800d520:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d524:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d528:	2b09      	cmp	r3, #9
 800d52a:	d804      	bhi.n	800d536 <_ntoa_long+0x56>
 800d52c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d530:	3330      	adds	r3, #48	; 0x30
 800d532:	b2da      	uxtb	r2, r3
 800d534:	e00d      	b.n	800d552 <_ntoa_long+0x72>
 800d536:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d538:	f003 0320 	and.w	r3, r3, #32
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d001      	beq.n	800d544 <_ntoa_long+0x64>
 800d540:	2241      	movs	r2, #65	; 0x41
 800d542:	e000      	b.n	800d546 <_ntoa_long+0x66>
 800d544:	2261      	movs	r2, #97	; 0x61
 800d546:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d54a:	4413      	add	r3, r2
 800d54c:	b2db      	uxtb	r3, r3
 800d54e:	3b0a      	subs	r3, #10
 800d550:	b2da      	uxtb	r2, r3
 800d552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d554:	1c59      	adds	r1, r3, #1
 800d556:	6379      	str	r1, [r7, #52]	; 0x34
 800d558:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800d55c:	440b      	add	r3, r1
 800d55e:	f803 2c28 	strb.w	r2, [r3, #-40]
 800d562:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d564:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d566:	fbb2 f3f3 	udiv	r3, r2, r3
 800d56a:	643b      	str	r3, [r7, #64]	; 0x40
 800d56c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d002      	beq.n	800d578 <_ntoa_long+0x98>
 800d572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d574:	2b1f      	cmp	r3, #31
 800d576:	d9cb      	bls.n	800d510 <_ntoa_long+0x30>
 800d578:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d57a:	9306      	str	r3, [sp, #24]
 800d57c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d57e:	9305      	str	r3, [sp, #20]
 800d580:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d582:	9304      	str	r3, [sp, #16]
 800d584:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d586:	9303      	str	r3, [sp, #12]
 800d588:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800d58c:	9302      	str	r3, [sp, #8]
 800d58e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d590:	9301      	str	r3, [sp, #4]
 800d592:	f107 0310 	add.w	r3, r7, #16
 800d596:	9300      	str	r3, [sp, #0]
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	687a      	ldr	r2, [r7, #4]
 800d59c:	68b9      	ldr	r1, [r7, #8]
 800d59e:	68f8      	ldr	r0, [r7, #12]
 800d5a0:	f7ff fec2 	bl	800d328 <_ntoa_format>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	3738      	adds	r7, #56	; 0x38
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}

0800d5ae <_ntoa_long_long>:
 800d5ae:	b590      	push	{r4, r7, lr}
 800d5b0:	b097      	sub	sp, #92	; 0x5c
 800d5b2:	af08      	add	r7, sp, #32
 800d5b4:	60f8      	str	r0, [r7, #12]
 800d5b6:	60b9      	str	r1, [r7, #8]
 800d5b8:	607a      	str	r2, [r7, #4]
 800d5ba:	603b      	str	r3, [r7, #0]
 800d5bc:	2300      	movs	r3, #0
 800d5be:	637b      	str	r3, [r7, #52]	; 0x34
 800d5c0:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800d5c4:	4323      	orrs	r3, r4
 800d5c6:	d103      	bne.n	800d5d0 <_ntoa_long_long+0x22>
 800d5c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d5ca:	f023 0310 	bic.w	r3, r3, #16
 800d5ce:	66bb      	str	r3, [r7, #104]	; 0x68
 800d5d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d5d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d003      	beq.n	800d5e2 <_ntoa_long_long+0x34>
 800d5da:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800d5de:	4323      	orrs	r3, r4
 800d5e0:	d039      	beq.n	800d656 <_ntoa_long_long+0xa8>
 800d5e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800d5e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800d5ea:	f7fa fe91 	bl	8008310 <__aeabi_uldivmod>
 800d5ee:	461c      	mov	r4, r3
 800d5f0:	4613      	mov	r3, r2
 800d5f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800d5f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d5fa:	2b09      	cmp	r3, #9
 800d5fc:	d804      	bhi.n	800d608 <_ntoa_long_long+0x5a>
 800d5fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d602:	3330      	adds	r3, #48	; 0x30
 800d604:	b2da      	uxtb	r2, r3
 800d606:	e00d      	b.n	800d624 <_ntoa_long_long+0x76>
 800d608:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d60a:	f003 0320 	and.w	r3, r3, #32
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d001      	beq.n	800d616 <_ntoa_long_long+0x68>
 800d612:	2241      	movs	r2, #65	; 0x41
 800d614:	e000      	b.n	800d618 <_ntoa_long_long+0x6a>
 800d616:	2261      	movs	r2, #97	; 0x61
 800d618:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d61c:	4413      	add	r3, r2
 800d61e:	b2db      	uxtb	r3, r3
 800d620:	3b0a      	subs	r3, #10
 800d622:	b2da      	uxtb	r2, r3
 800d624:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d626:	1c59      	adds	r1, r3, #1
 800d628:	6379      	str	r1, [r7, #52]	; 0x34
 800d62a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800d62e:	440b      	add	r3, r1
 800d630:	f803 2c28 	strb.w	r2, [r3, #-40]
 800d634:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800d638:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800d63c:	f7fa fe68 	bl	8008310 <__aeabi_uldivmod>
 800d640:	4603      	mov	r3, r0
 800d642:	460c      	mov	r4, r1
 800d644:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
 800d648:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800d64c:	4323      	orrs	r3, r4
 800d64e:	d002      	beq.n	800d656 <_ntoa_long_long+0xa8>
 800d650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d652:	2b1f      	cmp	r3, #31
 800d654:	d9c5      	bls.n	800d5e2 <_ntoa_long_long+0x34>
 800d656:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d658:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d65a:	9206      	str	r2, [sp, #24]
 800d65c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d65e:	9205      	str	r2, [sp, #20]
 800d660:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d662:	9204      	str	r2, [sp, #16]
 800d664:	9303      	str	r3, [sp, #12]
 800d666:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800d66a:	9302      	str	r3, [sp, #8]
 800d66c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d66e:	9301      	str	r3, [sp, #4]
 800d670:	f107 0310 	add.w	r3, r7, #16
 800d674:	9300      	str	r3, [sp, #0]
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	687a      	ldr	r2, [r7, #4]
 800d67a:	68b9      	ldr	r1, [r7, #8]
 800d67c:	68f8      	ldr	r0, [r7, #12]
 800d67e:	f7ff fe53 	bl	800d328 <_ntoa_format>
 800d682:	4603      	mov	r3, r0
 800d684:	4618      	mov	r0, r3
 800d686:	373c      	adds	r7, #60	; 0x3c
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd90      	pop	{r4, r7, pc}
 800d68c:	0000      	movs	r0, r0
	...

0800d690 <_ftoa>:
 800d690:	b590      	push	{r4, r7, lr}
 800d692:	b09d      	sub	sp, #116	; 0x74
 800d694:	af04      	add	r7, sp, #16
 800d696:	6178      	str	r0, [r7, #20]
 800d698:	6139      	str	r1, [r7, #16]
 800d69a:	60fa      	str	r2, [r7, #12]
 800d69c:	60bb      	str	r3, [r7, #8]
 800d69e:	ed87 0b00 	vstr	d0, [r7]
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d6a6:	f04f 0300 	mov.w	r3, #0
 800d6aa:	f04f 0400 	mov.w	r4, #0
 800d6ae:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
 800d6b2:	ed97 6b00 	vldr	d6, [r7]
 800d6b6:	ed97 7b00 	vldr	d7, [r7]
 800d6ba:	eeb4 6b47 	vcmp.f64	d6, d7
 800d6be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c2:	d00f      	beq.n	800d6e4 <_ftoa+0x54>
 800d6c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d6c6:	9303      	str	r3, [sp, #12]
 800d6c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d6ca:	9302      	str	r3, [sp, #8]
 800d6cc:	2303      	movs	r3, #3
 800d6ce:	9301      	str	r3, [sp, #4]
 800d6d0:	4bb7      	ldr	r3, [pc, #732]	; (800d9b0 <_ftoa+0x320>)
 800d6d2:	9300      	str	r3, [sp, #0]
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	68fa      	ldr	r2, [r7, #12]
 800d6d8:	6939      	ldr	r1, [r7, #16]
 800d6da:	6978      	ldr	r0, [r7, #20]
 800d6dc:	f7ff fdd4 	bl	800d288 <_out_rev>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	e21e      	b.n	800db22 <_ftoa+0x492>
 800d6e4:	ed97 7b00 	vldr	d7, [r7]
 800d6e8:	ed9f 6ba7 	vldr	d6, [pc, #668]	; 800d988 <_ftoa+0x2f8>
 800d6ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f4:	d50f      	bpl.n	800d716 <_ftoa+0x86>
 800d6f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d6f8:	9303      	str	r3, [sp, #12]
 800d6fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d6fc:	9302      	str	r3, [sp, #8]
 800d6fe:	2304      	movs	r3, #4
 800d700:	9301      	str	r3, [sp, #4]
 800d702:	4bac      	ldr	r3, [pc, #688]	; (800d9b4 <_ftoa+0x324>)
 800d704:	9300      	str	r3, [sp, #0]
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	68fa      	ldr	r2, [r7, #12]
 800d70a:	6939      	ldr	r1, [r7, #16]
 800d70c:	6978      	ldr	r0, [r7, #20]
 800d70e:	f7ff fdbb 	bl	800d288 <_out_rev>
 800d712:	4603      	mov	r3, r0
 800d714:	e205      	b.n	800db22 <_ftoa+0x492>
 800d716:	ed97 7b00 	vldr	d7, [r7]
 800d71a:	ed9f 6b9d 	vldr	d6, [pc, #628]	; 800d990 <_ftoa+0x300>
 800d71e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d722:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d726:	dd1d      	ble.n	800d764 <_ftoa+0xd4>
 800d728:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d72a:	f003 0304 	and.w	r3, r3, #4
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d001      	beq.n	800d736 <_ftoa+0xa6>
 800d732:	4ba1      	ldr	r3, [pc, #644]	; (800d9b8 <_ftoa+0x328>)
 800d734:	e000      	b.n	800d738 <_ftoa+0xa8>
 800d736:	4ba1      	ldr	r3, [pc, #644]	; (800d9bc <_ftoa+0x32c>)
 800d738:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d73a:	f002 0204 	and.w	r2, r2, #4
 800d73e:	2a00      	cmp	r2, #0
 800d740:	d001      	beq.n	800d746 <_ftoa+0xb6>
 800d742:	2204      	movs	r2, #4
 800d744:	e000      	b.n	800d748 <_ftoa+0xb8>
 800d746:	2203      	movs	r2, #3
 800d748:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d74a:	9103      	str	r1, [sp, #12]
 800d74c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d74e:	9102      	str	r1, [sp, #8]
 800d750:	9201      	str	r2, [sp, #4]
 800d752:	9300      	str	r3, [sp, #0]
 800d754:	68bb      	ldr	r3, [r7, #8]
 800d756:	68fa      	ldr	r2, [r7, #12]
 800d758:	6939      	ldr	r1, [r7, #16]
 800d75a:	6978      	ldr	r0, [r7, #20]
 800d75c:	f7ff fd94 	bl	800d288 <_out_rev>
 800d760:	4603      	mov	r3, r0
 800d762:	e1de      	b.n	800db22 <_ftoa+0x492>
 800d764:	ed97 7b00 	vldr	d7, [r7]
 800d768:	ed9f 6b8b 	vldr	d6, [pc, #556]	; 800d998 <_ftoa+0x308>
 800d76c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d774:	dc08      	bgt.n	800d788 <_ftoa+0xf8>
 800d776:	ed97 7b00 	vldr	d7, [r7]
 800d77a:	ed9f 6b89 	vldr	d6, [pc, #548]	; 800d9a0 <_ftoa+0x310>
 800d77e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d786:	d50f      	bpl.n	800d7a8 <_ftoa+0x118>
 800d788:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d78a:	9302      	str	r3, [sp, #8]
 800d78c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d78e:	9301      	str	r3, [sp, #4]
 800d790:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d792:	9300      	str	r3, [sp, #0]
 800d794:	ed97 0b00 	vldr	d0, [r7]
 800d798:	68bb      	ldr	r3, [r7, #8]
 800d79a:	68fa      	ldr	r2, [r7, #12]
 800d79c:	6939      	ldr	r1, [r7, #16]
 800d79e:	6978      	ldr	r0, [r7, #20]
 800d7a0:	f000 f9c6 	bl	800db30 <_etoa>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	e1bc      	b.n	800db22 <_ftoa+0x492>
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800d7ae:	ed97 7b00 	vldr	d7, [r7]
 800d7b2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d7b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7ba:	d50a      	bpl.n	800d7d2 <_ftoa+0x142>
 800d7bc:	2301      	movs	r3, #1
 800d7be:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 800d7c2:	ed9f 6b79 	vldr	d6, [pc, #484]	; 800d9a8 <_ftoa+0x318>
 800d7c6:	ed97 7b00 	vldr	d7, [r7]
 800d7ca:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d7ce:	ed87 7b00 	vstr	d7, [r7]
 800d7d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d7d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d10e      	bne.n	800d7fa <_ftoa+0x16a>
 800d7dc:	2306      	movs	r3, #6
 800d7de:	673b      	str	r3, [r7, #112]	; 0x70
 800d7e0:	e00b      	b.n	800d7fa <_ftoa+0x16a>
 800d7e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d7e4:	1c5a      	adds	r2, r3, #1
 800d7e6:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d7e8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d7ec:	4413      	add	r3, r2
 800d7ee:	2230      	movs	r2, #48	; 0x30
 800d7f0:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d7f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d7f6:	3b01      	subs	r3, #1
 800d7f8:	673b      	str	r3, [r7, #112]	; 0x70
 800d7fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d7fc:	2b1f      	cmp	r3, #31
 800d7fe:	d802      	bhi.n	800d806 <_ftoa+0x176>
 800d800:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d802:	2b09      	cmp	r3, #9
 800d804:	d8ed      	bhi.n	800d7e2 <_ftoa+0x152>
 800d806:	ed97 7b00 	vldr	d7, [r7]
 800d80a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800d80e:	ee17 3a90 	vmov	r3, s15
 800d812:	657b      	str	r3, [r7, #84]	; 0x54
 800d814:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d816:	ee07 3a90 	vmov	s15, r3
 800d81a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d81e:	ed97 6b00 	vldr	d6, [r7]
 800d822:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d826:	4a66      	ldr	r2, [pc, #408]	; (800d9c0 <_ftoa+0x330>)
 800d828:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d82a:	00db      	lsls	r3, r3, #3
 800d82c:	4413      	add	r3, r2
 800d82e:	ed93 7b00 	vldr	d7, [r3]
 800d832:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d836:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 800d83a:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 800d83e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d842:	ee17 3a90 	vmov	r3, s15
 800d846:	653b      	str	r3, [r7, #80]	; 0x50
 800d848:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d84a:	ee07 3a90 	vmov	s15, r3
 800d84e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d852:	ed97 6b0e 	vldr	d6, [r7, #56]	; 0x38
 800d856:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d85a:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
 800d85e:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d862:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d866:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d86a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d86e:	dd18      	ble.n	800d8a2 <_ftoa+0x212>
 800d870:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d872:	3301      	adds	r3, #1
 800d874:	653b      	str	r3, [r7, #80]	; 0x50
 800d876:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d878:	ee07 3a90 	vmov	s15, r3
 800d87c:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800d880:	4a4f      	ldr	r2, [pc, #316]	; (800d9c0 <_ftoa+0x330>)
 800d882:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d884:	00db      	lsls	r3, r3, #3
 800d886:	4413      	add	r3, r2
 800d888:	ed93 7b00 	vldr	d7, [r3]
 800d88c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d894:	db19      	blt.n	800d8ca <_ftoa+0x23a>
 800d896:	2300      	movs	r3, #0
 800d898:	653b      	str	r3, [r7, #80]	; 0x50
 800d89a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d89c:	3301      	adds	r3, #1
 800d89e:	657b      	str	r3, [r7, #84]	; 0x54
 800d8a0:	e013      	b.n	800d8ca <_ftoa+0x23a>
 800d8a2:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d8a6:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d8aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d8ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b2:	d40a      	bmi.n	800d8ca <_ftoa+0x23a>
 800d8b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d004      	beq.n	800d8c4 <_ftoa+0x234>
 800d8ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d8bc:	f003 0301 	and.w	r3, r3, #1
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d002      	beq.n	800d8ca <_ftoa+0x23a>
 800d8c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d8c6:	3301      	adds	r3, #1
 800d8c8:	653b      	str	r3, [r7, #80]	; 0x50
 800d8ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d12e      	bne.n	800d92e <_ftoa+0x29e>
 800d8d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d8d2:	ee07 3a90 	vmov	s15, r3
 800d8d6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d8da:	ed97 6b00 	vldr	d6, [r7]
 800d8de:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d8e2:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
 800d8e6:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d8ea:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d8ee:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8f6:	bf4c      	ite	mi
 800d8f8:	2301      	movmi	r3, #1
 800d8fa:	2300      	movpl	r3, #0
 800d8fc:	b2db      	uxtb	r3, r3
 800d8fe:	f083 0301 	eor.w	r3, r3, #1
 800d902:	b2db      	uxtb	r3, r3
 800d904:	2b00      	cmp	r3, #0
 800d906:	d108      	bne.n	800d91a <_ftoa+0x28a>
 800d908:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800d90c:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d910:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d918:	dd73      	ble.n	800da02 <_ftoa+0x372>
 800d91a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d91c:	f003 0301 	and.w	r3, r3, #1
 800d920:	2b00      	cmp	r3, #0
 800d922:	f000 8091 	beq.w	800da48 <_ftoa+0x3b8>
 800d926:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d928:	3301      	adds	r3, #1
 800d92a:	657b      	str	r3, [r7, #84]	; 0x54
 800d92c:	e08c      	b.n	800da48 <_ftoa+0x3b8>
 800d92e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d930:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d932:	e020      	b.n	800d976 <_ftoa+0x2e6>
 800d934:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d936:	3b01      	subs	r3, #1
 800d938:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d93a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d93c:	4b21      	ldr	r3, [pc, #132]	; (800d9c4 <_ftoa+0x334>)
 800d93e:	fba3 2301 	umull	r2, r3, r3, r1
 800d942:	08da      	lsrs	r2, r3, #3
 800d944:	4613      	mov	r3, r2
 800d946:	009b      	lsls	r3, r3, #2
 800d948:	4413      	add	r3, r2
 800d94a:	005b      	lsls	r3, r3, #1
 800d94c:	1aca      	subs	r2, r1, r3
 800d94e:	b2d2      	uxtb	r2, r2
 800d950:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d952:	1c59      	adds	r1, r3, #1
 800d954:	65f9      	str	r1, [r7, #92]	; 0x5c
 800d956:	3230      	adds	r2, #48	; 0x30
 800d958:	b2d2      	uxtb	r2, r2
 800d95a:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800d95e:	440b      	add	r3, r1
 800d960:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d964:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d966:	4a17      	ldr	r2, [pc, #92]	; (800d9c4 <_ftoa+0x334>)
 800d968:	fba2 2303 	umull	r2, r3, r2, r3
 800d96c:	08db      	lsrs	r3, r3, #3
 800d96e:	653b      	str	r3, [r7, #80]	; 0x50
 800d970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d972:	2b00      	cmp	r3, #0
 800d974:	d003      	beq.n	800d97e <_ftoa+0x2ee>
 800d976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d978:	2b1f      	cmp	r3, #31
 800d97a:	d9db      	bls.n	800d934 <_ftoa+0x2a4>
 800d97c:	e02d      	b.n	800d9da <_ftoa+0x34a>
 800d97e:	bf00      	nop
 800d980:	e02b      	b.n	800d9da <_ftoa+0x34a>
 800d982:	bf00      	nop
 800d984:	f3af 8000 	nop.w
 800d988:	ffffffff 	.word	0xffffffff
 800d98c:	ffefffff 	.word	0xffefffff
 800d990:	ffffffff 	.word	0xffffffff
 800d994:	7fefffff 	.word	0x7fefffff
 800d998:	00000000 	.word	0x00000000
 800d99c:	41cdcd65 	.word	0x41cdcd65
 800d9a0:	00000000 	.word	0x00000000
 800d9a4:	c1cdcd65 	.word	0xc1cdcd65
	...
 800d9b0:	08016f18 	.word	0x08016f18
 800d9b4:	08016f1c 	.word	0x08016f1c
 800d9b8:	08016f24 	.word	0x08016f24
 800d9bc:	08016f2c 	.word	0x08016f2c
 800d9c0:	08020ec8 	.word	0x08020ec8
 800d9c4:	cccccccd 	.word	0xcccccccd
 800d9c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d9ca:	1c5a      	adds	r2, r3, #1
 800d9cc:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d9ce:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d9d2:	4413      	add	r3, r2
 800d9d4:	2230      	movs	r2, #48	; 0x30
 800d9d6:	f803 2c48 	strb.w	r2, [r3, #-72]
 800d9da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d9dc:	2b1f      	cmp	r3, #31
 800d9de:	d804      	bhi.n	800d9ea <_ftoa+0x35a>
 800d9e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d9e2:	1e5a      	subs	r2, r3, #1
 800d9e4:	64fa      	str	r2, [r7, #76]	; 0x4c
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d1ee      	bne.n	800d9c8 <_ftoa+0x338>
 800d9ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d9ec:	2b1f      	cmp	r3, #31
 800d9ee:	d82b      	bhi.n	800da48 <_ftoa+0x3b8>
 800d9f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d9f2:	1c5a      	adds	r2, r3, #1
 800d9f4:	65fa      	str	r2, [r7, #92]	; 0x5c
 800d9f6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800d9fa:	4413      	add	r3, r2
 800d9fc:	222e      	movs	r2, #46	; 0x2e
 800d9fe:	f803 2c48 	strb.w	r2, [r3, #-72]
 800da02:	e021      	b.n	800da48 <_ftoa+0x3b8>
 800da04:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800da06:	4b49      	ldr	r3, [pc, #292]	; (800db2c <_ftoa+0x49c>)
 800da08:	fb83 1302 	smull	r1, r3, r3, r2
 800da0c:	1099      	asrs	r1, r3, #2
 800da0e:	17d3      	asrs	r3, r2, #31
 800da10:	1ac9      	subs	r1, r1, r3
 800da12:	460b      	mov	r3, r1
 800da14:	009b      	lsls	r3, r3, #2
 800da16:	440b      	add	r3, r1
 800da18:	005b      	lsls	r3, r3, #1
 800da1a:	1ad1      	subs	r1, r2, r3
 800da1c:	b2ca      	uxtb	r2, r1
 800da1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800da20:	1c59      	adds	r1, r3, #1
 800da22:	65f9      	str	r1, [r7, #92]	; 0x5c
 800da24:	3230      	adds	r2, #48	; 0x30
 800da26:	b2d2      	uxtb	r2, r2
 800da28:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800da2c:	440b      	add	r3, r1
 800da2e:	f803 2c48 	strb.w	r2, [r3, #-72]
 800da32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800da34:	4a3d      	ldr	r2, [pc, #244]	; (800db2c <_ftoa+0x49c>)
 800da36:	fb82 1203 	smull	r1, r2, r2, r3
 800da3a:	1092      	asrs	r2, r2, #2
 800da3c:	17db      	asrs	r3, r3, #31
 800da3e:	1ad3      	subs	r3, r2, r3
 800da40:	657b      	str	r3, [r7, #84]	; 0x54
 800da42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800da44:	2b00      	cmp	r3, #0
 800da46:	d003      	beq.n	800da50 <_ftoa+0x3c0>
 800da48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800da4a:	2b1f      	cmp	r3, #31
 800da4c:	d9da      	bls.n	800da04 <_ftoa+0x374>
 800da4e:	e000      	b.n	800da52 <_ftoa+0x3c2>
 800da50:	bf00      	nop
 800da52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800da54:	f003 0302 	and.w	r3, r3, #2
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d124      	bne.n	800daa6 <_ftoa+0x416>
 800da5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800da5e:	f003 0301 	and.w	r3, r3, #1
 800da62:	2b00      	cmp	r3, #0
 800da64:	d01f      	beq.n	800daa6 <_ftoa+0x416>
 800da66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d015      	beq.n	800da98 <_ftoa+0x408>
 800da6c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800da70:	2b00      	cmp	r3, #0
 800da72:	d104      	bne.n	800da7e <_ftoa+0x3ee>
 800da74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800da76:	f003 030c 	and.w	r3, r3, #12
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d00c      	beq.n	800da98 <_ftoa+0x408>
 800da7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800da80:	3b01      	subs	r3, #1
 800da82:	677b      	str	r3, [r7, #116]	; 0x74
 800da84:	e008      	b.n	800da98 <_ftoa+0x408>
 800da86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800da88:	1c5a      	adds	r2, r3, #1
 800da8a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800da8c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800da90:	4413      	add	r3, r2
 800da92:	2230      	movs	r2, #48	; 0x30
 800da94:	f803 2c48 	strb.w	r2, [r3, #-72]
 800da98:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800da9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800da9c:	429a      	cmp	r2, r3
 800da9e:	d202      	bcs.n	800daa6 <_ftoa+0x416>
 800daa0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800daa2:	2b1f      	cmp	r3, #31
 800daa4:	d9ef      	bls.n	800da86 <_ftoa+0x3f6>
 800daa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800daa8:	2b1f      	cmp	r3, #31
 800daaa:	d82a      	bhi.n	800db02 <_ftoa+0x472>
 800daac:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d009      	beq.n	800dac8 <_ftoa+0x438>
 800dab4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dab6:	1c5a      	adds	r2, r3, #1
 800dab8:	65fa      	str	r2, [r7, #92]	; 0x5c
 800daba:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800dabe:	4413      	add	r3, r2
 800dac0:	222d      	movs	r2, #45	; 0x2d
 800dac2:	f803 2c48 	strb.w	r2, [r3, #-72]
 800dac6:	e01c      	b.n	800db02 <_ftoa+0x472>
 800dac8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800daca:	f003 0304 	and.w	r3, r3, #4
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d009      	beq.n	800dae6 <_ftoa+0x456>
 800dad2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dad4:	1c5a      	adds	r2, r3, #1
 800dad6:	65fa      	str	r2, [r7, #92]	; 0x5c
 800dad8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800dadc:	4413      	add	r3, r2
 800dade:	222b      	movs	r2, #43	; 0x2b
 800dae0:	f803 2c48 	strb.w	r2, [r3, #-72]
 800dae4:	e00d      	b.n	800db02 <_ftoa+0x472>
 800dae6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dae8:	f003 0308 	and.w	r3, r3, #8
 800daec:	2b00      	cmp	r3, #0
 800daee:	d008      	beq.n	800db02 <_ftoa+0x472>
 800daf0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800daf2:	1c5a      	adds	r2, r3, #1
 800daf4:	65fa      	str	r2, [r7, #92]	; 0x5c
 800daf6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800dafa:	4413      	add	r3, r2
 800dafc:	2220      	movs	r2, #32
 800dafe:	f803 2c48 	strb.w	r2, [r3, #-72]
 800db02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800db04:	9303      	str	r3, [sp, #12]
 800db06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800db08:	9302      	str	r3, [sp, #8]
 800db0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800db0c:	9301      	str	r3, [sp, #4]
 800db0e:	f107 0318 	add.w	r3, r7, #24
 800db12:	9300      	str	r3, [sp, #0]
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	68fa      	ldr	r2, [r7, #12]
 800db18:	6939      	ldr	r1, [r7, #16]
 800db1a:	6978      	ldr	r0, [r7, #20]
 800db1c:	f7ff fbb4 	bl	800d288 <_out_rev>
 800db20:	4603      	mov	r3, r0
 800db22:	4618      	mov	r0, r3
 800db24:	3764      	adds	r7, #100	; 0x64
 800db26:	46bd      	mov	sp, r7
 800db28:	bd90      	pop	{r4, r7, pc}
 800db2a:	bf00      	nop
 800db2c:	66666667 	.word	0x66666667

0800db30 <_etoa>:
 800db30:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800db34:	b09a      	sub	sp, #104	; 0x68
 800db36:	af06      	add	r7, sp, #24
 800db38:	6178      	str	r0, [r7, #20]
 800db3a:	6139      	str	r1, [r7, #16]
 800db3c:	60fa      	str	r2, [r7, #12]
 800db3e:	60bb      	str	r3, [r7, #8]
 800db40:	ed87 0b00 	vstr	d0, [r7]
 800db44:	ed97 6b00 	vldr	d6, [r7]
 800db48:	ed97 7b00 	vldr	d7, [r7]
 800db4c:	eeb4 6b47 	vcmp.f64	d6, d7
 800db50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db54:	d111      	bne.n	800db7a <_etoa+0x4a>
 800db56:	ed97 7b00 	vldr	d7, [r7]
 800db5a:	ed9f 6bc5 	vldr	d6, [pc, #788]	; 800de70 <_etoa+0x340>
 800db5e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800db62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db66:	dc08      	bgt.n	800db7a <_etoa+0x4a>
 800db68:	ed97 7b00 	vldr	d7, [r7]
 800db6c:	ed9f 6bc2 	vldr	d6, [pc, #776]	; 800de78 <_etoa+0x348>
 800db70:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800db74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db78:	d50f      	bpl.n	800db9a <_etoa+0x6a>
 800db7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800db7c:	9302      	str	r3, [sp, #8]
 800db7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800db80:	9301      	str	r3, [sp, #4]
 800db82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800db84:	9300      	str	r3, [sp, #0]
 800db86:	ed97 0b00 	vldr	d0, [r7]
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	68fa      	ldr	r2, [r7, #12]
 800db8e:	6939      	ldr	r1, [r7, #16]
 800db90:	6978      	ldr	r0, [r7, #20]
 800db92:	f7ff fd7d 	bl	800d690 <_ftoa>
 800db96:	4603      	mov	r3, r0
 800db98:	e1cd      	b.n	800df36 <_etoa+0x406>
 800db9a:	ed97 7b00 	vldr	d7, [r7]
 800db9e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800dba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dba6:	bf4c      	ite	mi
 800dba8:	2301      	movmi	r3, #1
 800dbaa:	2300      	movpl	r3, #0
 800dbac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dbb0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d005      	beq.n	800dbc4 <_etoa+0x94>
 800dbb8:	ed97 7b00 	vldr	d7, [r7]
 800dbbc:	eeb1 7b47 	vneg.f64	d7, d7
 800dbc0:	ed87 7b00 	vstr	d7, [r7]
 800dbc4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dbc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d101      	bne.n	800dbd2 <_etoa+0xa2>
 800dbce:	2306      	movs	r3, #6
 800dbd0:	663b      	str	r3, [r7, #96]	; 0x60
 800dbd2:	e9d7 3400 	ldrd	r3, r4, [r7]
 800dbd6:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800dbda:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800dbde:	f04f 0300 	mov.w	r3, #0
 800dbe2:	f04f 0400 	mov.w	r4, #0
 800dbe6:	0d13      	lsrs	r3, r2, #20
 800dbe8:	2400      	movs	r4, #0
 800dbea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800dbee:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800dbf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dbf4:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800dbf8:	f04f 31ff 	mov.w	r1, #4294967295
 800dbfc:	4ab0      	ldr	r2, [pc, #704]	; (800dec0 <_etoa+0x390>)
 800dbfe:	ea03 0b01 	and.w	fp, r3, r1
 800dc02:	ea04 0c02 	and.w	ip, r4, r2
 800dc06:	f04f 0100 	mov.w	r1, #0
 800dc0a:	4aae      	ldr	r2, [pc, #696]	; (800dec4 <_etoa+0x394>)
 800dc0c:	ea4b 0301 	orr.w	r3, fp, r1
 800dc10:	ea4c 0402 	orr.w	r4, ip, r2
 800dc14:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800dc18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc1a:	ee07 3a90 	vmov	s15, r3
 800dc1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dc22:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800de80 <_etoa+0x350>
 800dc26:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dc2a:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800de88 <_etoa+0x358>
 800dc2e:	ee37 6b06 	vadd.f64	d6, d7, d6
 800dc32:	ed97 7b06 	vldr	d7, [r7, #24]
 800dc36:	eeb7 5b08 	vmov.f64	d5, #120	; 0x3fc00000  1.5
 800dc3a:	ee37 7b45 	vsub.f64	d7, d7, d5
 800dc3e:	ed9f 5b94 	vldr	d5, [pc, #592]	; 800de90 <_etoa+0x360>
 800dc42:	ee27 7b05 	vmul.f64	d7, d7, d5
 800dc46:	ee36 7b07 	vadd.f64	d7, d6, d7
 800dc4a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800dc4e:	ee17 3a90 	vmov	r3, s15
 800dc52:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dc54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc56:	ee07 3a90 	vmov	s15, r3
 800dc5a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dc5e:	ed9f 6b8e 	vldr	d6, [pc, #568]	; 800de98 <_etoa+0x368>
 800dc62:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dc66:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800dc6a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800dc6e:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800dc72:	ee17 3a90 	vmov	r3, s15
 800dc76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800dc78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc7a:	ee07 3a90 	vmov	s15, r3
 800dc7e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dc82:	ed9f 6b87 	vldr	d6, [pc, #540]	; 800dea0 <_etoa+0x370>
 800dc86:	ee27 6b06 	vmul.f64	d6, d7, d6
 800dc8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc8c:	ee07 3a90 	vmov	s15, r3
 800dc90:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800dc94:	ed9f 5b84 	vldr	d5, [pc, #528]	; 800dea8 <_etoa+0x378>
 800dc98:	ee27 7b05 	vmul.f64	d7, d7, d5
 800dc9c:	ee36 7b47 	vsub.f64	d7, d6, d7
 800dca0:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
 800dca4:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
 800dca8:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800dcac:	ee26 7b07 	vmul.f64	d7, d6, d7
 800dcb0:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
 800dcb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dcb6:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800dcba:	4619      	mov	r1, r3
 800dcbc:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800dcc0:	f04f 0300 	mov.w	r3, #0
 800dcc4:	f04f 0400 	mov.w	r4, #0
 800dcc8:	050c      	lsls	r4, r1, #20
 800dcca:	2300      	movs	r3, #0
 800dccc:	e9c7 3406 	strd	r3, r4, [r7, #24]
 800dcd0:	ed97 6b06 	vldr	d6, [r7, #24]
 800dcd4:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800dcd8:	ee37 4b07 	vadd.f64	d4, d7, d7
 800dcdc:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800dce0:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800dce4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800dce8:	ed97 3b0a 	vldr	d3, [r7, #40]	; 0x28
 800dcec:	eeb2 2b0c 	vmov.f64	d2, #44	; 0x41600000  14.0
 800dcf0:	ee83 7b02 	vdiv.f64	d7, d3, d2
 800dcf4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800dcf8:	ee37 3b03 	vadd.f64	d3, d7, d3
 800dcfc:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800dd00:	ee82 7b03 	vdiv.f64	d7, d2, d3
 800dd04:	eeb1 3b08 	vmov.f64	d3, #24	; 0x40c00000  6.0
 800dd08:	ee37 3b03 	vadd.f64	d3, d7, d3
 800dd0c:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800dd10:	ee82 7b03 	vdiv.f64	d7, d2, d3
 800dd14:	ee35 5b07 	vadd.f64	d5, d5, d7
 800dd18:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800dd1c:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800dd20:	ee37 7b05 	vadd.f64	d7, d7, d5
 800dd24:	ee26 7b07 	vmul.f64	d7, d6, d7
 800dd28:	ed87 7b06 	vstr	d7, [r7, #24]
 800dd2c:	ed97 7b06 	vldr	d7, [r7, #24]
 800dd30:	ed97 6b00 	vldr	d6, [r7]
 800dd34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800dd38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd3c:	d50a      	bpl.n	800dd54 <_etoa+0x224>
 800dd3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd40:	3b01      	subs	r3, #1
 800dd42:	64fb      	str	r3, [r7, #76]	; 0x4c
 800dd44:	ed97 6b06 	vldr	d6, [r7, #24]
 800dd48:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 800dd4c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800dd50:	ed87 7b06 	vstr	d7, [r7, #24]
 800dd54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd56:	2b63      	cmp	r3, #99	; 0x63
 800dd58:	dc05      	bgt.n	800dd66 <_etoa+0x236>
 800dd5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd5c:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800dd60:	db01      	blt.n	800dd66 <_etoa+0x236>
 800dd62:	2304      	movs	r3, #4
 800dd64:	e000      	b.n	800dd68 <_etoa+0x238>
 800dd66:	2305      	movs	r3, #5
 800dd68:	64bb      	str	r3, [r7, #72]	; 0x48
 800dd6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800dd6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d031      	beq.n	800ddd8 <_etoa+0x2a8>
 800dd74:	ed97 7b00 	vldr	d7, [r7]
 800dd78:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 800deb0 <_etoa+0x380>
 800dd7c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dd80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd84:	db1d      	blt.n	800ddc2 <_etoa+0x292>
 800dd86:	ed97 7b00 	vldr	d7, [r7]
 800dd8a:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 800deb8 <_etoa+0x388>
 800dd8e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800dd92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd96:	d514      	bpl.n	800ddc2 <_etoa+0x292>
 800dd98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dd9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800dd9c:	429a      	cmp	r2, r3
 800dd9e:	da05      	bge.n	800ddac <_etoa+0x27c>
 800dda0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800dda2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dda4:	1ad3      	subs	r3, r2, r3
 800dda6:	3b01      	subs	r3, #1
 800dda8:	663b      	str	r3, [r7, #96]	; 0x60
 800ddaa:	e001      	b.n	800ddb0 <_etoa+0x280>
 800ddac:	2300      	movs	r3, #0
 800ddae:	663b      	str	r3, [r7, #96]	; 0x60
 800ddb0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ddb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ddb6:	66bb      	str	r3, [r7, #104]	; 0x68
 800ddb8:	2300      	movs	r3, #0
 800ddba:	64bb      	str	r3, [r7, #72]	; 0x48
 800ddbc:	2300      	movs	r3, #0
 800ddbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ddc0:	e00a      	b.n	800ddd8 <_etoa+0x2a8>
 800ddc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d007      	beq.n	800ddd8 <_etoa+0x2a8>
 800ddc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ddca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d002      	beq.n	800ddd8 <_etoa+0x2a8>
 800ddd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ddd4:	3b01      	subs	r3, #1
 800ddd6:	663b      	str	r3, [r7, #96]	; 0x60
 800ddd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ddda:	647b      	str	r3, [r7, #68]	; 0x44
 800dddc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ddde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dde0:	429a      	cmp	r2, r3
 800dde2:	d904      	bls.n	800ddee <_etoa+0x2be>
 800dde4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dde6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dde8:	1ad3      	subs	r3, r2, r3
 800ddea:	647b      	str	r3, [r7, #68]	; 0x44
 800ddec:	e001      	b.n	800ddf2 <_etoa+0x2c2>
 800ddee:	2300      	movs	r3, #0
 800ddf0:	647b      	str	r3, [r7, #68]	; 0x44
 800ddf2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ddf4:	f003 0302 	and.w	r3, r3, #2
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d004      	beq.n	800de06 <_etoa+0x2d6>
 800ddfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d001      	beq.n	800de06 <_etoa+0x2d6>
 800de02:	2300      	movs	r3, #0
 800de04:	647b      	str	r3, [r7, #68]	; 0x44
 800de06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d007      	beq.n	800de1c <_etoa+0x2ec>
 800de0c:	ed97 6b06 	vldr	d6, [r7, #24]
 800de10:	ed97 5b00 	vldr	d5, [r7]
 800de14:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800de18:	ed87 7b00 	vstr	d7, [r7]
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	627b      	str	r3, [r7, #36]	; 0x24
 800de20:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800de24:	2b00      	cmp	r3, #0
 800de26:	d004      	beq.n	800de32 <_etoa+0x302>
 800de28:	ed97 7b00 	vldr	d7, [r7]
 800de2c:	eeb1 7b47 	vneg.f64	d7, d7
 800de30:	e001      	b.n	800de36 <_etoa+0x306>
 800de32:	ed97 7b00 	vldr	d7, [r7]
 800de36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800de3c:	9302      	str	r3, [sp, #8]
 800de3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800de40:	9301      	str	r3, [sp, #4]
 800de42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800de44:	9300      	str	r3, [sp, #0]
 800de46:	eeb0 0b47 	vmov.f64	d0, d7
 800de4a:	68bb      	ldr	r3, [r7, #8]
 800de4c:	68fa      	ldr	r2, [r7, #12]
 800de4e:	6939      	ldr	r1, [r7, #16]
 800de50:	6978      	ldr	r0, [r7, #20]
 800de52:	f7ff fc1d 	bl	800d690 <_ftoa>
 800de56:	60f8      	str	r0, [r7, #12]
 800de58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d06a      	beq.n	800df34 <_etoa+0x404>
 800de5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800de60:	f003 0320 	and.w	r3, r3, #32
 800de64:	2b00      	cmp	r3, #0
 800de66:	d02f      	beq.n	800dec8 <_etoa+0x398>
 800de68:	2045      	movs	r0, #69	; 0x45
 800de6a:	e02e      	b.n	800deca <_etoa+0x39a>
 800de6c:	f3af 8000 	nop.w
 800de70:	ffffffff 	.word	0xffffffff
 800de74:	7fefffff 	.word	0x7fefffff
 800de78:	ffffffff 	.word	0xffffffff
 800de7c:	ffefffff 	.word	0xffefffff
 800de80:	509f79fb 	.word	0x509f79fb
 800de84:	3fd34413 	.word	0x3fd34413
 800de88:	8b60c8b3 	.word	0x8b60c8b3
 800de8c:	3fc68a28 	.word	0x3fc68a28
 800de90:	636f4361 	.word	0x636f4361
 800de94:	3fd287a7 	.word	0x3fd287a7
 800de98:	0979a371 	.word	0x0979a371
 800de9c:	400a934f 	.word	0x400a934f
 800dea0:	bbb55516 	.word	0xbbb55516
 800dea4:	40026bb1 	.word	0x40026bb1
 800dea8:	fefa39ef 	.word	0xfefa39ef
 800deac:	3fe62e42 	.word	0x3fe62e42
 800deb0:	eb1c432d 	.word	0xeb1c432d
 800deb4:	3f1a36e2 	.word	0x3f1a36e2
 800deb8:	00000000 	.word	0x00000000
 800debc:	412e8480 	.word	0x412e8480
 800dec0:	000fffff 	.word	0x000fffff
 800dec4:	3ff00000 	.word	0x3ff00000
 800dec8:	2065      	movs	r0, #101	; 0x65
 800deca:	68fa      	ldr	r2, [r7, #12]
 800decc:	1c53      	adds	r3, r2, #1
 800dece:	60fb      	str	r3, [r7, #12]
 800ded0:	697c      	ldr	r4, [r7, #20]
 800ded2:	68bb      	ldr	r3, [r7, #8]
 800ded4:	6939      	ldr	r1, [r7, #16]
 800ded6:	47a0      	blx	r4
 800ded8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800deda:	2b00      	cmp	r3, #0
 800dedc:	bfb8      	it	lt
 800dede:	425b      	neglt	r3, r3
 800dee0:	4618      	mov	r0, r3
 800dee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dee4:	0fdb      	lsrs	r3, r3, #31
 800dee6:	b2db      	uxtb	r3, r3
 800dee8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800deea:	3a01      	subs	r2, #1
 800deec:	2105      	movs	r1, #5
 800deee:	9105      	str	r1, [sp, #20]
 800def0:	9204      	str	r2, [sp, #16]
 800def2:	2200      	movs	r2, #0
 800def4:	9203      	str	r2, [sp, #12]
 800def6:	220a      	movs	r2, #10
 800def8:	9202      	str	r2, [sp, #8]
 800defa:	9301      	str	r3, [sp, #4]
 800defc:	9000      	str	r0, [sp, #0]
 800defe:	68bb      	ldr	r3, [r7, #8]
 800df00:	68fa      	ldr	r2, [r7, #12]
 800df02:	6939      	ldr	r1, [r7, #16]
 800df04:	6978      	ldr	r0, [r7, #20]
 800df06:	f7ff faeb 	bl	800d4e0 <_ntoa_long>
 800df0a:	60f8      	str	r0, [r7, #12]
 800df0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800df0e:	f003 0302 	and.w	r3, r3, #2
 800df12:	2b00      	cmp	r3, #0
 800df14:	d00e      	beq.n	800df34 <_etoa+0x404>
 800df16:	e007      	b.n	800df28 <_etoa+0x3f8>
 800df18:	68fa      	ldr	r2, [r7, #12]
 800df1a:	1c53      	adds	r3, r2, #1
 800df1c:	60fb      	str	r3, [r7, #12]
 800df1e:	697c      	ldr	r4, [r7, #20]
 800df20:	68bb      	ldr	r3, [r7, #8]
 800df22:	6939      	ldr	r1, [r7, #16]
 800df24:	2020      	movs	r0, #32
 800df26:	47a0      	blx	r4
 800df28:	68fa      	ldr	r2, [r7, #12]
 800df2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df2c:	1ad3      	subs	r3, r2, r3
 800df2e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800df30:	429a      	cmp	r2, r3
 800df32:	d8f1      	bhi.n	800df18 <_etoa+0x3e8>
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	4618      	mov	r0, r3
 800df38:	3750      	adds	r7, #80	; 0x50
 800df3a:	46bd      	mov	sp, r7
 800df3c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0800df40 <_vsnprintf>:
 800df40:	b5b0      	push	{r4, r5, r7, lr}
 800df42:	b0a0      	sub	sp, #128	; 0x80
 800df44:	af0a      	add	r7, sp, #40	; 0x28
 800df46:	60f8      	str	r0, [r7, #12]
 800df48:	60b9      	str	r1, [r7, #8]
 800df4a:	607a      	str	r2, [r7, #4]
 800df4c:	603b      	str	r3, [r7, #0]
 800df4e:	2300      	movs	r3, #0
 800df50:	647b      	str	r3, [r7, #68]	; 0x44
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	2b00      	cmp	r3, #0
 800df56:	f040 848e 	bne.w	800e876 <_vsnprintf+0x936>
 800df5a:	4ba0      	ldr	r3, [pc, #640]	; (800e1dc <_vsnprintf+0x29c>)
 800df5c:	60fb      	str	r3, [r7, #12]
 800df5e:	f000 bc8a 	b.w	800e876 <_vsnprintf+0x936>
 800df62:	683b      	ldr	r3, [r7, #0]
 800df64:	781b      	ldrb	r3, [r3, #0]
 800df66:	2b25      	cmp	r3, #37	; 0x25
 800df68:	d00d      	beq.n	800df86 <_vsnprintf+0x46>
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	7818      	ldrb	r0, [r3, #0]
 800df6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df70:	1c53      	adds	r3, r2, #1
 800df72:	647b      	str	r3, [r7, #68]	; 0x44
 800df74:	68fc      	ldr	r4, [r7, #12]
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	68b9      	ldr	r1, [r7, #8]
 800df7a:	47a0      	blx	r4
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	3301      	adds	r3, #1
 800df80:	603b      	str	r3, [r7, #0]
 800df82:	f000 bc78 	b.w	800e876 <_vsnprintf+0x936>
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	3301      	adds	r3, #1
 800df8a:	603b      	str	r3, [r7, #0]
 800df8c:	2300      	movs	r3, #0
 800df8e:	657b      	str	r3, [r7, #84]	; 0x54
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	781b      	ldrb	r3, [r3, #0]
 800df94:	3b20      	subs	r3, #32
 800df96:	2b10      	cmp	r3, #16
 800df98:	d856      	bhi.n	800e048 <_vsnprintf+0x108>
 800df9a:	a201      	add	r2, pc, #4	; (adr r2, 800dfa0 <_vsnprintf+0x60>)
 800df9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfa0:	0800e021 	.word	0x0800e021
 800dfa4:	0800e049 	.word	0x0800e049
 800dfa8:	0800e049 	.word	0x0800e049
 800dfac:	0800e035 	.word	0x0800e035
 800dfb0:	0800e049 	.word	0x0800e049
 800dfb4:	0800e049 	.word	0x0800e049
 800dfb8:	0800e049 	.word	0x0800e049
 800dfbc:	0800e049 	.word	0x0800e049
 800dfc0:	0800e049 	.word	0x0800e049
 800dfc4:	0800e049 	.word	0x0800e049
 800dfc8:	0800e049 	.word	0x0800e049
 800dfcc:	0800e00d 	.word	0x0800e00d
 800dfd0:	0800e049 	.word	0x0800e049
 800dfd4:	0800dff9 	.word	0x0800dff9
 800dfd8:	0800e049 	.word	0x0800e049
 800dfdc:	0800e049 	.word	0x0800e049
 800dfe0:	0800dfe5 	.word	0x0800dfe5
 800dfe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dfe6:	f043 0301 	orr.w	r3, r3, #1
 800dfea:	657b      	str	r3, [r7, #84]	; 0x54
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	3301      	adds	r3, #1
 800dff0:	603b      	str	r3, [r7, #0]
 800dff2:	2301      	movs	r3, #1
 800dff4:	64bb      	str	r3, [r7, #72]	; 0x48
 800dff6:	e02a      	b.n	800e04e <_vsnprintf+0x10e>
 800dff8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dffa:	f043 0302 	orr.w	r3, r3, #2
 800dffe:	657b      	str	r3, [r7, #84]	; 0x54
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	3301      	adds	r3, #1
 800e004:	603b      	str	r3, [r7, #0]
 800e006:	2301      	movs	r3, #1
 800e008:	64bb      	str	r3, [r7, #72]	; 0x48
 800e00a:	e020      	b.n	800e04e <_vsnprintf+0x10e>
 800e00c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e00e:	f043 0304 	orr.w	r3, r3, #4
 800e012:	657b      	str	r3, [r7, #84]	; 0x54
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	3301      	adds	r3, #1
 800e018:	603b      	str	r3, [r7, #0]
 800e01a:	2301      	movs	r3, #1
 800e01c:	64bb      	str	r3, [r7, #72]	; 0x48
 800e01e:	e016      	b.n	800e04e <_vsnprintf+0x10e>
 800e020:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e022:	f043 0308 	orr.w	r3, r3, #8
 800e026:	657b      	str	r3, [r7, #84]	; 0x54
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	3301      	adds	r3, #1
 800e02c:	603b      	str	r3, [r7, #0]
 800e02e:	2301      	movs	r3, #1
 800e030:	64bb      	str	r3, [r7, #72]	; 0x48
 800e032:	e00c      	b.n	800e04e <_vsnprintf+0x10e>
 800e034:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e036:	f043 0310 	orr.w	r3, r3, #16
 800e03a:	657b      	str	r3, [r7, #84]	; 0x54
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	3301      	adds	r3, #1
 800e040:	603b      	str	r3, [r7, #0]
 800e042:	2301      	movs	r3, #1
 800e044:	64bb      	str	r3, [r7, #72]	; 0x48
 800e046:	e002      	b.n	800e04e <_vsnprintf+0x10e>
 800e048:	2300      	movs	r3, #0
 800e04a:	64bb      	str	r3, [r7, #72]	; 0x48
 800e04c:	bf00      	nop
 800e04e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e050:	2b00      	cmp	r3, #0
 800e052:	d19d      	bne.n	800df90 <_vsnprintf+0x50>
 800e054:	2300      	movs	r3, #0
 800e056:	653b      	str	r3, [r7, #80]	; 0x50
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	781b      	ldrb	r3, [r3, #0]
 800e05c:	4618      	mov	r0, r3
 800e05e:	f7ff f8d8 	bl	800d212 <_is_digit>
 800e062:	4603      	mov	r3, r0
 800e064:	2b00      	cmp	r3, #0
 800e066:	d005      	beq.n	800e074 <_vsnprintf+0x134>
 800e068:	463b      	mov	r3, r7
 800e06a:	4618      	mov	r0, r3
 800e06c:	f7ff f8e8 	bl	800d240 <_atoi>
 800e070:	6538      	str	r0, [r7, #80]	; 0x50
 800e072:	e018      	b.n	800e0a6 <_vsnprintf+0x166>
 800e074:	683b      	ldr	r3, [r7, #0]
 800e076:	781b      	ldrb	r3, [r3, #0]
 800e078:	2b2a      	cmp	r3, #42	; 0x2a
 800e07a:	d114      	bne.n	800e0a6 <_vsnprintf+0x166>
 800e07c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e07e:	1d1a      	adds	r2, r3, #4
 800e080:	66ba      	str	r2, [r7, #104]	; 0x68
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	633b      	str	r3, [r7, #48]	; 0x30
 800e086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e088:	2b00      	cmp	r3, #0
 800e08a:	da07      	bge.n	800e09c <_vsnprintf+0x15c>
 800e08c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e08e:	f043 0302 	orr.w	r3, r3, #2
 800e092:	657b      	str	r3, [r7, #84]	; 0x54
 800e094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e096:	425b      	negs	r3, r3
 800e098:	653b      	str	r3, [r7, #80]	; 0x50
 800e09a:	e001      	b.n	800e0a0 <_vsnprintf+0x160>
 800e09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e09e:	653b      	str	r3, [r7, #80]	; 0x50
 800e0a0:	683b      	ldr	r3, [r7, #0]
 800e0a2:	3301      	adds	r3, #1
 800e0a4:	603b      	str	r3, [r7, #0]
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	2b2e      	cmp	r3, #46	; 0x2e
 800e0b0:	d124      	bne.n	800e0fc <_vsnprintf+0x1bc>
 800e0b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e0b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e0b8:	657b      	str	r3, [r7, #84]	; 0x54
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	3301      	adds	r3, #1
 800e0be:	603b      	str	r3, [r7, #0]
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	781b      	ldrb	r3, [r3, #0]
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	f7ff f8a4 	bl	800d212 <_is_digit>
 800e0ca:	4603      	mov	r3, r0
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d005      	beq.n	800e0dc <_vsnprintf+0x19c>
 800e0d0:	463b      	mov	r3, r7
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f7ff f8b4 	bl	800d240 <_atoi>
 800e0d8:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e0da:	e00f      	b.n	800e0fc <_vsnprintf+0x1bc>
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	781b      	ldrb	r3, [r3, #0]
 800e0e0:	2b2a      	cmp	r3, #42	; 0x2a
 800e0e2:	d10b      	bne.n	800e0fc <_vsnprintf+0x1bc>
 800e0e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e0e6:	1d1a      	adds	r2, r3, #4
 800e0e8:	66ba      	str	r2, [r7, #104]	; 0x68
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e0ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0f0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e0f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	3301      	adds	r3, #1
 800e0fa:	603b      	str	r3, [r7, #0]
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	781b      	ldrb	r3, [r3, #0]
 800e100:	3b68      	subs	r3, #104	; 0x68
 800e102:	2b12      	cmp	r3, #18
 800e104:	d866      	bhi.n	800e1d4 <_vsnprintf+0x294>
 800e106:	a201      	add	r2, pc, #4	; (adr r2, 800e10c <_vsnprintf+0x1cc>)
 800e108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e10c:	0800e17f 	.word	0x0800e17f
 800e110:	0800e1d5 	.word	0x0800e1d5
 800e114:	0800e1b5 	.word	0x0800e1b5
 800e118:	0800e1d5 	.word	0x0800e1d5
 800e11c:	0800e159 	.word	0x0800e159
 800e120:	0800e1d5 	.word	0x0800e1d5
 800e124:	0800e1d5 	.word	0x0800e1d5
 800e128:	0800e1d5 	.word	0x0800e1d5
 800e12c:	0800e1d5 	.word	0x0800e1d5
 800e130:	0800e1d5 	.word	0x0800e1d5
 800e134:	0800e1d5 	.word	0x0800e1d5
 800e138:	0800e1d5 	.word	0x0800e1d5
 800e13c:	0800e1a5 	.word	0x0800e1a5
 800e140:	0800e1d5 	.word	0x0800e1d5
 800e144:	0800e1d5 	.word	0x0800e1d5
 800e148:	0800e1d5 	.word	0x0800e1d5
 800e14c:	0800e1d5 	.word	0x0800e1d5
 800e150:	0800e1d5 	.word	0x0800e1d5
 800e154:	0800e1c5 	.word	0x0800e1c5
 800e158:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e15a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e15e:	657b      	str	r3, [r7, #84]	; 0x54
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	3301      	adds	r3, #1
 800e164:	603b      	str	r3, [r7, #0]
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	2b6c      	cmp	r3, #108	; 0x6c
 800e16c:	d134      	bne.n	800e1d8 <_vsnprintf+0x298>
 800e16e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e170:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e174:	657b      	str	r3, [r7, #84]	; 0x54
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	3301      	adds	r3, #1
 800e17a:	603b      	str	r3, [r7, #0]
 800e17c:	e02c      	b.n	800e1d8 <_vsnprintf+0x298>
 800e17e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e180:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e184:	657b      	str	r3, [r7, #84]	; 0x54
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	3301      	adds	r3, #1
 800e18a:	603b      	str	r3, [r7, #0]
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	781b      	ldrb	r3, [r3, #0]
 800e190:	2b68      	cmp	r3, #104	; 0x68
 800e192:	d125      	bne.n	800e1e0 <_vsnprintf+0x2a0>
 800e194:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e196:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e19a:	657b      	str	r3, [r7, #84]	; 0x54
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	3301      	adds	r3, #1
 800e1a0:	603b      	str	r3, [r7, #0]
 800e1a2:	e01d      	b.n	800e1e0 <_vsnprintf+0x2a0>
 800e1a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e1a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e1aa:	657b      	str	r3, [r7, #84]	; 0x54
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	3301      	adds	r3, #1
 800e1b0:	603b      	str	r3, [r7, #0]
 800e1b2:	e016      	b.n	800e1e2 <_vsnprintf+0x2a2>
 800e1b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e1b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e1ba:	657b      	str	r3, [r7, #84]	; 0x54
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	3301      	adds	r3, #1
 800e1c0:	603b      	str	r3, [r7, #0]
 800e1c2:	e00e      	b.n	800e1e2 <_vsnprintf+0x2a2>
 800e1c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e1c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e1ca:	657b      	str	r3, [r7, #84]	; 0x54
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	3301      	adds	r3, #1
 800e1d0:	603b      	str	r3, [r7, #0]
 800e1d2:	e006      	b.n	800e1e2 <_vsnprintf+0x2a2>
 800e1d4:	bf00      	nop
 800e1d6:	e004      	b.n	800e1e2 <_vsnprintf+0x2a2>
 800e1d8:	bf00      	nop
 800e1da:	e002      	b.n	800e1e2 <_vsnprintf+0x2a2>
 800e1dc:	0800d1bd 	.word	0x0800d1bd
 800e1e0:	bf00      	nop
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	781b      	ldrb	r3, [r3, #0]
 800e1e6:	3b25      	subs	r3, #37	; 0x25
 800e1e8:	2b53      	cmp	r3, #83	; 0x53
 800e1ea:	f200 8337 	bhi.w	800e85c <_vsnprintf+0x91c>
 800e1ee:	a201      	add	r2, pc, #4	; (adr r2, 800e1f4 <_vsnprintf+0x2b4>)
 800e1f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1f4:	0800e845 	.word	0x0800e845
 800e1f8:	0800e85d 	.word	0x0800e85d
 800e1fc:	0800e85d 	.word	0x0800e85d
 800e200:	0800e85d 	.word	0x0800e85d
 800e204:	0800e85d 	.word	0x0800e85d
 800e208:	0800e85d 	.word	0x0800e85d
 800e20c:	0800e85d 	.word	0x0800e85d
 800e210:	0800e85d 	.word	0x0800e85d
 800e214:	0800e85d 	.word	0x0800e85d
 800e218:	0800e85d 	.word	0x0800e85d
 800e21c:	0800e85d 	.word	0x0800e85d
 800e220:	0800e85d 	.word	0x0800e85d
 800e224:	0800e85d 	.word	0x0800e85d
 800e228:	0800e85d 	.word	0x0800e85d
 800e22c:	0800e85d 	.word	0x0800e85d
 800e230:	0800e85d 	.word	0x0800e85d
 800e234:	0800e85d 	.word	0x0800e85d
 800e238:	0800e85d 	.word	0x0800e85d
 800e23c:	0800e85d 	.word	0x0800e85d
 800e240:	0800e85d 	.word	0x0800e85d
 800e244:	0800e85d 	.word	0x0800e85d
 800e248:	0800e85d 	.word	0x0800e85d
 800e24c:	0800e85d 	.word	0x0800e85d
 800e250:	0800e85d 	.word	0x0800e85d
 800e254:	0800e85d 	.word	0x0800e85d
 800e258:	0800e85d 	.word	0x0800e85d
 800e25c:	0800e85d 	.word	0x0800e85d
 800e260:	0800e85d 	.word	0x0800e85d
 800e264:	0800e85d 	.word	0x0800e85d
 800e268:	0800e85d 	.word	0x0800e85d
 800e26c:	0800e85d 	.word	0x0800e85d
 800e270:	0800e85d 	.word	0x0800e85d
 800e274:	0800e619 	.word	0x0800e619
 800e278:	0800e5d1 	.word	0x0800e5d1
 800e27c:	0800e619 	.word	0x0800e619
 800e280:	0800e85d 	.word	0x0800e85d
 800e284:	0800e85d 	.word	0x0800e85d
 800e288:	0800e85d 	.word	0x0800e85d
 800e28c:	0800e85d 	.word	0x0800e85d
 800e290:	0800e85d 	.word	0x0800e85d
 800e294:	0800e85d 	.word	0x0800e85d
 800e298:	0800e85d 	.word	0x0800e85d
 800e29c:	0800e85d 	.word	0x0800e85d
 800e2a0:	0800e85d 	.word	0x0800e85d
 800e2a4:	0800e85d 	.word	0x0800e85d
 800e2a8:	0800e85d 	.word	0x0800e85d
 800e2ac:	0800e85d 	.word	0x0800e85d
 800e2b0:	0800e85d 	.word	0x0800e85d
 800e2b4:	0800e85d 	.word	0x0800e85d
 800e2b8:	0800e85d 	.word	0x0800e85d
 800e2bc:	0800e85d 	.word	0x0800e85d
 800e2c0:	0800e345 	.word	0x0800e345
 800e2c4:	0800e85d 	.word	0x0800e85d
 800e2c8:	0800e85d 	.word	0x0800e85d
 800e2cc:	0800e85d 	.word	0x0800e85d
 800e2d0:	0800e85d 	.word	0x0800e85d
 800e2d4:	0800e85d 	.word	0x0800e85d
 800e2d8:	0800e85d 	.word	0x0800e85d
 800e2dc:	0800e85d 	.word	0x0800e85d
 800e2e0:	0800e85d 	.word	0x0800e85d
 800e2e4:	0800e85d 	.word	0x0800e85d
 800e2e8:	0800e345 	.word	0x0800e345
 800e2ec:	0800e681 	.word	0x0800e681
 800e2f0:	0800e345 	.word	0x0800e345
 800e2f4:	0800e619 	.word	0x0800e619
 800e2f8:	0800e5d1 	.word	0x0800e5d1
 800e2fc:	0800e619 	.word	0x0800e619
 800e300:	0800e85d 	.word	0x0800e85d
 800e304:	0800e345 	.word	0x0800e345
 800e308:	0800e85d 	.word	0x0800e85d
 800e30c:	0800e85d 	.word	0x0800e85d
 800e310:	0800e85d 	.word	0x0800e85d
 800e314:	0800e85d 	.word	0x0800e85d
 800e318:	0800e85d 	.word	0x0800e85d
 800e31c:	0800e345 	.word	0x0800e345
 800e320:	0800e7b9 	.word	0x0800e7b9
 800e324:	0800e85d 	.word	0x0800e85d
 800e328:	0800e85d 	.word	0x0800e85d
 800e32c:	0800e6f5 	.word	0x0800e6f5
 800e330:	0800e85d 	.word	0x0800e85d
 800e334:	0800e345 	.word	0x0800e345
 800e338:	0800e85d 	.word	0x0800e85d
 800e33c:	0800e85d 	.word	0x0800e85d
 800e340:	0800e345 	.word	0x0800e345
 800e344:	683b      	ldr	r3, [r7, #0]
 800e346:	781b      	ldrb	r3, [r3, #0]
 800e348:	2b78      	cmp	r3, #120	; 0x78
 800e34a:	d003      	beq.n	800e354 <_vsnprintf+0x414>
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	781b      	ldrb	r3, [r3, #0]
 800e350:	2b58      	cmp	r3, #88	; 0x58
 800e352:	d102      	bne.n	800e35a <_vsnprintf+0x41a>
 800e354:	2310      	movs	r3, #16
 800e356:	643b      	str	r3, [r7, #64]	; 0x40
 800e358:	e013      	b.n	800e382 <_vsnprintf+0x442>
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	781b      	ldrb	r3, [r3, #0]
 800e35e:	2b6f      	cmp	r3, #111	; 0x6f
 800e360:	d102      	bne.n	800e368 <_vsnprintf+0x428>
 800e362:	2308      	movs	r3, #8
 800e364:	643b      	str	r3, [r7, #64]	; 0x40
 800e366:	e00c      	b.n	800e382 <_vsnprintf+0x442>
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	2b62      	cmp	r3, #98	; 0x62
 800e36e:	d102      	bne.n	800e376 <_vsnprintf+0x436>
 800e370:	2302      	movs	r3, #2
 800e372:	643b      	str	r3, [r7, #64]	; 0x40
 800e374:	e005      	b.n	800e382 <_vsnprintf+0x442>
 800e376:	230a      	movs	r3, #10
 800e378:	643b      	str	r3, [r7, #64]	; 0x40
 800e37a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e37c:	f023 0310 	bic.w	r3, r3, #16
 800e380:	657b      	str	r3, [r7, #84]	; 0x54
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	781b      	ldrb	r3, [r3, #0]
 800e386:	2b58      	cmp	r3, #88	; 0x58
 800e388:	d103      	bne.n	800e392 <_vsnprintf+0x452>
 800e38a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e38c:	f043 0320 	orr.w	r3, r3, #32
 800e390:	657b      	str	r3, [r7, #84]	; 0x54
 800e392:	683b      	ldr	r3, [r7, #0]
 800e394:	781b      	ldrb	r3, [r3, #0]
 800e396:	2b69      	cmp	r3, #105	; 0x69
 800e398:	d007      	beq.n	800e3aa <_vsnprintf+0x46a>
 800e39a:	683b      	ldr	r3, [r7, #0]
 800e39c:	781b      	ldrb	r3, [r3, #0]
 800e39e:	2b64      	cmp	r3, #100	; 0x64
 800e3a0:	d003      	beq.n	800e3aa <_vsnprintf+0x46a>
 800e3a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3a4:	f023 030c 	bic.w	r3, r3, #12
 800e3a8:	657b      	str	r3, [r7, #84]	; 0x54
 800e3aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d003      	beq.n	800e3bc <_vsnprintf+0x47c>
 800e3b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3b6:	f023 0301 	bic.w	r3, r3, #1
 800e3ba:	657b      	str	r3, [r7, #84]	; 0x54
 800e3bc:	683b      	ldr	r3, [r7, #0]
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	2b69      	cmp	r3, #105	; 0x69
 800e3c2:	d004      	beq.n	800e3ce <_vsnprintf+0x48e>
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	781b      	ldrb	r3, [r3, #0]
 800e3c8:	2b64      	cmp	r3, #100	; 0x64
 800e3ca:	f040 808d 	bne.w	800e4e8 <_vsnprintf+0x5a8>
 800e3ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d02e      	beq.n	800e436 <_vsnprintf+0x4f6>
 800e3d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e3da:	3307      	adds	r3, #7
 800e3dc:	f023 0307 	bic.w	r3, r3, #7
 800e3e0:	f103 0208 	add.w	r2, r3, #8
 800e3e4:	66ba      	str	r2, [r7, #104]	; 0x68
 800e3e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e3ea:	e9c7 3404 	strd	r3, r4, [r7, #16]
 800e3ee:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	f174 0200 	sbcs.w	r2, r4, #0
 800e3f8:	da02      	bge.n	800e400 <_vsnprintf+0x4c0>
 800e3fa:	425b      	negs	r3, r3
 800e3fc:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
 800e400:	4619      	mov	r1, r3
 800e402:	4622      	mov	r2, r4
 800e404:	697b      	ldr	r3, [r7, #20]
 800e406:	0fdb      	lsrs	r3, r3, #31
 800e408:	b2d8      	uxtb	r0, r3
 800e40a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e40c:	f04f 0400 	mov.w	r4, #0
 800e410:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 800e412:	9508      	str	r5, [sp, #32]
 800e414:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 800e416:	9507      	str	r5, [sp, #28]
 800e418:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 800e41a:	9506      	str	r5, [sp, #24]
 800e41c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e420:	9002      	str	r0, [sp, #8]
 800e422:	e9cd 1200 	strd	r1, r2, [sp]
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e42a:	68b9      	ldr	r1, [r7, #8]
 800e42c:	68f8      	ldr	r0, [r7, #12]
 800e42e:	f7ff f8be 	bl	800d5ae <_ntoa_long_long>
 800e432:	6478      	str	r0, [r7, #68]	; 0x44
 800e434:	e0c8      	b.n	800e5c8 <_vsnprintf+0x688>
 800e436:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d01e      	beq.n	800e47e <_vsnprintf+0x53e>
 800e440:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e442:	1d1a      	adds	r2, r3, #4
 800e444:	66ba      	str	r2, [r7, #104]	; 0x68
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	61fb      	str	r3, [r7, #28]
 800e44a:	69fb      	ldr	r3, [r7, #28]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	bfb8      	it	lt
 800e450:	425b      	neglt	r3, r3
 800e452:	4619      	mov	r1, r3
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	0fdb      	lsrs	r3, r3, #31
 800e458:	b2db      	uxtb	r3, r3
 800e45a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e45c:	9205      	str	r2, [sp, #20]
 800e45e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e460:	9204      	str	r2, [sp, #16]
 800e462:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e464:	9203      	str	r2, [sp, #12]
 800e466:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e468:	9202      	str	r2, [sp, #8]
 800e46a:	9301      	str	r3, [sp, #4]
 800e46c:	9100      	str	r1, [sp, #0]
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e472:	68b9      	ldr	r1, [r7, #8]
 800e474:	68f8      	ldr	r0, [r7, #12]
 800e476:	f7ff f833 	bl	800d4e0 <_ntoa_long>
 800e47a:	6478      	str	r0, [r7, #68]	; 0x44
 800e47c:	e0a4      	b.n	800e5c8 <_vsnprintf+0x688>
 800e47e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e484:	2b00      	cmp	r3, #0
 800e486:	d005      	beq.n	800e494 <_vsnprintf+0x554>
 800e488:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e48a:	1d1a      	adds	r2, r3, #4
 800e48c:	66ba      	str	r2, [r7, #104]	; 0x68
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	b2db      	uxtb	r3, r3
 800e492:	e00e      	b.n	800e4b2 <_vsnprintf+0x572>
 800e494:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d005      	beq.n	800e4aa <_vsnprintf+0x56a>
 800e49e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e4a0:	1d1a      	adds	r2, r3, #4
 800e4a2:	66ba      	str	r2, [r7, #104]	; 0x68
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	b21b      	sxth	r3, r3
 800e4a8:	e003      	b.n	800e4b2 <_vsnprintf+0x572>
 800e4aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e4ac:	1d1a      	adds	r2, r3, #4
 800e4ae:	66ba      	str	r2, [r7, #104]	; 0x68
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	623b      	str	r3, [r7, #32]
 800e4b4:	6a3b      	ldr	r3, [r7, #32]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	bfb8      	it	lt
 800e4ba:	425b      	neglt	r3, r3
 800e4bc:	4619      	mov	r1, r3
 800e4be:	6a3b      	ldr	r3, [r7, #32]
 800e4c0:	0fdb      	lsrs	r3, r3, #31
 800e4c2:	b2db      	uxtb	r3, r3
 800e4c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e4c6:	9205      	str	r2, [sp, #20]
 800e4c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e4ca:	9204      	str	r2, [sp, #16]
 800e4cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e4ce:	9203      	str	r2, [sp, #12]
 800e4d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e4d2:	9202      	str	r2, [sp, #8]
 800e4d4:	9301      	str	r3, [sp, #4]
 800e4d6:	9100      	str	r1, [sp, #0]
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e4dc:	68b9      	ldr	r1, [r7, #8]
 800e4de:	68f8      	ldr	r0, [r7, #12]
 800e4e0:	f7fe fffe 	bl	800d4e0 <_ntoa_long>
 800e4e4:	6478      	str	r0, [r7, #68]	; 0x44
 800e4e6:	e06f      	b.n	800e5c8 <_vsnprintf+0x688>
 800e4e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e4ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d020      	beq.n	800e534 <_vsnprintf+0x5f4>
 800e4f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e4f4:	3307      	adds	r3, #7
 800e4f6:	f023 0307 	bic.w	r3, r3, #7
 800e4fa:	f103 0208 	add.w	r2, r3, #8
 800e4fe:	66ba      	str	r2, [r7, #104]	; 0x68
 800e500:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e504:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e506:	4611      	mov	r1, r2
 800e508:	f04f 0200 	mov.w	r2, #0
 800e50c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800e50e:	9008      	str	r0, [sp, #32]
 800e510:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800e512:	9007      	str	r0, [sp, #28]
 800e514:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800e516:	9006      	str	r0, [sp, #24]
 800e518:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800e51c:	2200      	movs	r2, #0
 800e51e:	9202      	str	r2, [sp, #8]
 800e520:	e9cd 3400 	strd	r3, r4, [sp]
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e528:	68b9      	ldr	r1, [r7, #8]
 800e52a:	68f8      	ldr	r0, [r7, #12]
 800e52c:	f7ff f83f 	bl	800d5ae <_ntoa_long_long>
 800e530:	6478      	str	r0, [r7, #68]	; 0x44
 800e532:	e049      	b.n	800e5c8 <_vsnprintf+0x688>
 800e534:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d016      	beq.n	800e56c <_vsnprintf+0x62c>
 800e53e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e540:	1d1a      	adds	r2, r3, #4
 800e542:	66ba      	str	r2, [r7, #104]	; 0x68
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e548:	9205      	str	r2, [sp, #20]
 800e54a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e54c:	9204      	str	r2, [sp, #16]
 800e54e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e550:	9203      	str	r2, [sp, #12]
 800e552:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e554:	9202      	str	r2, [sp, #8]
 800e556:	2200      	movs	r2, #0
 800e558:	9201      	str	r2, [sp, #4]
 800e55a:	9300      	str	r3, [sp, #0]
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e560:	68b9      	ldr	r1, [r7, #8]
 800e562:	68f8      	ldr	r0, [r7, #12]
 800e564:	f7fe ffbc 	bl	800d4e0 <_ntoa_long>
 800e568:	6478      	str	r0, [r7, #68]	; 0x44
 800e56a:	e02d      	b.n	800e5c8 <_vsnprintf+0x688>
 800e56c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e56e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e572:	2b00      	cmp	r3, #0
 800e574:	d005      	beq.n	800e582 <_vsnprintf+0x642>
 800e576:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e578:	1d1a      	adds	r2, r3, #4
 800e57a:	66ba      	str	r2, [r7, #104]	; 0x68
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	b2db      	uxtb	r3, r3
 800e580:	e00e      	b.n	800e5a0 <_vsnprintf+0x660>
 800e582:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d005      	beq.n	800e598 <_vsnprintf+0x658>
 800e58c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e58e:	1d1a      	adds	r2, r3, #4
 800e590:	66ba      	str	r2, [r7, #104]	; 0x68
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	b29b      	uxth	r3, r3
 800e596:	e003      	b.n	800e5a0 <_vsnprintf+0x660>
 800e598:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e59a:	1d1a      	adds	r2, r3, #4
 800e59c:	66ba      	str	r2, [r7, #104]	; 0x68
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	627b      	str	r3, [r7, #36]	; 0x24
 800e5a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5a4:	9305      	str	r3, [sp, #20]
 800e5a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e5a8:	9304      	str	r3, [sp, #16]
 800e5aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5ac:	9303      	str	r3, [sp, #12]
 800e5ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e5b0:	9302      	str	r3, [sp, #8]
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	9301      	str	r3, [sp, #4]
 800e5b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5b8:	9300      	str	r3, [sp, #0]
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e5be:	68b9      	ldr	r1, [r7, #8]
 800e5c0:	68f8      	ldr	r0, [r7, #12]
 800e5c2:	f7fe ff8d 	bl	800d4e0 <_ntoa_long>
 800e5c6:	6478      	str	r0, [r7, #68]	; 0x44
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	603b      	str	r3, [r7, #0]
 800e5ce:	e152      	b.n	800e876 <_vsnprintf+0x936>
 800e5d0:	683b      	ldr	r3, [r7, #0]
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	2b46      	cmp	r3, #70	; 0x46
 800e5d6:	d103      	bne.n	800e5e0 <_vsnprintf+0x6a0>
 800e5d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5da:	f043 0320 	orr.w	r3, r3, #32
 800e5de:	657b      	str	r3, [r7, #84]	; 0x54
 800e5e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e5e2:	3307      	adds	r3, #7
 800e5e4:	f023 0307 	bic.w	r3, r3, #7
 800e5e8:	f103 0208 	add.w	r2, r3, #8
 800e5ec:	66ba      	str	r2, [r7, #104]	; 0x68
 800e5ee:	ed93 7b00 	vldr	d7, [r3]
 800e5f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e5f4:	9302      	str	r3, [sp, #8]
 800e5f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e5f8:	9301      	str	r3, [sp, #4]
 800e5fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e5fc:	9300      	str	r3, [sp, #0]
 800e5fe:	eeb0 0b47 	vmov.f64	d0, d7
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e606:	68b9      	ldr	r1, [r7, #8]
 800e608:	68f8      	ldr	r0, [r7, #12]
 800e60a:	f7ff f841 	bl	800d690 <_ftoa>
 800e60e:	6478      	str	r0, [r7, #68]	; 0x44
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	3301      	adds	r3, #1
 800e614:	603b      	str	r3, [r7, #0]
 800e616:	e12e      	b.n	800e876 <_vsnprintf+0x936>
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	2b67      	cmp	r3, #103	; 0x67
 800e61e:	d003      	beq.n	800e628 <_vsnprintf+0x6e8>
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	781b      	ldrb	r3, [r3, #0]
 800e624:	2b47      	cmp	r3, #71	; 0x47
 800e626:	d103      	bne.n	800e630 <_vsnprintf+0x6f0>
 800e628:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e62a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800e62e:	657b      	str	r3, [r7, #84]	; 0x54
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	781b      	ldrb	r3, [r3, #0]
 800e634:	2b45      	cmp	r3, #69	; 0x45
 800e636:	d003      	beq.n	800e640 <_vsnprintf+0x700>
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	781b      	ldrb	r3, [r3, #0]
 800e63c:	2b47      	cmp	r3, #71	; 0x47
 800e63e:	d103      	bne.n	800e648 <_vsnprintf+0x708>
 800e640:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e642:	f043 0320 	orr.w	r3, r3, #32
 800e646:	657b      	str	r3, [r7, #84]	; 0x54
 800e648:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e64a:	3307      	adds	r3, #7
 800e64c:	f023 0307 	bic.w	r3, r3, #7
 800e650:	f103 0208 	add.w	r2, r3, #8
 800e654:	66ba      	str	r2, [r7, #104]	; 0x68
 800e656:	ed93 7b00 	vldr	d7, [r3]
 800e65a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e65c:	9302      	str	r3, [sp, #8]
 800e65e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e660:	9301      	str	r3, [sp, #4]
 800e662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e664:	9300      	str	r3, [sp, #0]
 800e666:	eeb0 0b47 	vmov.f64	d0, d7
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e66e:	68b9      	ldr	r1, [r7, #8]
 800e670:	68f8      	ldr	r0, [r7, #12]
 800e672:	f7ff fa5d 	bl	800db30 <_etoa>
 800e676:	6478      	str	r0, [r7, #68]	; 0x44
 800e678:	683b      	ldr	r3, [r7, #0]
 800e67a:	3301      	adds	r3, #1
 800e67c:	603b      	str	r3, [r7, #0]
 800e67e:	e0fa      	b.n	800e876 <_vsnprintf+0x936>
 800e680:	2301      	movs	r3, #1
 800e682:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e684:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e686:	f003 0302 	and.w	r3, r3, #2
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d10e      	bne.n	800e6ac <_vsnprintf+0x76c>
 800e68e:	e007      	b.n	800e6a0 <_vsnprintf+0x760>
 800e690:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e692:	1c53      	adds	r3, r2, #1
 800e694:	647b      	str	r3, [r7, #68]	; 0x44
 800e696:	68fc      	ldr	r4, [r7, #12]
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	68b9      	ldr	r1, [r7, #8]
 800e69c:	2020      	movs	r0, #32
 800e69e:	47a0      	blx	r4
 800e6a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6a2:	1c5a      	adds	r2, r3, #1
 800e6a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e6a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e6a8:	429a      	cmp	r2, r3
 800e6aa:	d8f1      	bhi.n	800e690 <_vsnprintf+0x750>
 800e6ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e6ae:	1d1a      	adds	r2, r3, #4
 800e6b0:	66ba      	str	r2, [r7, #104]	; 0x68
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	b2d8      	uxtb	r0, r3
 800e6b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e6b8:	1c53      	adds	r3, r2, #1
 800e6ba:	647b      	str	r3, [r7, #68]	; 0x44
 800e6bc:	68fc      	ldr	r4, [r7, #12]
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	68b9      	ldr	r1, [r7, #8]
 800e6c2:	47a0      	blx	r4
 800e6c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6c6:	f003 0302 	and.w	r3, r3, #2
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d00e      	beq.n	800e6ec <_vsnprintf+0x7ac>
 800e6ce:	e007      	b.n	800e6e0 <_vsnprintf+0x7a0>
 800e6d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e6d2:	1c53      	adds	r3, r2, #1
 800e6d4:	647b      	str	r3, [r7, #68]	; 0x44
 800e6d6:	68fc      	ldr	r4, [r7, #12]
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	68b9      	ldr	r1, [r7, #8]
 800e6dc:	2020      	movs	r0, #32
 800e6de:	47a0      	blx	r4
 800e6e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6e2:	1c5a      	adds	r2, r3, #1
 800e6e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e6e6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d8f1      	bhi.n	800e6d0 <_vsnprintf+0x790>
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	3301      	adds	r3, #1
 800e6f0:	603b      	str	r3, [r7, #0]
 800e6f2:	e0c0      	b.n	800e876 <_vsnprintf+0x936>
 800e6f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e6f6:	1d1a      	adds	r2, r3, #4
 800e6f8:	66ba      	str	r2, [r7, #104]	; 0x68
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	63bb      	str	r3, [r7, #56]	; 0x38
 800e6fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e700:	2b00      	cmp	r3, #0
 800e702:	d001      	beq.n	800e708 <_vsnprintf+0x7c8>
 800e704:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e706:	e001      	b.n	800e70c <_vsnprintf+0x7cc>
 800e708:	f04f 33ff 	mov.w	r3, #4294967295
 800e70c:	4619      	mov	r1, r3
 800e70e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e710:	f7fe fd62 	bl	800d1d8 <_strnlen_s>
 800e714:	6378      	str	r0, [r7, #52]	; 0x34
 800e716:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d005      	beq.n	800e72c <_vsnprintf+0x7ec>
 800e720:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e722:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e724:	4293      	cmp	r3, r2
 800e726:	bf28      	it	cs
 800e728:	4613      	movcs	r3, r2
 800e72a:	637b      	str	r3, [r7, #52]	; 0x34
 800e72c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e72e:	f003 0302 	and.w	r3, r3, #2
 800e732:	2b00      	cmp	r3, #0
 800e734:	d11a      	bne.n	800e76c <_vsnprintf+0x82c>
 800e736:	e007      	b.n	800e748 <_vsnprintf+0x808>
 800e738:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e73a:	1c53      	adds	r3, r2, #1
 800e73c:	647b      	str	r3, [r7, #68]	; 0x44
 800e73e:	68fc      	ldr	r4, [r7, #12]
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	68b9      	ldr	r1, [r7, #8]
 800e744:	2020      	movs	r0, #32
 800e746:	47a0      	blx	r4
 800e748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e74a:	1c5a      	adds	r2, r3, #1
 800e74c:	637a      	str	r2, [r7, #52]	; 0x34
 800e74e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e750:	429a      	cmp	r2, r3
 800e752:	d8f1      	bhi.n	800e738 <_vsnprintf+0x7f8>
 800e754:	e00a      	b.n	800e76c <_vsnprintf+0x82c>
 800e756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e758:	1c5a      	adds	r2, r3, #1
 800e75a:	63ba      	str	r2, [r7, #56]	; 0x38
 800e75c:	7818      	ldrb	r0, [r3, #0]
 800e75e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e760:	1c53      	adds	r3, r2, #1
 800e762:	647b      	str	r3, [r7, #68]	; 0x44
 800e764:	68fc      	ldr	r4, [r7, #12]
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	68b9      	ldr	r1, [r7, #8]
 800e76a:	47a0      	blx	r4
 800e76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e76e:	781b      	ldrb	r3, [r3, #0]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d009      	beq.n	800e788 <_vsnprintf+0x848>
 800e774:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d0eb      	beq.n	800e756 <_vsnprintf+0x816>
 800e77e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e780:	1e5a      	subs	r2, r3, #1
 800e782:	64fa      	str	r2, [r7, #76]	; 0x4c
 800e784:	2b00      	cmp	r3, #0
 800e786:	d1e6      	bne.n	800e756 <_vsnprintf+0x816>
 800e788:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e78a:	f003 0302 	and.w	r3, r3, #2
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d00e      	beq.n	800e7b0 <_vsnprintf+0x870>
 800e792:	e007      	b.n	800e7a4 <_vsnprintf+0x864>
 800e794:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e796:	1c53      	adds	r3, r2, #1
 800e798:	647b      	str	r3, [r7, #68]	; 0x44
 800e79a:	68fc      	ldr	r4, [r7, #12]
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	68b9      	ldr	r1, [r7, #8]
 800e7a0:	2020      	movs	r0, #32
 800e7a2:	47a0      	blx	r4
 800e7a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7a6:	1c5a      	adds	r2, r3, #1
 800e7a8:	637a      	str	r2, [r7, #52]	; 0x34
 800e7aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e7ac:	429a      	cmp	r2, r3
 800e7ae:	d8f1      	bhi.n	800e794 <_vsnprintf+0x854>
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	3301      	adds	r3, #1
 800e7b4:	603b      	str	r3, [r7, #0]
 800e7b6:	e05e      	b.n	800e876 <_vsnprintf+0x936>
 800e7b8:	2308      	movs	r3, #8
 800e7ba:	653b      	str	r3, [r7, #80]	; 0x50
 800e7bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e7be:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800e7c2:	657b      	str	r3, [r7, #84]	; 0x54
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800e7ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d01d      	beq.n	800e80e <_vsnprintf+0x8ce>
 800e7d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e7d4:	1d1a      	adds	r2, r3, #4
 800e7d6:	66ba      	str	r2, [r7, #104]	; 0x68
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	f04f 0400 	mov.w	r4, #0
 800e7de:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e7e0:	9208      	str	r2, [sp, #32]
 800e7e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e7e4:	9207      	str	r2, [sp, #28]
 800e7e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e7e8:	9206      	str	r2, [sp, #24]
 800e7ea:	f04f 0110 	mov.w	r1, #16
 800e7ee:	f04f 0200 	mov.w	r2, #0
 800e7f2:	e9cd 1204 	strd	r1, r2, [sp, #16]
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	9202      	str	r2, [sp, #8]
 800e7fa:	e9cd 3400 	strd	r3, r4, [sp]
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e802:	68b9      	ldr	r1, [r7, #8]
 800e804:	68f8      	ldr	r0, [r7, #12]
 800e806:	f7fe fed2 	bl	800d5ae <_ntoa_long_long>
 800e80a:	6478      	str	r0, [r7, #68]	; 0x44
 800e80c:	e016      	b.n	800e83c <_vsnprintf+0x8fc>
 800e80e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800e810:	1d1a      	adds	r2, r3, #4
 800e812:	66ba      	str	r2, [r7, #104]	; 0x68
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	461a      	mov	r2, r3
 800e818:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e81a:	9305      	str	r3, [sp, #20]
 800e81c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e81e:	9304      	str	r3, [sp, #16]
 800e820:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e822:	9303      	str	r3, [sp, #12]
 800e824:	2310      	movs	r3, #16
 800e826:	9302      	str	r3, [sp, #8]
 800e828:	2300      	movs	r3, #0
 800e82a:	9301      	str	r3, [sp, #4]
 800e82c:	9200      	str	r2, [sp, #0]
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e832:	68b9      	ldr	r1, [r7, #8]
 800e834:	68f8      	ldr	r0, [r7, #12]
 800e836:	f7fe fe53 	bl	800d4e0 <_ntoa_long>
 800e83a:	6478      	str	r0, [r7, #68]	; 0x44
 800e83c:	683b      	ldr	r3, [r7, #0]
 800e83e:	3301      	adds	r3, #1
 800e840:	603b      	str	r3, [r7, #0]
 800e842:	e018      	b.n	800e876 <_vsnprintf+0x936>
 800e844:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e846:	1c53      	adds	r3, r2, #1
 800e848:	647b      	str	r3, [r7, #68]	; 0x44
 800e84a:	68fc      	ldr	r4, [r7, #12]
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	68b9      	ldr	r1, [r7, #8]
 800e850:	2025      	movs	r0, #37	; 0x25
 800e852:	47a0      	blx	r4
 800e854:	683b      	ldr	r3, [r7, #0]
 800e856:	3301      	adds	r3, #1
 800e858:	603b      	str	r3, [r7, #0]
 800e85a:	e00c      	b.n	800e876 <_vsnprintf+0x936>
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	7818      	ldrb	r0, [r3, #0]
 800e860:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e862:	1c53      	adds	r3, r2, #1
 800e864:	647b      	str	r3, [r7, #68]	; 0x44
 800e866:	68fc      	ldr	r4, [r7, #12]
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	68b9      	ldr	r1, [r7, #8]
 800e86c:	47a0      	blx	r4
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	3301      	adds	r3, #1
 800e872:	603b      	str	r3, [r7, #0]
 800e874:	bf00      	nop
 800e876:	683b      	ldr	r3, [r7, #0]
 800e878:	781b      	ldrb	r3, [r3, #0]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	f47f ab71 	bne.w	800df62 <_vsnprintf+0x22>
 800e880:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	429a      	cmp	r2, r3
 800e886:	d302      	bcc.n	800e88e <_vsnprintf+0x94e>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	1e5a      	subs	r2, r3, #1
 800e88c:	e000      	b.n	800e890 <_vsnprintf+0x950>
 800e88e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e890:	68fc      	ldr	r4, [r7, #12]
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	68b9      	ldr	r1, [r7, #8]
 800e896:	2000      	movs	r0, #0
 800e898:	47a0      	blx	r4
 800e89a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e89c:	4618      	mov	r0, r3
 800e89e:	3758      	adds	r7, #88	; 0x58
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bdb0      	pop	{r4, r5, r7, pc}

0800e8a4 <snprintf_>:
 800e8a4:	b40c      	push	{r2, r3}
 800e8a6:	b580      	push	{r7, lr}
 800e8a8:	b086      	sub	sp, #24
 800e8aa:	af02      	add	r7, sp, #8
 800e8ac:	6078      	str	r0, [r7, #4]
 800e8ae:	6039      	str	r1, [r7, #0]
 800e8b0:	f107 031c 	add.w	r3, r7, #28
 800e8b4:	60bb      	str	r3, [r7, #8]
 800e8b6:	68bb      	ldr	r3, [r7, #8]
 800e8b8:	9300      	str	r3, [sp, #0]
 800e8ba:	69bb      	ldr	r3, [r7, #24]
 800e8bc:	683a      	ldr	r2, [r7, #0]
 800e8be:	6879      	ldr	r1, [r7, #4]
 800e8c0:	4805      	ldr	r0, [pc, #20]	; (800e8d8 <snprintf_+0x34>)
 800e8c2:	f7ff fb3d 	bl	800df40 <_vsnprintf>
 800e8c6:	60f8      	str	r0, [r7, #12]
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	3710      	adds	r7, #16
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e8d4:	b002      	add	sp, #8
 800e8d6:	4770      	bx	lr
 800e8d8:	0800d18f 	.word	0x0800d18f

0800e8dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b082      	sub	sp, #8
 800e8e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800e8e2:	4b11      	ldr	r3, [pc, #68]	; (800e928 <HAL_MspInit+0x4c>)
 800e8e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8e6:	4a10      	ldr	r2, [pc, #64]	; (800e928 <HAL_MspInit+0x4c>)
 800e8e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e8ec:	6413      	str	r3, [r2, #64]	; 0x40
 800e8ee:	4b0e      	ldr	r3, [pc, #56]	; (800e928 <HAL_MspInit+0x4c>)
 800e8f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e8f6:	607b      	str	r3, [r7, #4]
 800e8f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e8fa:	4b0b      	ldr	r3, [pc, #44]	; (800e928 <HAL_MspInit+0x4c>)
 800e8fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8fe:	4a0a      	ldr	r2, [pc, #40]	; (800e928 <HAL_MspInit+0x4c>)
 800e900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e904:	6453      	str	r3, [r2, #68]	; 0x44
 800e906:	4b08      	ldr	r3, [pc, #32]	; (800e928 <HAL_MspInit+0x4c>)
 800e908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e90a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e90e:	603b      	str	r3, [r7, #0]
 800e910:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800e912:	2200      	movs	r2, #0
 800e914:	210f      	movs	r1, #15
 800e916:	f06f 0001 	mvn.w	r0, #1
 800e91a:	f000 fb3e 	bl	800ef9a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e91e:	bf00      	nop
 800e920:	3708      	adds	r7, #8
 800e922:	46bd      	mov	sp, r7
 800e924:	bd80      	pop	{r7, pc}
 800e926:	bf00      	nop
 800e928:	40023800 	.word	0x40023800

0800e92c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b08a      	sub	sp, #40	; 0x28
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e934:	f107 0314 	add.w	r3, r7, #20
 800e938:	2200      	movs	r2, #0
 800e93a:	601a      	str	r2, [r3, #0]
 800e93c:	605a      	str	r2, [r3, #4]
 800e93e:	609a      	str	r2, [r3, #8]
 800e940:	60da      	str	r2, [r3, #12]
 800e942:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	4a17      	ldr	r2, [pc, #92]	; (800e9a8 <HAL_I2C_MspInit+0x7c>)
 800e94a:	4293      	cmp	r3, r2
 800e94c:	d128      	bne.n	800e9a0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e94e:	4b17      	ldr	r3, [pc, #92]	; (800e9ac <HAL_I2C_MspInit+0x80>)
 800e950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e952:	4a16      	ldr	r2, [pc, #88]	; (800e9ac <HAL_I2C_MspInit+0x80>)
 800e954:	f043 0302 	orr.w	r3, r3, #2
 800e958:	6313      	str	r3, [r2, #48]	; 0x30
 800e95a:	4b14      	ldr	r3, [pc, #80]	; (800e9ac <HAL_I2C_MspInit+0x80>)
 800e95c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e95e:	f003 0302 	and.w	r3, r3, #2
 800e962:	613b      	str	r3, [r7, #16]
 800e964:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800e966:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800e96a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e96c:	2312      	movs	r3, #18
 800e96e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e970:	2301      	movs	r3, #1
 800e972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e974:	2303      	movs	r3, #3
 800e976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800e978:	2304      	movs	r3, #4
 800e97a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e97c:	f107 0314 	add.w	r3, r7, #20
 800e980:	4619      	mov	r1, r3
 800e982:	480b      	ldr	r0, [pc, #44]	; (800e9b0 <HAL_I2C_MspInit+0x84>)
 800e984:	f000 fed8 	bl	800f738 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800e988:	4b08      	ldr	r3, [pc, #32]	; (800e9ac <HAL_I2C_MspInit+0x80>)
 800e98a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e98c:	4a07      	ldr	r2, [pc, #28]	; (800e9ac <HAL_I2C_MspInit+0x80>)
 800e98e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e992:	6413      	str	r3, [r2, #64]	; 0x40
 800e994:	4b05      	ldr	r3, [pc, #20]	; (800e9ac <HAL_I2C_MspInit+0x80>)
 800e996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e998:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e99c:	60fb      	str	r3, [r7, #12]
 800e99e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800e9a0:	bf00      	nop
 800e9a2:	3728      	adds	r7, #40	; 0x28
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}
 800e9a8:	40005800 	.word	0x40005800
 800e9ac:	40023800 	.word	0x40023800
 800e9b0:	40020400 	.word	0x40020400

0800e9b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e9b4:	b580      	push	{r7, lr}
 800e9b6:	b08a      	sub	sp, #40	; 0x28
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e9bc:	f107 0314 	add.w	r3, r7, #20
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	601a      	str	r2, [r3, #0]
 800e9c4:	605a      	str	r2, [r3, #4]
 800e9c6:	609a      	str	r2, [r3, #8]
 800e9c8:	60da      	str	r2, [r3, #12]
 800e9ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	4a45      	ldr	r2, [pc, #276]	; (800eae8 <HAL_SPI_MspInit+0x134>)
 800e9d2:	4293      	cmp	r3, r2
 800e9d4:	f040 8084 	bne.w	800eae0 <HAL_SPI_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800e9d8:	4b44      	ldr	r3, [pc, #272]	; (800eaec <HAL_SPI_MspInit+0x138>)
 800e9da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9dc:	4a43      	ldr	r2, [pc, #268]	; (800eaec <HAL_SPI_MspInit+0x138>)
 800e9de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e9e2:	6453      	str	r3, [r2, #68]	; 0x44
 800e9e4:	4b41      	ldr	r3, [pc, #260]	; (800eaec <HAL_SPI_MspInit+0x138>)
 800e9e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e9ec:	613b      	str	r3, [r7, #16]
 800e9ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e9f0:	4b3e      	ldr	r3, [pc, #248]	; (800eaec <HAL_SPI_MspInit+0x138>)
 800e9f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9f4:	4a3d      	ldr	r2, [pc, #244]	; (800eaec <HAL_SPI_MspInit+0x138>)
 800e9f6:	f043 0301 	orr.w	r3, r3, #1
 800e9fa:	6313      	str	r3, [r2, #48]	; 0x30
 800e9fc:	4b3b      	ldr	r3, [pc, #236]	; (800eaec <HAL_SPI_MspInit+0x138>)
 800e9fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea00:	f003 0301 	and.w	r3, r3, #1
 800ea04:	60fb      	str	r3, [r7, #12]
 800ea06:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800ea08:	23e0      	movs	r3, #224	; 0xe0
 800ea0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ea0c:	2302      	movs	r3, #2
 800ea0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea10:	2300      	movs	r3, #0
 800ea12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ea14:	2303      	movs	r3, #3
 800ea16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800ea18:	2305      	movs	r3, #5
 800ea1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ea1c:	f107 0314 	add.w	r3, r7, #20
 800ea20:	4619      	mov	r1, r3
 800ea22:	4833      	ldr	r0, [pc, #204]	; (800eaf0 <HAL_SPI_MspInit+0x13c>)
 800ea24:	f000 fe88 	bl	800f738 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800ea28:	4b32      	ldr	r3, [pc, #200]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea2a:	4a33      	ldr	r2, [pc, #204]	; (800eaf8 <HAL_SPI_MspInit+0x144>)
 800ea2c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800ea2e:	4b31      	ldr	r3, [pc, #196]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea30:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800ea34:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ea36:	4b2f      	ldr	r3, [pc, #188]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea38:	2200      	movs	r2, #0
 800ea3a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ea3c:	4b2d      	ldr	r3, [pc, #180]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea3e:	2200      	movs	r2, #0
 800ea40:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800ea42:	4b2c      	ldr	r3, [pc, #176]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ea48:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ea4a:	4b2a      	ldr	r3, [pc, #168]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ea50:	4b28      	ldr	r3, [pc, #160]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea52:	2200      	movs	r2, #0
 800ea54:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800ea56:	4b27      	ldr	r3, [pc, #156]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea58:	2200      	movs	r2, #0
 800ea5a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800ea5c:	4b25      	ldr	r3, [pc, #148]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea5e:	2200      	movs	r2, #0
 800ea60:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ea62:	4b24      	ldr	r3, [pc, #144]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea64:	2200      	movs	r2, #0
 800ea66:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800ea68:	4822      	ldr	r0, [pc, #136]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea6a:	f000 facd 	bl	800f008 <HAL_DMA_Init>
 800ea6e:	4603      	mov	r3, r0
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d001      	beq.n	800ea78 <HAL_SPI_MspInit+0xc4>
    {
      Error_Handler();
 800ea74:	f7fe fb84 	bl	800d180 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	4a1e      	ldr	r2, [pc, #120]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea7c:	659a      	str	r2, [r3, #88]	; 0x58
 800ea7e:	4a1d      	ldr	r2, [pc, #116]	; (800eaf4 <HAL_SPI_MspInit+0x140>)
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 800ea84:	4b1d      	ldr	r3, [pc, #116]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800ea86:	4a1e      	ldr	r2, [pc, #120]	; (800eb00 <HAL_SPI_MspInit+0x14c>)
 800ea88:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800ea8a:	4b1c      	ldr	r3, [pc, #112]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800ea8c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800ea90:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ea92:	4b1a      	ldr	r3, [pc, #104]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800ea94:	2240      	movs	r2, #64	; 0x40
 800ea96:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ea98:	4b18      	ldr	r3, [pc, #96]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ea9e:	4b17      	ldr	r3, [pc, #92]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eaa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800eaa4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800eaa6:	4b15      	ldr	r3, [pc, #84]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800eaac:	4b13      	ldr	r3, [pc, #76]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eaae:	2200      	movs	r2, #0
 800eab0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800eab2:	4b12      	ldr	r3, [pc, #72]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eab4:	2200      	movs	r2, #0
 800eab6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800eab8:	4b10      	ldr	r3, [pc, #64]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eaba:	2200      	movs	r2, #0
 800eabc:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800eabe:	4b0f      	ldr	r3, [pc, #60]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eac0:	2200      	movs	r2, #0
 800eac2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800eac4:	480d      	ldr	r0, [pc, #52]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eac6:	f000 fa9f 	bl	800f008 <HAL_DMA_Init>
 800eaca:	4603      	mov	r3, r0
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d001      	beq.n	800ead4 <HAL_SPI_MspInit+0x120>
    {
      Error_Handler();
 800ead0:	f7fe fb56 	bl	800d180 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	4a09      	ldr	r2, [pc, #36]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800ead8:	655a      	str	r2, [r3, #84]	; 0x54
 800eada:	4a08      	ldr	r2, [pc, #32]	; (800eafc <HAL_SPI_MspInit+0x148>)
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800eae0:	bf00      	nop
 800eae2:	3728      	adds	r7, #40	; 0x28
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}
 800eae8:	40013000 	.word	0x40013000
 800eaec:	40023800 	.word	0x40023800
 800eaf0:	40020000 	.word	0x40020000
 800eaf4:	2001880c 	.word	0x2001880c
 800eaf8:	40026410 	.word	0x40026410
 800eafc:	2001c86c 	.word	0x2001c86c
 800eb00:	40026458 	.word	0x40026458

0800eb04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b08a      	sub	sp, #40	; 0x28
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eb0c:	f107 0314 	add.w	r3, r7, #20
 800eb10:	2200      	movs	r2, #0
 800eb12:	601a      	str	r2, [r3, #0]
 800eb14:	605a      	str	r2, [r3, #4]
 800eb16:	609a      	str	r2, [r3, #8]
 800eb18:	60da      	str	r2, [r3, #12]
 800eb1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	4a32      	ldr	r2, [pc, #200]	; (800ebec <HAL_UART_MspInit+0xe8>)
 800eb22:	4293      	cmp	r3, r2
 800eb24:	d15d      	bne.n	800ebe2 <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800eb26:	4b32      	ldr	r3, [pc, #200]	; (800ebf0 <HAL_UART_MspInit+0xec>)
 800eb28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb2a:	4a31      	ldr	r2, [pc, #196]	; (800ebf0 <HAL_UART_MspInit+0xec>)
 800eb2c:	f043 0320 	orr.w	r3, r3, #32
 800eb30:	6453      	str	r3, [r2, #68]	; 0x44
 800eb32:	4b2f      	ldr	r3, [pc, #188]	; (800ebf0 <HAL_UART_MspInit+0xec>)
 800eb34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb36:	f003 0320 	and.w	r3, r3, #32
 800eb3a:	613b      	str	r3, [r7, #16]
 800eb3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800eb3e:	4b2c      	ldr	r3, [pc, #176]	; (800ebf0 <HAL_UART_MspInit+0xec>)
 800eb40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb42:	4a2b      	ldr	r2, [pc, #172]	; (800ebf0 <HAL_UART_MspInit+0xec>)
 800eb44:	f043 0304 	orr.w	r3, r3, #4
 800eb48:	6313      	str	r3, [r2, #48]	; 0x30
 800eb4a:	4b29      	ldr	r3, [pc, #164]	; (800ebf0 <HAL_UART_MspInit+0xec>)
 800eb4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb4e:	f003 0304 	and.w	r3, r3, #4
 800eb52:	60fb      	str	r3, [r7, #12]
 800eb54:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800eb56:	23c0      	movs	r3, #192	; 0xc0
 800eb58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eb5a:	2302      	movs	r3, #2
 800eb5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eb5e:	2300      	movs	r3, #0
 800eb60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800eb62:	2303      	movs	r3, #3
 800eb64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800eb66:	2308      	movs	r3, #8
 800eb68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800eb6a:	f107 0314 	add.w	r3, r7, #20
 800eb6e:	4619      	mov	r1, r3
 800eb70:	4820      	ldr	r0, [pc, #128]	; (800ebf4 <HAL_UART_MspInit+0xf0>)
 800eb72:	f000 fde1 	bl	800f738 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800eb76:	4b20      	ldr	r3, [pc, #128]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eb78:	4a20      	ldr	r2, [pc, #128]	; (800ebfc <HAL_UART_MspInit+0xf8>)
 800eb7a:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800eb7c:	4b1e      	ldr	r3, [pc, #120]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eb7e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800eb82:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800eb84:	4b1c      	ldr	r3, [pc, #112]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eb86:	2240      	movs	r2, #64	; 0x40
 800eb88:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800eb8a:	4b1b      	ldr	r3, [pc, #108]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800eb90:	4b19      	ldr	r3, [pc, #100]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eb92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800eb96:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800eb98:	4b17      	ldr	r3, [pc, #92]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800eb9e:	4b16      	ldr	r3, [pc, #88]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eba0:	2200      	movs	r2, #0
 800eba2:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800eba4:	4b14      	ldr	r3, [pc, #80]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800eba6:	2200      	movs	r2, #0
 800eba8:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800ebaa:	4b13      	ldr	r3, [pc, #76]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800ebac:	2200      	movs	r2, #0
 800ebae:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ebb0:	4b11      	ldr	r3, [pc, #68]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800ebb6:	4810      	ldr	r0, [pc, #64]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800ebb8:	f000 fa26 	bl	800f008 <HAL_DMA_Init>
 800ebbc:	4603      	mov	r3, r0
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d001      	beq.n	800ebc6 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800ebc2:	f7fe fadd 	bl	800d180 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	4a0b      	ldr	r2, [pc, #44]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800ebca:	669a      	str	r2, [r3, #104]	; 0x68
 800ebcc:	4a0a      	ldr	r2, [pc, #40]	; (800ebf8 <HAL_UART_MspInit+0xf4>)
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 3, 0);
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	2103      	movs	r1, #3
 800ebd6:	2047      	movs	r0, #71	; 0x47
 800ebd8:	f000 f9df 	bl	800ef9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800ebdc:	2047      	movs	r0, #71	; 0x47
 800ebde:	f000 f9f8 	bl	800efd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800ebe2:	bf00      	nop
 800ebe4:	3728      	adds	r7, #40	; 0x28
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd80      	pop	{r7, pc}
 800ebea:	bf00      	nop
 800ebec:	40011400 	.word	0x40011400
 800ebf0:	40023800 	.word	0x40023800
 800ebf4:	40020800 	.word	0x40020800
 800ebf8:	2000c474 	.word	0x2000c474
 800ebfc:	400264a0 	.word	0x400264a0

0800ec00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ec00:	b480      	push	{r7}
 800ec02:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800ec04:	bf00      	nop
 800ec06:	46bd      	mov	sp, r7
 800ec08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0c:	4770      	bx	lr

0800ec0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ec0e:	b480      	push	{r7}
 800ec10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ec12:	e7fe      	b.n	800ec12 <HardFault_Handler+0x4>

0800ec14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ec14:	b480      	push	{r7}
 800ec16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ec18:	e7fe      	b.n	800ec18 <MemManage_Handler+0x4>

0800ec1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ec1a:	b480      	push	{r7}
 800ec1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ec1e:	e7fe      	b.n	800ec1e <BusFault_Handler+0x4>

0800ec20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ec20:	b480      	push	{r7}
 800ec22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ec24:	e7fe      	b.n	800ec24 <UsageFault_Handler+0x4>

0800ec26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ec26:	b480      	push	{r7}
 800ec28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ec2a:	bf00      	nop
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec32:	4770      	bx	lr

0800ec34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ec38:	f000 f8b4 	bl	800eda4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800ec3c:	f006 fbc2 	bl	80153c4 <xTaskGetSchedulerState>
 800ec40:	4603      	mov	r3, r0
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d001      	beq.n	800ec4a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800ec46:	f006 ff8f 	bl	8015b68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ec4a:	bf00      	nop
 800ec4c:	bd80      	pop	{r7, pc}

0800ec4e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800ec4e:	b580      	push	{r7, lr}
 800ec50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800ec52:	2008      	movs	r0, #8
 800ec54:	f000 ff66 	bl	800fb24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800ec58:	bf00      	nop
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800ec60:	4802      	ldr	r0, [pc, #8]	; (800ec6c <DMA2_Stream0_IRQHandler+0x10>)
 800ec62:	f000 fb01 	bl	800f268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800ec66:	bf00      	nop
 800ec68:	bd80      	pop	{r7, pc}
 800ec6a:	bf00      	nop
 800ec6c:	2001880c 	.word	0x2001880c

0800ec70 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800ec74:	4802      	ldr	r0, [pc, #8]	; (800ec80 <DMA2_Stream3_IRQHandler+0x10>)
 800ec76:	f000 faf7 	bl	800f268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800ec7a:	bf00      	nop
 800ec7c:	bd80      	pop	{r7, pc}
 800ec7e:	bf00      	nop
 800ec80:	2001c86c 	.word	0x2001c86c

0800ec84 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800ec88:	4802      	ldr	r0, [pc, #8]	; (800ec94 <DMA2_Stream6_IRQHandler+0x10>)
 800ec8a:	f000 faed 	bl	800f268 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800ec8e:	bf00      	nop
 800ec90:	bd80      	pop	{r7, pc}
 800ec92:	bf00      	nop
 800ec94:	2000c474 	.word	0x2000c474

0800ec98 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800ec9c:	4802      	ldr	r0, [pc, #8]	; (800eca8 <USART6_IRQHandler+0x10>)
 800ec9e:	f003 fe47 	bl	8012930 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800eca2:	bf00      	nop
 800eca4:	bd80      	pop	{r7, pc}
 800eca6:	bf00      	nop
 800eca8:	20018720 	.word	0x20018720

0800ecac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800ecac:	b480      	push	{r7}
 800ecae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800ecb0:	4b07      	ldr	r3, [pc, #28]	; (800ecd0 <SystemInit+0x24>)
 800ecb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ecb6:	4a06      	ldr	r2, [pc, #24]	; (800ecd0 <SystemInit+0x24>)
 800ecb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ecbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | 0x8000; /* Vector Table Relocation in Internal FLASH */
 800ecc0:	4b03      	ldr	r3, [pc, #12]	; (800ecd0 <SystemInit+0x24>)
 800ecc2:	4a04      	ldr	r2, [pc, #16]	; (800ecd4 <SystemInit+0x28>)
 800ecc4:	609a      	str	r2, [r3, #8]
#endif
}
 800ecc6:	bf00      	nop
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecce:	4770      	bx	lr
 800ecd0:	e000ed00 	.word	0xe000ed00
 800ecd4:	08008000 	.word	0x08008000

0800ecd8 <Reset_Handler>:
 800ecd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ed10 <LoopFillZerobss+0x14>
 800ecdc:	2100      	movs	r1, #0
 800ecde:	e003      	b.n	800ece8 <LoopCopyDataInit>

0800ece0 <CopyDataInit>:
 800ece0:	4b0c      	ldr	r3, [pc, #48]	; (800ed14 <LoopFillZerobss+0x18>)
 800ece2:	585b      	ldr	r3, [r3, r1]
 800ece4:	5043      	str	r3, [r0, r1]
 800ece6:	3104      	adds	r1, #4

0800ece8 <LoopCopyDataInit>:
 800ece8:	480b      	ldr	r0, [pc, #44]	; (800ed18 <LoopFillZerobss+0x1c>)
 800ecea:	4b0c      	ldr	r3, [pc, #48]	; (800ed1c <LoopFillZerobss+0x20>)
 800ecec:	1842      	adds	r2, r0, r1
 800ecee:	429a      	cmp	r2, r3
 800ecf0:	d3f6      	bcc.n	800ece0 <CopyDataInit>
 800ecf2:	4a0b      	ldr	r2, [pc, #44]	; (800ed20 <LoopFillZerobss+0x24>)
 800ecf4:	e002      	b.n	800ecfc <LoopFillZerobss>

0800ecf6 <FillZerobss>:
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	f842 3b04 	str.w	r3, [r2], #4

0800ecfc <LoopFillZerobss>:
 800ecfc:	4b09      	ldr	r3, [pc, #36]	; (800ed24 <LoopFillZerobss+0x28>)
 800ecfe:	429a      	cmp	r2, r3
 800ed00:	d3f9      	bcc.n	800ecf6 <FillZerobss>
 800ed02:	f7ff ffd3 	bl	800ecac <SystemInit>
 800ed06:	f007 f9a7 	bl	8016058 <__libc_init_array>
 800ed0a:	f7fd fab7 	bl	800c27c <main>
 800ed0e:	4770      	bx	lr
 800ed10:	20080000 	.word	0x20080000
 800ed14:	08020f98 	.word	0x08020f98
 800ed18:	20000000 	.word	0x20000000
 800ed1c:	20000090 	.word	0x20000090
 800ed20:	200000a0 	.word	0x200000a0
 800ed24:	2001c8dc 	.word	0x2001c8dc

0800ed28 <ADC_IRQHandler>:
 800ed28:	e7fe      	b.n	800ed28 <ADC_IRQHandler>

0800ed2a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ed2a:	b580      	push	{r7, lr}
 800ed2c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ed2e:	2003      	movs	r0, #3
 800ed30:	f000 f928 	bl	800ef84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ed34:	200f      	movs	r0, #15
 800ed36:	f000 f805 	bl	800ed44 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800ed3a:	f7ff fdcf 	bl	800e8dc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800ed3e:	2300      	movs	r3, #0
}
 800ed40:	4618      	mov	r0, r3
 800ed42:	bd80      	pop	{r7, pc}

0800ed44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ed4c:	4b12      	ldr	r3, [pc, #72]	; (800ed98 <HAL_InitTick+0x54>)
 800ed4e:	681a      	ldr	r2, [r3, #0]
 800ed50:	4b12      	ldr	r3, [pc, #72]	; (800ed9c <HAL_InitTick+0x58>)
 800ed52:	781b      	ldrb	r3, [r3, #0]
 800ed54:	4619      	mov	r1, r3
 800ed56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ed5a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ed5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed62:	4618      	mov	r0, r3
 800ed64:	f000 f943 	bl	800efee <HAL_SYSTICK_Config>
 800ed68:	4603      	mov	r3, r0
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d001      	beq.n	800ed72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ed6e:	2301      	movs	r3, #1
 800ed70:	e00e      	b.n	800ed90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	2b0f      	cmp	r3, #15
 800ed76:	d80a      	bhi.n	800ed8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ed78:	2200      	movs	r2, #0
 800ed7a:	6879      	ldr	r1, [r7, #4]
 800ed7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed80:	f000 f90b 	bl	800ef9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800ed84:	4a06      	ldr	r2, [pc, #24]	; (800eda0 <HAL_InitTick+0x5c>)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	e000      	b.n	800ed90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800ed8e:	2301      	movs	r3, #1
}
 800ed90:	4618      	mov	r0, r3
 800ed92:	3708      	adds	r7, #8
 800ed94:	46bd      	mov	sp, r7
 800ed96:	bd80      	pop	{r7, pc}
 800ed98:	20000018 	.word	0x20000018
 800ed9c:	20000020 	.word	0x20000020
 800eda0:	2000001c 	.word	0x2000001c

0800eda4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800eda4:	b480      	push	{r7}
 800eda6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800eda8:	4b06      	ldr	r3, [pc, #24]	; (800edc4 <HAL_IncTick+0x20>)
 800edaa:	781b      	ldrb	r3, [r3, #0]
 800edac:	461a      	mov	r2, r3
 800edae:	4b06      	ldr	r3, [pc, #24]	; (800edc8 <HAL_IncTick+0x24>)
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	4413      	add	r3, r2
 800edb4:	4a04      	ldr	r2, [pc, #16]	; (800edc8 <HAL_IncTick+0x24>)
 800edb6:	6013      	str	r3, [r2, #0]
}
 800edb8:	bf00      	nop
 800edba:	46bd      	mov	sp, r7
 800edbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc0:	4770      	bx	lr
 800edc2:	bf00      	nop
 800edc4:	20000020 	.word	0x20000020
 800edc8:	2001c8d8 	.word	0x2001c8d8

0800edcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800edcc:	b480      	push	{r7}
 800edce:	af00      	add	r7, sp, #0
  return uwTick;
 800edd0:	4b03      	ldr	r3, [pc, #12]	; (800ede0 <HAL_GetTick+0x14>)
 800edd2:	681b      	ldr	r3, [r3, #0]
}
 800edd4:	4618      	mov	r0, r3
 800edd6:	46bd      	mov	sp, r7
 800edd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eddc:	4770      	bx	lr
 800edde:	bf00      	nop
 800ede0:	2001c8d8 	.word	0x2001c8d8

0800ede4 <__NVIC_SetPriorityGrouping>:
{
 800ede4:	b480      	push	{r7}
 800ede6:	b085      	sub	sp, #20
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	f003 0307 	and.w	r3, r3, #7
 800edf2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800edf4:	4b0b      	ldr	r3, [pc, #44]	; (800ee24 <__NVIC_SetPriorityGrouping+0x40>)
 800edf6:	68db      	ldr	r3, [r3, #12]
 800edf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800edfa:	68ba      	ldr	r2, [r7, #8]
 800edfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800ee00:	4013      	ands	r3, r2
 800ee02:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ee08:	68bb      	ldr	r3, [r7, #8]
 800ee0a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800ee0c:	4b06      	ldr	r3, [pc, #24]	; (800ee28 <__NVIC_SetPriorityGrouping+0x44>)
 800ee0e:	4313      	orrs	r3, r2
 800ee10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ee12:	4a04      	ldr	r2, [pc, #16]	; (800ee24 <__NVIC_SetPriorityGrouping+0x40>)
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	60d3      	str	r3, [r2, #12]
}
 800ee18:	bf00      	nop
 800ee1a:	3714      	adds	r7, #20
 800ee1c:	46bd      	mov	sp, r7
 800ee1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee22:	4770      	bx	lr
 800ee24:	e000ed00 	.word	0xe000ed00
 800ee28:	05fa0000 	.word	0x05fa0000

0800ee2c <__NVIC_GetPriorityGrouping>:
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ee30:	4b04      	ldr	r3, [pc, #16]	; (800ee44 <__NVIC_GetPriorityGrouping+0x18>)
 800ee32:	68db      	ldr	r3, [r3, #12]
 800ee34:	0a1b      	lsrs	r3, r3, #8
 800ee36:	f003 0307 	and.w	r3, r3, #7
}
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee42:	4770      	bx	lr
 800ee44:	e000ed00 	.word	0xe000ed00

0800ee48 <__NVIC_EnableIRQ>:
{
 800ee48:	b480      	push	{r7}
 800ee4a:	b083      	sub	sp, #12
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	4603      	mov	r3, r0
 800ee50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ee52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	db0b      	blt.n	800ee72 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ee5a:	79fb      	ldrb	r3, [r7, #7]
 800ee5c:	f003 021f 	and.w	r2, r3, #31
 800ee60:	4907      	ldr	r1, [pc, #28]	; (800ee80 <__NVIC_EnableIRQ+0x38>)
 800ee62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ee66:	095b      	lsrs	r3, r3, #5
 800ee68:	2001      	movs	r0, #1
 800ee6a:	fa00 f202 	lsl.w	r2, r0, r2
 800ee6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800ee72:	bf00      	nop
 800ee74:	370c      	adds	r7, #12
 800ee76:	46bd      	mov	sp, r7
 800ee78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee7c:	4770      	bx	lr
 800ee7e:	bf00      	nop
 800ee80:	e000e100 	.word	0xe000e100

0800ee84 <__NVIC_SetPriority>:
{
 800ee84:	b480      	push	{r7}
 800ee86:	b083      	sub	sp, #12
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	6039      	str	r1, [r7, #0]
 800ee8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ee90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	db0a      	blt.n	800eeae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	b2da      	uxtb	r2, r3
 800ee9c:	490c      	ldr	r1, [pc, #48]	; (800eed0 <__NVIC_SetPriority+0x4c>)
 800ee9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eea2:	0112      	lsls	r2, r2, #4
 800eea4:	b2d2      	uxtb	r2, r2
 800eea6:	440b      	add	r3, r1
 800eea8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800eeac:	e00a      	b.n	800eec4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	b2da      	uxtb	r2, r3
 800eeb2:	4908      	ldr	r1, [pc, #32]	; (800eed4 <__NVIC_SetPriority+0x50>)
 800eeb4:	79fb      	ldrb	r3, [r7, #7]
 800eeb6:	f003 030f 	and.w	r3, r3, #15
 800eeba:	3b04      	subs	r3, #4
 800eebc:	0112      	lsls	r2, r2, #4
 800eebe:	b2d2      	uxtb	r2, r2
 800eec0:	440b      	add	r3, r1
 800eec2:	761a      	strb	r2, [r3, #24]
}
 800eec4:	bf00      	nop
 800eec6:	370c      	adds	r7, #12
 800eec8:	46bd      	mov	sp, r7
 800eeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eece:	4770      	bx	lr
 800eed0:	e000e100 	.word	0xe000e100
 800eed4:	e000ed00 	.word	0xe000ed00

0800eed8 <NVIC_EncodePriority>:
{
 800eed8:	b480      	push	{r7}
 800eeda:	b089      	sub	sp, #36	; 0x24
 800eedc:	af00      	add	r7, sp, #0
 800eede:	60f8      	str	r0, [r7, #12]
 800eee0:	60b9      	str	r1, [r7, #8]
 800eee2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	f003 0307 	and.w	r3, r3, #7
 800eeea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800eeec:	69fb      	ldr	r3, [r7, #28]
 800eeee:	f1c3 0307 	rsb	r3, r3, #7
 800eef2:	2b04      	cmp	r3, #4
 800eef4:	bf28      	it	cs
 800eef6:	2304      	movcs	r3, #4
 800eef8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800eefa:	69fb      	ldr	r3, [r7, #28]
 800eefc:	3304      	adds	r3, #4
 800eefe:	2b06      	cmp	r3, #6
 800ef00:	d902      	bls.n	800ef08 <NVIC_EncodePriority+0x30>
 800ef02:	69fb      	ldr	r3, [r7, #28]
 800ef04:	3b03      	subs	r3, #3
 800ef06:	e000      	b.n	800ef0a <NVIC_EncodePriority+0x32>
 800ef08:	2300      	movs	r3, #0
 800ef0a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ef0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ef10:	69bb      	ldr	r3, [r7, #24]
 800ef12:	fa02 f303 	lsl.w	r3, r2, r3
 800ef16:	43da      	mvns	r2, r3
 800ef18:	68bb      	ldr	r3, [r7, #8]
 800ef1a:	401a      	ands	r2, r3
 800ef1c:	697b      	ldr	r3, [r7, #20]
 800ef1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ef20:	f04f 31ff 	mov.w	r1, #4294967295
 800ef24:	697b      	ldr	r3, [r7, #20]
 800ef26:	fa01 f303 	lsl.w	r3, r1, r3
 800ef2a:	43d9      	mvns	r1, r3
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ef30:	4313      	orrs	r3, r2
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	3724      	adds	r7, #36	; 0x24
 800ef36:	46bd      	mov	sp, r7
 800ef38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3c:	4770      	bx	lr
	...

0800ef40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b082      	sub	sp, #8
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	3b01      	subs	r3, #1
 800ef4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ef50:	d301      	bcc.n	800ef56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800ef52:	2301      	movs	r3, #1
 800ef54:	e00f      	b.n	800ef76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ef56:	4a0a      	ldr	r2, [pc, #40]	; (800ef80 <SysTick_Config+0x40>)
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	3b01      	subs	r3, #1
 800ef5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800ef5e:	210f      	movs	r1, #15
 800ef60:	f04f 30ff 	mov.w	r0, #4294967295
 800ef64:	f7ff ff8e 	bl	800ee84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800ef68:	4b05      	ldr	r3, [pc, #20]	; (800ef80 <SysTick_Config+0x40>)
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800ef6e:	4b04      	ldr	r3, [pc, #16]	; (800ef80 <SysTick_Config+0x40>)
 800ef70:	2207      	movs	r2, #7
 800ef72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800ef74:	2300      	movs	r3, #0
}
 800ef76:	4618      	mov	r0, r3
 800ef78:	3708      	adds	r7, #8
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	e000e010 	.word	0xe000e010

0800ef84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b082      	sub	sp, #8
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800ef8c:	6878      	ldr	r0, [r7, #4]
 800ef8e:	f7ff ff29 	bl	800ede4 <__NVIC_SetPriorityGrouping>
}
 800ef92:	bf00      	nop
 800ef94:	3708      	adds	r7, #8
 800ef96:	46bd      	mov	sp, r7
 800ef98:	bd80      	pop	{r7, pc}

0800ef9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800ef9a:	b580      	push	{r7, lr}
 800ef9c:	b086      	sub	sp, #24
 800ef9e:	af00      	add	r7, sp, #0
 800efa0:	4603      	mov	r3, r0
 800efa2:	60b9      	str	r1, [r7, #8]
 800efa4:	607a      	str	r2, [r7, #4]
 800efa6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800efa8:	2300      	movs	r3, #0
 800efaa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800efac:	f7ff ff3e 	bl	800ee2c <__NVIC_GetPriorityGrouping>
 800efb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800efb2:	687a      	ldr	r2, [r7, #4]
 800efb4:	68b9      	ldr	r1, [r7, #8]
 800efb6:	6978      	ldr	r0, [r7, #20]
 800efb8:	f7ff ff8e 	bl	800eed8 <NVIC_EncodePriority>
 800efbc:	4602      	mov	r2, r0
 800efbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800efc2:	4611      	mov	r1, r2
 800efc4:	4618      	mov	r0, r3
 800efc6:	f7ff ff5d 	bl	800ee84 <__NVIC_SetPriority>
}
 800efca:	bf00      	nop
 800efcc:	3718      	adds	r7, #24
 800efce:	46bd      	mov	sp, r7
 800efd0:	bd80      	pop	{r7, pc}

0800efd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800efd2:	b580      	push	{r7, lr}
 800efd4:	b082      	sub	sp, #8
 800efd6:	af00      	add	r7, sp, #0
 800efd8:	4603      	mov	r3, r0
 800efda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800efdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800efe0:	4618      	mov	r0, r3
 800efe2:	f7ff ff31 	bl	800ee48 <__NVIC_EnableIRQ>
}
 800efe6:	bf00      	nop
 800efe8:	3708      	adds	r7, #8
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}

0800efee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800efee:	b580      	push	{r7, lr}
 800eff0:	b082      	sub	sp, #8
 800eff2:	af00      	add	r7, sp, #0
 800eff4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800eff6:	6878      	ldr	r0, [r7, #4]
 800eff8:	f7ff ffa2 	bl	800ef40 <SysTick_Config>
 800effc:	4603      	mov	r3, r0
}
 800effe:	4618      	mov	r0, r3
 800f000:	3708      	adds	r7, #8
 800f002:	46bd      	mov	sp, r7
 800f004:	bd80      	pop	{r7, pc}
	...

0800f008 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b086      	sub	sp, #24
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800f010:	2300      	movs	r3, #0
 800f012:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800f014:	f7ff feda 	bl	800edcc <HAL_GetTick>
 800f018:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d101      	bne.n	800f024 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800f020:	2301      	movs	r3, #1
 800f022:	e099      	b.n	800f158 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	2200      	movs	r2, #0
 800f028:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2202      	movs	r2, #2
 800f030:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	f022 0201 	bic.w	r2, r2, #1
 800f042:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f044:	e00f      	b.n	800f066 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800f046:	f7ff fec1 	bl	800edcc <HAL_GetTick>
 800f04a:	4602      	mov	r2, r0
 800f04c:	693b      	ldr	r3, [r7, #16]
 800f04e:	1ad3      	subs	r3, r2, r3
 800f050:	2b05      	cmp	r3, #5
 800f052:	d908      	bls.n	800f066 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	2220      	movs	r2, #32
 800f058:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	2203      	movs	r2, #3
 800f05e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800f062:	2303      	movs	r3, #3
 800f064:	e078      	b.n	800f158 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	f003 0301 	and.w	r3, r3, #1
 800f070:	2b00      	cmp	r3, #0
 800f072:	d1e8      	bne.n	800f046 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800f07c:	697a      	ldr	r2, [r7, #20]
 800f07e:	4b38      	ldr	r3, [pc, #224]	; (800f160 <HAL_DMA_Init+0x158>)
 800f080:	4013      	ands	r3, r2
 800f082:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	685a      	ldr	r2, [r3, #4]
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	689b      	ldr	r3, [r3, #8]
 800f08c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f092:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	691b      	ldr	r3, [r3, #16]
 800f098:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800f09e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	699b      	ldr	r3, [r3, #24]
 800f0a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800f0aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	6a1b      	ldr	r3, [r3, #32]
 800f0b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800f0b2:	697a      	ldr	r2, [r7, #20]
 800f0b4:	4313      	orrs	r3, r2
 800f0b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0bc:	2b04      	cmp	r3, #4
 800f0be:	d107      	bne.n	800f0d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0c8:	4313      	orrs	r3, r2
 800f0ca:	697a      	ldr	r2, [r7, #20]
 800f0cc:	4313      	orrs	r3, r2
 800f0ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	697a      	ldr	r2, [r7, #20]
 800f0d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	695b      	ldr	r3, [r3, #20]
 800f0de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800f0e0:	697b      	ldr	r3, [r7, #20]
 800f0e2:	f023 0307 	bic.w	r3, r3, #7
 800f0e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0ec:	697a      	ldr	r2, [r7, #20]
 800f0ee:	4313      	orrs	r3, r2
 800f0f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0f6:	2b04      	cmp	r3, #4
 800f0f8:	d117      	bne.n	800f12a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f0fe:	697a      	ldr	r2, [r7, #20]
 800f100:	4313      	orrs	r3, r2
 800f102:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d00e      	beq.n	800f12a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800f10c:	6878      	ldr	r0, [r7, #4]
 800f10e:	f000 fa99 	bl	800f644 <DMA_CheckFifoParam>
 800f112:	4603      	mov	r3, r0
 800f114:	2b00      	cmp	r3, #0
 800f116:	d008      	beq.n	800f12a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2240      	movs	r2, #64	; 0x40
 800f11c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2201      	movs	r2, #1
 800f122:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800f126:	2301      	movs	r3, #1
 800f128:	e016      	b.n	800f158 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	697a      	ldr	r2, [r7, #20]
 800f130:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f000 fa50 	bl	800f5d8 <DMA_CalcBaseAndBitshift>
 800f138:	4603      	mov	r3, r0
 800f13a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f140:	223f      	movs	r2, #63	; 0x3f
 800f142:	409a      	lsls	r2, r3
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2200      	movs	r2, #0
 800f14c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2201      	movs	r2, #1
 800f152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800f156:	2300      	movs	r3, #0
}
 800f158:	4618      	mov	r0, r3
 800f15a:	3718      	adds	r7, #24
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bd80      	pop	{r7, pc}
 800f160:	e010803f 	.word	0xe010803f

0800f164 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f164:	b580      	push	{r7, lr}
 800f166:	b086      	sub	sp, #24
 800f168:	af00      	add	r7, sp, #0
 800f16a:	60f8      	str	r0, [r7, #12]
 800f16c:	60b9      	str	r1, [r7, #8]
 800f16e:	607a      	str	r2, [r7, #4]
 800f170:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f172:	2300      	movs	r3, #0
 800f174:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f17a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f182:	2b01      	cmp	r3, #1
 800f184:	d101      	bne.n	800f18a <HAL_DMA_Start_IT+0x26>
 800f186:	2302      	movs	r3, #2
 800f188:	e048      	b.n	800f21c <HAL_DMA_Start_IT+0xb8>
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	2201      	movs	r2, #1
 800f18e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f198:	b2db      	uxtb	r3, r3
 800f19a:	2b01      	cmp	r3, #1
 800f19c:	d137      	bne.n	800f20e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	2202      	movs	r2, #2
 800f1a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800f1ac:	683b      	ldr	r3, [r7, #0]
 800f1ae:	687a      	ldr	r2, [r7, #4]
 800f1b0:	68b9      	ldr	r1, [r7, #8]
 800f1b2:	68f8      	ldr	r0, [r7, #12]
 800f1b4:	f000 f9e2 	bl	800f57c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f1bc:	223f      	movs	r2, #63	; 0x3f
 800f1be:	409a      	lsls	r2, r3
 800f1c0:	693b      	ldr	r3, [r7, #16]
 800f1c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	681a      	ldr	r2, [r3, #0]
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f042 0216 	orr.w	r2, r2, #22
 800f1d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	695a      	ldr	r2, [r3, #20]
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f1e2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d007      	beq.n	800f1fc <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	681a      	ldr	r2, [r3, #0]
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	f042 0208 	orr.w	r2, r2, #8
 800f1fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	681a      	ldr	r2, [r3, #0]
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	f042 0201 	orr.w	r2, r2, #1
 800f20a:	601a      	str	r2, [r3, #0]
 800f20c:	e005      	b.n	800f21a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	2200      	movs	r2, #0
 800f212:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800f216:	2302      	movs	r3, #2
 800f218:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800f21a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f21c:	4618      	mov	r0, r3
 800f21e:	3718      	adds	r7, #24
 800f220:	46bd      	mov	sp, r7
 800f222:	bd80      	pop	{r7, pc}

0800f224 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800f224:	b480      	push	{r7}
 800f226:	b083      	sub	sp, #12
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f232:	b2db      	uxtb	r3, r3
 800f234:	2b02      	cmp	r3, #2
 800f236:	d004      	beq.n	800f242 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2280      	movs	r2, #128	; 0x80
 800f23c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800f23e:	2301      	movs	r3, #1
 800f240:	e00c      	b.n	800f25c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	2205      	movs	r2, #5
 800f246:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	681b      	ldr	r3, [r3, #0]
 800f24e:	681a      	ldr	r2, [r3, #0]
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	f022 0201 	bic.w	r2, r2, #1
 800f258:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f25a:	2300      	movs	r3, #0
}
 800f25c:	4618      	mov	r0, r3
 800f25e:	370c      	adds	r7, #12
 800f260:	46bd      	mov	sp, r7
 800f262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f266:	4770      	bx	lr

0800f268 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b086      	sub	sp, #24
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800f270:	2300      	movs	r3, #0
 800f272:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800f274:	4b92      	ldr	r3, [pc, #584]	; (800f4c0 <HAL_DMA_IRQHandler+0x258>)
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	4a92      	ldr	r2, [pc, #584]	; (800f4c4 <HAL_DMA_IRQHandler+0x25c>)
 800f27a:	fba2 2303 	umull	r2, r3, r2, r3
 800f27e:	0a9b      	lsrs	r3, r3, #10
 800f280:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f286:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800f288:	693b      	ldr	r3, [r7, #16]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f292:	2208      	movs	r2, #8
 800f294:	409a      	lsls	r2, r3
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	4013      	ands	r3, r2
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d01a      	beq.n	800f2d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	f003 0304 	and.w	r3, r3, #4
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d013      	beq.n	800f2d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	681a      	ldr	r2, [r3, #0]
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	f022 0204 	bic.w	r2, r2, #4
 800f2ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f2c0:	2208      	movs	r2, #8
 800f2c2:	409a      	lsls	r2, r3
 800f2c4:	693b      	ldr	r3, [r7, #16]
 800f2c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f2cc:	f043 0201 	orr.w	r2, r3, #1
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f2d8:	2201      	movs	r2, #1
 800f2da:	409a      	lsls	r2, r3
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	4013      	ands	r3, r2
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d012      	beq.n	800f30a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	695b      	ldr	r3, [r3, #20]
 800f2ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d00b      	beq.n	800f30a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f2f6:	2201      	movs	r2, #1
 800f2f8:	409a      	lsls	r2, r3
 800f2fa:	693b      	ldr	r3, [r7, #16]
 800f2fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f302:	f043 0202 	orr.w	r2, r3, #2
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f30e:	2204      	movs	r2, #4
 800f310:	409a      	lsls	r2, r3
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	4013      	ands	r3, r2
 800f316:	2b00      	cmp	r3, #0
 800f318:	d012      	beq.n	800f340 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	f003 0302 	and.w	r3, r3, #2
 800f324:	2b00      	cmp	r3, #0
 800f326:	d00b      	beq.n	800f340 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f32c:	2204      	movs	r2, #4
 800f32e:	409a      	lsls	r2, r3
 800f330:	693b      	ldr	r3, [r7, #16]
 800f332:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f338:	f043 0204 	orr.w	r2, r3, #4
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f344:	2210      	movs	r2, #16
 800f346:	409a      	lsls	r2, r3
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	4013      	ands	r3, r2
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d043      	beq.n	800f3d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f003 0308 	and.w	r3, r3, #8
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d03c      	beq.n	800f3d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f362:	2210      	movs	r2, #16
 800f364:	409a      	lsls	r2, r3
 800f366:	693b      	ldr	r3, [r7, #16]
 800f368:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f374:	2b00      	cmp	r3, #0
 800f376:	d018      	beq.n	800f3aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f382:	2b00      	cmp	r3, #0
 800f384:	d108      	bne.n	800f398 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d024      	beq.n	800f3d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f392:	6878      	ldr	r0, [r7, #4]
 800f394:	4798      	blx	r3
 800f396:	e01f      	b.n	800f3d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d01b      	beq.n	800f3d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f3a4:	6878      	ldr	r0, [r7, #4]
 800f3a6:	4798      	blx	r3
 800f3a8:	e016      	b.n	800f3d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d107      	bne.n	800f3c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	681a      	ldr	r2, [r3, #0]
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f022 0208 	bic.w	r2, r2, #8
 800f3c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d003      	beq.n	800f3d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f3d4:	6878      	ldr	r0, [r7, #4]
 800f3d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f3dc:	2220      	movs	r2, #32
 800f3de:	409a      	lsls	r2, r3
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	4013      	ands	r3, r2
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	f000 808e 	beq.w	800f506 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	f003 0310 	and.w	r3, r3, #16
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	f000 8086 	beq.w	800f506 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f3fe:	2220      	movs	r2, #32
 800f400:	409a      	lsls	r2, r3
 800f402:	693b      	ldr	r3, [r7, #16]
 800f404:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800f40c:	b2db      	uxtb	r3, r3
 800f40e:	2b05      	cmp	r3, #5
 800f410:	d136      	bne.n	800f480 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	681a      	ldr	r2, [r3, #0]
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	f022 0216 	bic.w	r2, r2, #22
 800f420:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	695a      	ldr	r2, [r3, #20]
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f430:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f436:	2b00      	cmp	r3, #0
 800f438:	d103      	bne.n	800f442 <HAL_DMA_IRQHandler+0x1da>
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d007      	beq.n	800f452 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	681a      	ldr	r2, [r3, #0]
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	f022 0208 	bic.w	r2, r2, #8
 800f450:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f456:	223f      	movs	r2, #63	; 0x3f
 800f458:	409a      	lsls	r2, r3
 800f45a:	693b      	ldr	r3, [r7, #16]
 800f45c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	2200      	movs	r2, #0
 800f462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2201      	movs	r2, #1
 800f46a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f472:	2b00      	cmp	r3, #0
 800f474:	d07d      	beq.n	800f572 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	4798      	blx	r3
        }
        return;
 800f47e:	e078      	b.n	800f572 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d01c      	beq.n	800f4c8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d108      	bne.n	800f4ae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d030      	beq.n	800f506 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4a8:	6878      	ldr	r0, [r7, #4]
 800f4aa:	4798      	blx	r3
 800f4ac:	e02b      	b.n	800f506 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d027      	beq.n	800f506 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4ba:	6878      	ldr	r0, [r7, #4]
 800f4bc:	4798      	blx	r3
 800f4be:	e022      	b.n	800f506 <HAL_DMA_IRQHandler+0x29e>
 800f4c0:	20000018 	.word	0x20000018
 800f4c4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d10f      	bne.n	800f4f6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	681a      	ldr	r2, [r3, #0]
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	f022 0210 	bic.w	r2, r2, #16
 800f4e4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	2200      	movs	r2, #0
 800f4ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	2201      	movs	r2, #1
 800f4f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d003      	beq.n	800f506 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f502:	6878      	ldr	r0, [r7, #4]
 800f504:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d032      	beq.n	800f574 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f512:	f003 0301 	and.w	r3, r3, #1
 800f516:	2b00      	cmp	r3, #0
 800f518:	d022      	beq.n	800f560 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	2205      	movs	r2, #5
 800f51e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	681a      	ldr	r2, [r3, #0]
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	f022 0201 	bic.w	r2, r2, #1
 800f530:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	3301      	adds	r3, #1
 800f536:	60bb      	str	r3, [r7, #8]
 800f538:	697a      	ldr	r2, [r7, #20]
 800f53a:	429a      	cmp	r2, r3
 800f53c:	d307      	bcc.n	800f54e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	f003 0301 	and.w	r3, r3, #1
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d1f2      	bne.n	800f532 <HAL_DMA_IRQHandler+0x2ca>
 800f54c:	e000      	b.n	800f550 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800f54e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	2200      	movs	r2, #0
 800f554:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	2201      	movs	r2, #1
 800f55c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f564:	2b00      	cmp	r3, #0
 800f566:	d005      	beq.n	800f574 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	4798      	blx	r3
 800f570:	e000      	b.n	800f574 <HAL_DMA_IRQHandler+0x30c>
        return;
 800f572:	bf00      	nop
    }
  }
}
 800f574:	3718      	adds	r7, #24
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}
 800f57a:	bf00      	nop

0800f57c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800f57c:	b480      	push	{r7}
 800f57e:	b085      	sub	sp, #20
 800f580:	af00      	add	r7, sp, #0
 800f582:	60f8      	str	r0, [r7, #12]
 800f584:	60b9      	str	r1, [r7, #8]
 800f586:	607a      	str	r2, [r7, #4]
 800f588:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	681a      	ldr	r2, [r3, #0]
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f598:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	683a      	ldr	r2, [r7, #0]
 800f5a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	689b      	ldr	r3, [r3, #8]
 800f5a6:	2b40      	cmp	r3, #64	; 0x40
 800f5a8:	d108      	bne.n	800f5bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800f5aa:	68fb      	ldr	r3, [r7, #12]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	687a      	ldr	r2, [r7, #4]
 800f5b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	68ba      	ldr	r2, [r7, #8]
 800f5b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800f5ba:	e007      	b.n	800f5cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	68ba      	ldr	r2, [r7, #8]
 800f5c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	681b      	ldr	r3, [r3, #0]
 800f5c8:	687a      	ldr	r2, [r7, #4]
 800f5ca:	60da      	str	r2, [r3, #12]
}
 800f5cc:	bf00      	nop
 800f5ce:	3714      	adds	r7, #20
 800f5d0:	46bd      	mov	sp, r7
 800f5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d6:	4770      	bx	lr

0800f5d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800f5d8:	b480      	push	{r7}
 800f5da:	b085      	sub	sp, #20
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	b2db      	uxtb	r3, r3
 800f5e6:	3b10      	subs	r3, #16
 800f5e8:	4a13      	ldr	r2, [pc, #76]	; (800f638 <DMA_CalcBaseAndBitshift+0x60>)
 800f5ea:	fba2 2303 	umull	r2, r3, r2, r3
 800f5ee:	091b      	lsrs	r3, r3, #4
 800f5f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800f5f2:	4a12      	ldr	r2, [pc, #72]	; (800f63c <DMA_CalcBaseAndBitshift+0x64>)
 800f5f4:	68fb      	ldr	r3, [r7, #12]
 800f5f6:	4413      	add	r3, r2
 800f5f8:	781b      	ldrb	r3, [r3, #0]
 800f5fa:	461a      	mov	r2, r3
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	2b03      	cmp	r3, #3
 800f604:	d908      	bls.n	800f618 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	461a      	mov	r2, r3
 800f60c:	4b0c      	ldr	r3, [pc, #48]	; (800f640 <DMA_CalcBaseAndBitshift+0x68>)
 800f60e:	4013      	ands	r3, r2
 800f610:	1d1a      	adds	r2, r3, #4
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	659a      	str	r2, [r3, #88]	; 0x58
 800f616:	e006      	b.n	800f626 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	461a      	mov	r2, r3
 800f61e:	4b08      	ldr	r3, [pc, #32]	; (800f640 <DMA_CalcBaseAndBitshift+0x68>)
 800f620:	4013      	ands	r3, r2
 800f622:	687a      	ldr	r2, [r7, #4]
 800f624:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800f62a:	4618      	mov	r0, r3
 800f62c:	3714      	adds	r7, #20
 800f62e:	46bd      	mov	sp, r7
 800f630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f634:	4770      	bx	lr
 800f636:	bf00      	nop
 800f638:	aaaaaaab 	.word	0xaaaaaaab
 800f63c:	08020f30 	.word	0x08020f30
 800f640:	fffffc00 	.word	0xfffffc00

0800f644 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800f644:	b480      	push	{r7}
 800f646:	b085      	sub	sp, #20
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f64c:	2300      	movs	r3, #0
 800f64e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f654:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	699b      	ldr	r3, [r3, #24]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d11f      	bne.n	800f69e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800f65e:	68bb      	ldr	r3, [r7, #8]
 800f660:	2b03      	cmp	r3, #3
 800f662:	d855      	bhi.n	800f710 <DMA_CheckFifoParam+0xcc>
 800f664:	a201      	add	r2, pc, #4	; (adr r2, 800f66c <DMA_CheckFifoParam+0x28>)
 800f666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f66a:	bf00      	nop
 800f66c:	0800f67d 	.word	0x0800f67d
 800f670:	0800f68f 	.word	0x0800f68f
 800f674:	0800f67d 	.word	0x0800f67d
 800f678:	0800f711 	.word	0x0800f711
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f680:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f684:	2b00      	cmp	r3, #0
 800f686:	d045      	beq.n	800f714 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800f688:	2301      	movs	r3, #1
 800f68a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f68c:	e042      	b.n	800f714 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f692:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800f696:	d13f      	bne.n	800f718 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800f698:	2301      	movs	r3, #1
 800f69a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f69c:	e03c      	b.n	800f718 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	699b      	ldr	r3, [r3, #24]
 800f6a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f6a6:	d121      	bne.n	800f6ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	2b03      	cmp	r3, #3
 800f6ac:	d836      	bhi.n	800f71c <DMA_CheckFifoParam+0xd8>
 800f6ae:	a201      	add	r2, pc, #4	; (adr r2, 800f6b4 <DMA_CheckFifoParam+0x70>)
 800f6b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6b4:	0800f6c5 	.word	0x0800f6c5
 800f6b8:	0800f6cb 	.word	0x0800f6cb
 800f6bc:	0800f6c5 	.word	0x0800f6c5
 800f6c0:	0800f6dd 	.word	0x0800f6dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	73fb      	strb	r3, [r7, #15]
      break;
 800f6c8:	e02f      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d024      	beq.n	800f720 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800f6d6:	2301      	movs	r3, #1
 800f6d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800f6da:	e021      	b.n	800f720 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6e0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800f6e4:	d11e      	bne.n	800f724 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800f6e6:	2301      	movs	r3, #1
 800f6e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800f6ea:	e01b      	b.n	800f724 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800f6ec:	68bb      	ldr	r3, [r7, #8]
 800f6ee:	2b02      	cmp	r3, #2
 800f6f0:	d902      	bls.n	800f6f8 <DMA_CheckFifoParam+0xb4>
 800f6f2:	2b03      	cmp	r3, #3
 800f6f4:	d003      	beq.n	800f6fe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800f6f6:	e018      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800f6f8:	2301      	movs	r3, #1
 800f6fa:	73fb      	strb	r3, [r7, #15]
      break;
 800f6fc:	e015      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f702:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f706:	2b00      	cmp	r3, #0
 800f708:	d00e      	beq.n	800f728 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800f70a:	2301      	movs	r3, #1
 800f70c:	73fb      	strb	r3, [r7, #15]
      break;
 800f70e:	e00b      	b.n	800f728 <DMA_CheckFifoParam+0xe4>
      break;
 800f710:	bf00      	nop
 800f712:	e00a      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      break;
 800f714:	bf00      	nop
 800f716:	e008      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      break;
 800f718:	bf00      	nop
 800f71a:	e006      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      break;
 800f71c:	bf00      	nop
 800f71e:	e004      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      break;
 800f720:	bf00      	nop
 800f722:	e002      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      break;   
 800f724:	bf00      	nop
 800f726:	e000      	b.n	800f72a <DMA_CheckFifoParam+0xe6>
      break;
 800f728:	bf00      	nop
    }
  } 
  
  return status; 
 800f72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f72c:	4618      	mov	r0, r3
 800f72e:	3714      	adds	r7, #20
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr

0800f738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800f738:	b480      	push	{r7}
 800f73a:	b089      	sub	sp, #36	; 0x24
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
 800f740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800f742:	2300      	movs	r3, #0
 800f744:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800f746:	2300      	movs	r3, #0
 800f748:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800f74a:	2300      	movs	r3, #0
 800f74c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800f74e:	2300      	movs	r3, #0
 800f750:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800f752:	2300      	movs	r3, #0
 800f754:	61fb      	str	r3, [r7, #28]
 800f756:	e175      	b.n	800fa44 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800f758:	2201      	movs	r2, #1
 800f75a:	69fb      	ldr	r3, [r7, #28]
 800f75c:	fa02 f303 	lsl.w	r3, r2, r3
 800f760:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f762:	683b      	ldr	r3, [r7, #0]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	697a      	ldr	r2, [r7, #20]
 800f768:	4013      	ands	r3, r2
 800f76a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800f76c:	693a      	ldr	r2, [r7, #16]
 800f76e:	697b      	ldr	r3, [r7, #20]
 800f770:	429a      	cmp	r2, r3
 800f772:	f040 8164 	bne.w	800fa3e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f776:	683b      	ldr	r3, [r7, #0]
 800f778:	685b      	ldr	r3, [r3, #4]
 800f77a:	2b01      	cmp	r3, #1
 800f77c:	d00b      	beq.n	800f796 <HAL_GPIO_Init+0x5e>
 800f77e:	683b      	ldr	r3, [r7, #0]
 800f780:	685b      	ldr	r3, [r3, #4]
 800f782:	2b02      	cmp	r3, #2
 800f784:	d007      	beq.n	800f796 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f78a:	2b11      	cmp	r3, #17
 800f78c:	d003      	beq.n	800f796 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f78e:	683b      	ldr	r3, [r7, #0]
 800f790:	685b      	ldr	r3, [r3, #4]
 800f792:	2b12      	cmp	r3, #18
 800f794:	d130      	bne.n	800f7f8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	689b      	ldr	r3, [r3, #8]
 800f79a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800f79c:	69fb      	ldr	r3, [r7, #28]
 800f79e:	005b      	lsls	r3, r3, #1
 800f7a0:	2203      	movs	r2, #3
 800f7a2:	fa02 f303 	lsl.w	r3, r2, r3
 800f7a6:	43db      	mvns	r3, r3
 800f7a8:	69ba      	ldr	r2, [r7, #24]
 800f7aa:	4013      	ands	r3, r2
 800f7ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800f7ae:	683b      	ldr	r3, [r7, #0]
 800f7b0:	68da      	ldr	r2, [r3, #12]
 800f7b2:	69fb      	ldr	r3, [r7, #28]
 800f7b4:	005b      	lsls	r3, r3, #1
 800f7b6:	fa02 f303 	lsl.w	r3, r2, r3
 800f7ba:	69ba      	ldr	r2, [r7, #24]
 800f7bc:	4313      	orrs	r3, r2
 800f7be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	69ba      	ldr	r2, [r7, #24]
 800f7c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	685b      	ldr	r3, [r3, #4]
 800f7ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800f7cc:	2201      	movs	r2, #1
 800f7ce:	69fb      	ldr	r3, [r7, #28]
 800f7d0:	fa02 f303 	lsl.w	r3, r2, r3
 800f7d4:	43db      	mvns	r3, r3
 800f7d6:	69ba      	ldr	r2, [r7, #24]
 800f7d8:	4013      	ands	r3, r2
 800f7da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	685b      	ldr	r3, [r3, #4]
 800f7e0:	091b      	lsrs	r3, r3, #4
 800f7e2:	f003 0201 	and.w	r2, r3, #1
 800f7e6:	69fb      	ldr	r3, [r7, #28]
 800f7e8:	fa02 f303 	lsl.w	r3, r2, r3
 800f7ec:	69ba      	ldr	r2, [r7, #24]
 800f7ee:	4313      	orrs	r3, r2
 800f7f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	69ba      	ldr	r2, [r7, #24]
 800f7f6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	68db      	ldr	r3, [r3, #12]
 800f7fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800f7fe:	69fb      	ldr	r3, [r7, #28]
 800f800:	005b      	lsls	r3, r3, #1
 800f802:	2203      	movs	r2, #3
 800f804:	fa02 f303 	lsl.w	r3, r2, r3
 800f808:	43db      	mvns	r3, r3
 800f80a:	69ba      	ldr	r2, [r7, #24]
 800f80c:	4013      	ands	r3, r2
 800f80e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800f810:	683b      	ldr	r3, [r7, #0]
 800f812:	689a      	ldr	r2, [r3, #8]
 800f814:	69fb      	ldr	r3, [r7, #28]
 800f816:	005b      	lsls	r3, r3, #1
 800f818:	fa02 f303 	lsl.w	r3, r2, r3
 800f81c:	69ba      	ldr	r2, [r7, #24]
 800f81e:	4313      	orrs	r3, r2
 800f820:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	69ba      	ldr	r2, [r7, #24]
 800f826:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	685b      	ldr	r3, [r3, #4]
 800f82c:	2b02      	cmp	r3, #2
 800f82e:	d003      	beq.n	800f838 <HAL_GPIO_Init+0x100>
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	685b      	ldr	r3, [r3, #4]
 800f834:	2b12      	cmp	r3, #18
 800f836:	d123      	bne.n	800f880 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800f838:	69fb      	ldr	r3, [r7, #28]
 800f83a:	08da      	lsrs	r2, r3, #3
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	3208      	adds	r2, #8
 800f840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800f846:	69fb      	ldr	r3, [r7, #28]
 800f848:	f003 0307 	and.w	r3, r3, #7
 800f84c:	009b      	lsls	r3, r3, #2
 800f84e:	220f      	movs	r2, #15
 800f850:	fa02 f303 	lsl.w	r3, r2, r3
 800f854:	43db      	mvns	r3, r3
 800f856:	69ba      	ldr	r2, [r7, #24]
 800f858:	4013      	ands	r3, r2
 800f85a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	691a      	ldr	r2, [r3, #16]
 800f860:	69fb      	ldr	r3, [r7, #28]
 800f862:	f003 0307 	and.w	r3, r3, #7
 800f866:	009b      	lsls	r3, r3, #2
 800f868:	fa02 f303 	lsl.w	r3, r2, r3
 800f86c:	69ba      	ldr	r2, [r7, #24]
 800f86e:	4313      	orrs	r3, r2
 800f870:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800f872:	69fb      	ldr	r3, [r7, #28]
 800f874:	08da      	lsrs	r2, r3, #3
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	3208      	adds	r2, #8
 800f87a:	69b9      	ldr	r1, [r7, #24]
 800f87c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800f886:	69fb      	ldr	r3, [r7, #28]
 800f888:	005b      	lsls	r3, r3, #1
 800f88a:	2203      	movs	r2, #3
 800f88c:	fa02 f303 	lsl.w	r3, r2, r3
 800f890:	43db      	mvns	r3, r3
 800f892:	69ba      	ldr	r2, [r7, #24]
 800f894:	4013      	ands	r3, r2
 800f896:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	685b      	ldr	r3, [r3, #4]
 800f89c:	f003 0203 	and.w	r2, r3, #3
 800f8a0:	69fb      	ldr	r3, [r7, #28]
 800f8a2:	005b      	lsls	r3, r3, #1
 800f8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800f8a8:	69ba      	ldr	r2, [r7, #24]
 800f8aa:	4313      	orrs	r3, r2
 800f8ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	69ba      	ldr	r2, [r7, #24]
 800f8b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	685b      	ldr	r3, [r3, #4]
 800f8b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	f000 80be 	beq.w	800fa3e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f8c2:	4b65      	ldr	r3, [pc, #404]	; (800fa58 <HAL_GPIO_Init+0x320>)
 800f8c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8c6:	4a64      	ldr	r2, [pc, #400]	; (800fa58 <HAL_GPIO_Init+0x320>)
 800f8c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f8cc:	6453      	str	r3, [r2, #68]	; 0x44
 800f8ce:	4b62      	ldr	r3, [pc, #392]	; (800fa58 <HAL_GPIO_Init+0x320>)
 800f8d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f8d6:	60fb      	str	r3, [r7, #12]
 800f8d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800f8da:	4a60      	ldr	r2, [pc, #384]	; (800fa5c <HAL_GPIO_Init+0x324>)
 800f8dc:	69fb      	ldr	r3, [r7, #28]
 800f8de:	089b      	lsrs	r3, r3, #2
 800f8e0:	3302      	adds	r3, #2
 800f8e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f8e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800f8e8:	69fb      	ldr	r3, [r7, #28]
 800f8ea:	f003 0303 	and.w	r3, r3, #3
 800f8ee:	009b      	lsls	r3, r3, #2
 800f8f0:	220f      	movs	r2, #15
 800f8f2:	fa02 f303 	lsl.w	r3, r2, r3
 800f8f6:	43db      	mvns	r3, r3
 800f8f8:	69ba      	ldr	r2, [r7, #24]
 800f8fa:	4013      	ands	r3, r2
 800f8fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	4a57      	ldr	r2, [pc, #348]	; (800fa60 <HAL_GPIO_Init+0x328>)
 800f902:	4293      	cmp	r3, r2
 800f904:	d037      	beq.n	800f976 <HAL_GPIO_Init+0x23e>
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	4a56      	ldr	r2, [pc, #344]	; (800fa64 <HAL_GPIO_Init+0x32c>)
 800f90a:	4293      	cmp	r3, r2
 800f90c:	d031      	beq.n	800f972 <HAL_GPIO_Init+0x23a>
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	4a55      	ldr	r2, [pc, #340]	; (800fa68 <HAL_GPIO_Init+0x330>)
 800f912:	4293      	cmp	r3, r2
 800f914:	d02b      	beq.n	800f96e <HAL_GPIO_Init+0x236>
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	4a54      	ldr	r2, [pc, #336]	; (800fa6c <HAL_GPIO_Init+0x334>)
 800f91a:	4293      	cmp	r3, r2
 800f91c:	d025      	beq.n	800f96a <HAL_GPIO_Init+0x232>
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	4a53      	ldr	r2, [pc, #332]	; (800fa70 <HAL_GPIO_Init+0x338>)
 800f922:	4293      	cmp	r3, r2
 800f924:	d01f      	beq.n	800f966 <HAL_GPIO_Init+0x22e>
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	4a52      	ldr	r2, [pc, #328]	; (800fa74 <HAL_GPIO_Init+0x33c>)
 800f92a:	4293      	cmp	r3, r2
 800f92c:	d019      	beq.n	800f962 <HAL_GPIO_Init+0x22a>
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	4a51      	ldr	r2, [pc, #324]	; (800fa78 <HAL_GPIO_Init+0x340>)
 800f932:	4293      	cmp	r3, r2
 800f934:	d013      	beq.n	800f95e <HAL_GPIO_Init+0x226>
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	4a50      	ldr	r2, [pc, #320]	; (800fa7c <HAL_GPIO_Init+0x344>)
 800f93a:	4293      	cmp	r3, r2
 800f93c:	d00d      	beq.n	800f95a <HAL_GPIO_Init+0x222>
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	4a4f      	ldr	r2, [pc, #316]	; (800fa80 <HAL_GPIO_Init+0x348>)
 800f942:	4293      	cmp	r3, r2
 800f944:	d007      	beq.n	800f956 <HAL_GPIO_Init+0x21e>
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	4a4e      	ldr	r2, [pc, #312]	; (800fa84 <HAL_GPIO_Init+0x34c>)
 800f94a:	4293      	cmp	r3, r2
 800f94c:	d101      	bne.n	800f952 <HAL_GPIO_Init+0x21a>
 800f94e:	2309      	movs	r3, #9
 800f950:	e012      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f952:	230a      	movs	r3, #10
 800f954:	e010      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f956:	2308      	movs	r3, #8
 800f958:	e00e      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f95a:	2307      	movs	r3, #7
 800f95c:	e00c      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f95e:	2306      	movs	r3, #6
 800f960:	e00a      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f962:	2305      	movs	r3, #5
 800f964:	e008      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f966:	2304      	movs	r3, #4
 800f968:	e006      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f96a:	2303      	movs	r3, #3
 800f96c:	e004      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f96e:	2302      	movs	r3, #2
 800f970:	e002      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f972:	2301      	movs	r3, #1
 800f974:	e000      	b.n	800f978 <HAL_GPIO_Init+0x240>
 800f976:	2300      	movs	r3, #0
 800f978:	69fa      	ldr	r2, [r7, #28]
 800f97a:	f002 0203 	and.w	r2, r2, #3
 800f97e:	0092      	lsls	r2, r2, #2
 800f980:	4093      	lsls	r3, r2
 800f982:	69ba      	ldr	r2, [r7, #24]
 800f984:	4313      	orrs	r3, r2
 800f986:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800f988:	4934      	ldr	r1, [pc, #208]	; (800fa5c <HAL_GPIO_Init+0x324>)
 800f98a:	69fb      	ldr	r3, [r7, #28]
 800f98c:	089b      	lsrs	r3, r3, #2
 800f98e:	3302      	adds	r3, #2
 800f990:	69ba      	ldr	r2, [r7, #24]
 800f992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800f996:	4b3c      	ldr	r3, [pc, #240]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f99c:	693b      	ldr	r3, [r7, #16]
 800f99e:	43db      	mvns	r3, r3
 800f9a0:	69ba      	ldr	r2, [r7, #24]
 800f9a2:	4013      	ands	r3, r2
 800f9a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	685b      	ldr	r3, [r3, #4]
 800f9aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d003      	beq.n	800f9ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800f9b2:	69ba      	ldr	r2, [r7, #24]
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	4313      	orrs	r3, r2
 800f9b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800f9ba:	4a33      	ldr	r2, [pc, #204]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800f9bc:	69bb      	ldr	r3, [r7, #24]
 800f9be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800f9c0:	4b31      	ldr	r3, [pc, #196]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800f9c2:	685b      	ldr	r3, [r3, #4]
 800f9c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f9c6:	693b      	ldr	r3, [r7, #16]
 800f9c8:	43db      	mvns	r3, r3
 800f9ca:	69ba      	ldr	r2, [r7, #24]
 800f9cc:	4013      	ands	r3, r2
 800f9ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	685b      	ldr	r3, [r3, #4]
 800f9d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d003      	beq.n	800f9e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800f9dc:	69ba      	ldr	r2, [r7, #24]
 800f9de:	693b      	ldr	r3, [r7, #16]
 800f9e0:	4313      	orrs	r3, r2
 800f9e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800f9e4:	4a28      	ldr	r2, [pc, #160]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800f9e6:	69bb      	ldr	r3, [r7, #24]
 800f9e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800f9ea:	4b27      	ldr	r3, [pc, #156]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800f9ec:	689b      	ldr	r3, [r3, #8]
 800f9ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	43db      	mvns	r3, r3
 800f9f4:	69ba      	ldr	r2, [r7, #24]
 800f9f6:	4013      	ands	r3, r2
 800f9f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800f9fa:	683b      	ldr	r3, [r7, #0]
 800f9fc:	685b      	ldr	r3, [r3, #4]
 800f9fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d003      	beq.n	800fa0e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800fa06:	69ba      	ldr	r2, [r7, #24]
 800fa08:	693b      	ldr	r3, [r7, #16]
 800fa0a:	4313      	orrs	r3, r2
 800fa0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800fa0e:	4a1e      	ldr	r2, [pc, #120]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800fa10:	69bb      	ldr	r3, [r7, #24]
 800fa12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800fa14:	4b1c      	ldr	r3, [pc, #112]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800fa16:	68db      	ldr	r3, [r3, #12]
 800fa18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800fa1a:	693b      	ldr	r3, [r7, #16]
 800fa1c:	43db      	mvns	r3, r3
 800fa1e:	69ba      	ldr	r2, [r7, #24]
 800fa20:	4013      	ands	r3, r2
 800fa22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800fa24:	683b      	ldr	r3, [r7, #0]
 800fa26:	685b      	ldr	r3, [r3, #4]
 800fa28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d003      	beq.n	800fa38 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800fa30:	69ba      	ldr	r2, [r7, #24]
 800fa32:	693b      	ldr	r3, [r7, #16]
 800fa34:	4313      	orrs	r3, r2
 800fa36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800fa38:	4a13      	ldr	r2, [pc, #76]	; (800fa88 <HAL_GPIO_Init+0x350>)
 800fa3a:	69bb      	ldr	r3, [r7, #24]
 800fa3c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800fa3e:	69fb      	ldr	r3, [r7, #28]
 800fa40:	3301      	adds	r3, #1
 800fa42:	61fb      	str	r3, [r7, #28]
 800fa44:	69fb      	ldr	r3, [r7, #28]
 800fa46:	2b0f      	cmp	r3, #15
 800fa48:	f67f ae86 	bls.w	800f758 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800fa4c:	bf00      	nop
 800fa4e:	3724      	adds	r7, #36	; 0x24
 800fa50:	46bd      	mov	sp, r7
 800fa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa56:	4770      	bx	lr
 800fa58:	40023800 	.word	0x40023800
 800fa5c:	40013800 	.word	0x40013800
 800fa60:	40020000 	.word	0x40020000
 800fa64:	40020400 	.word	0x40020400
 800fa68:	40020800 	.word	0x40020800
 800fa6c:	40020c00 	.word	0x40020c00
 800fa70:	40021000 	.word	0x40021000
 800fa74:	40021400 	.word	0x40021400
 800fa78:	40021800 	.word	0x40021800
 800fa7c:	40021c00 	.word	0x40021c00
 800fa80:	40022000 	.word	0x40022000
 800fa84:	40022400 	.word	0x40022400
 800fa88:	40013c00 	.word	0x40013c00

0800fa8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800fa8c:	b480      	push	{r7}
 800fa8e:	b085      	sub	sp, #20
 800fa90:	af00      	add	r7, sp, #0
 800fa92:	6078      	str	r0, [r7, #4]
 800fa94:	460b      	mov	r3, r1
 800fa96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	691a      	ldr	r2, [r3, #16]
 800fa9c:	887b      	ldrh	r3, [r7, #2]
 800fa9e:	4013      	ands	r3, r2
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d002      	beq.n	800faaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800faa4:	2301      	movs	r3, #1
 800faa6:	73fb      	strb	r3, [r7, #15]
 800faa8:	e001      	b.n	800faae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800faaa:	2300      	movs	r3, #0
 800faac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800faae:	7bfb      	ldrb	r3, [r7, #15]
}
 800fab0:	4618      	mov	r0, r3
 800fab2:	3714      	adds	r7, #20
 800fab4:	46bd      	mov	sp, r7
 800fab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faba:	4770      	bx	lr

0800fabc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800fabc:	b480      	push	{r7}
 800fabe:	b083      	sub	sp, #12
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
 800fac4:	460b      	mov	r3, r1
 800fac6:	807b      	strh	r3, [r7, #2]
 800fac8:	4613      	mov	r3, r2
 800faca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800facc:	787b      	ldrb	r3, [r7, #1]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d003      	beq.n	800fada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800fad2:	887a      	ldrh	r2, [r7, #2]
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800fad8:	e003      	b.n	800fae2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800fada:	887b      	ldrh	r3, [r7, #2]
 800fadc:	041a      	lsls	r2, r3, #16
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	619a      	str	r2, [r3, #24]
}
 800fae2:	bf00      	nop
 800fae4:	370c      	adds	r7, #12
 800fae6:	46bd      	mov	sp, r7
 800fae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faec:	4770      	bx	lr

0800faee <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800faee:	b480      	push	{r7}
 800faf0:	b083      	sub	sp, #12
 800faf2:	af00      	add	r7, sp, #0
 800faf4:	6078      	str	r0, [r7, #4]
 800faf6:	460b      	mov	r3, r1
 800faf8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	695a      	ldr	r2, [r3, #20]
 800fafe:	887b      	ldrh	r3, [r7, #2]
 800fb00:	4013      	ands	r3, r2
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d004      	beq.n	800fb10 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800fb06:	887b      	ldrh	r3, [r7, #2]
 800fb08:	041a      	lsls	r2, r3, #16
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800fb0e:	e002      	b.n	800fb16 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800fb10:	887a      	ldrh	r2, [r7, #2]
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	619a      	str	r2, [r3, #24]
}
 800fb16:	bf00      	nop
 800fb18:	370c      	adds	r7, #12
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb20:	4770      	bx	lr
	...

0800fb24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800fb24:	b580      	push	{r7, lr}
 800fb26:	b082      	sub	sp, #8
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	4603      	mov	r3, r0
 800fb2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800fb2e:	4b08      	ldr	r3, [pc, #32]	; (800fb50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800fb30:	695a      	ldr	r2, [r3, #20]
 800fb32:	88fb      	ldrh	r3, [r7, #6]
 800fb34:	4013      	ands	r3, r2
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d006      	beq.n	800fb48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800fb3a:	4a05      	ldr	r2, [pc, #20]	; (800fb50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800fb3c:	88fb      	ldrh	r3, [r7, #6]
 800fb3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800fb40:	88fb      	ldrh	r3, [r7, #6]
 800fb42:	4618      	mov	r0, r3
 800fb44:	f7fc fe30 	bl	800c7a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800fb48:	bf00      	nop
 800fb4a:	3708      	adds	r7, #8
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bd80      	pop	{r7, pc}
 800fb50:	40013c00 	.word	0x40013c00

0800fb54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b082      	sub	sp, #8
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d101      	bne.n	800fb66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800fb62:	2301      	movs	r3, #1
 800fb64:	e07f      	b.n	800fc66 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fb6c:	b2db      	uxtb	r3, r3
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d106      	bne.n	800fb80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	2200      	movs	r2, #0
 800fb76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f7fe fed6 	bl	800e92c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	2224      	movs	r2, #36	; 0x24
 800fb84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	681a      	ldr	r2, [r3, #0]
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	f022 0201 	bic.w	r2, r2, #1
 800fb96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	685a      	ldr	r2, [r3, #4]
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800fba4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	689a      	ldr	r2, [r3, #8]
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fbb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	68db      	ldr	r3, [r3, #12]
 800fbba:	2b01      	cmp	r3, #1
 800fbbc:	d107      	bne.n	800fbce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	689a      	ldr	r2, [r3, #8]
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fbca:	609a      	str	r2, [r3, #8]
 800fbcc:	e006      	b.n	800fbdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	689a      	ldr	r2, [r3, #8]
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800fbda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	68db      	ldr	r3, [r3, #12]
 800fbe0:	2b02      	cmp	r3, #2
 800fbe2:	d104      	bne.n	800fbee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fbec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	6859      	ldr	r1, [r3, #4]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	681a      	ldr	r2, [r3, #0]
 800fbf8:	4b1d      	ldr	r3, [pc, #116]	; (800fc70 <HAL_I2C_Init+0x11c>)
 800fbfa:	430b      	orrs	r3, r1
 800fbfc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	68da      	ldr	r2, [r3, #12]
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800fc0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	691a      	ldr	r2, [r3, #16]
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	695b      	ldr	r3, [r3, #20]
 800fc16:	ea42 0103 	orr.w	r1, r2, r3
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	699b      	ldr	r3, [r3, #24]
 800fc1e:	021a      	lsls	r2, r3, #8
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	430a      	orrs	r2, r1
 800fc26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	69d9      	ldr	r1, [r3, #28]
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	6a1a      	ldr	r2, [r3, #32]
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	430a      	orrs	r2, r1
 800fc36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	681a      	ldr	r2, [r3, #0]
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	f042 0201 	orr.w	r2, r2, #1
 800fc46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2220      	movs	r2, #32
 800fc52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	2200      	movs	r2, #0
 800fc60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800fc64:	2300      	movs	r3, #0
}
 800fc66:	4618      	mov	r0, r3
 800fc68:	3708      	adds	r7, #8
 800fc6a:	46bd      	mov	sp, r7
 800fc6c:	bd80      	pop	{r7, pc}
 800fc6e:	bf00      	nop
 800fc70:	02008000 	.word	0x02008000

0800fc74 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b088      	sub	sp, #32
 800fc78:	af02      	add	r7, sp, #8
 800fc7a:	60f8      	str	r0, [r7, #12]
 800fc7c:	4608      	mov	r0, r1
 800fc7e:	4611      	mov	r1, r2
 800fc80:	461a      	mov	r2, r3
 800fc82:	4603      	mov	r3, r0
 800fc84:	817b      	strh	r3, [r7, #10]
 800fc86:	460b      	mov	r3, r1
 800fc88:	813b      	strh	r3, [r7, #8]
 800fc8a:	4613      	mov	r3, r2
 800fc8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800fc94:	b2db      	uxtb	r3, r3
 800fc96:	2b20      	cmp	r3, #32
 800fc98:	f040 80fd 	bne.w	800fe96 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800fc9c:	6a3b      	ldr	r3, [r7, #32]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d002      	beq.n	800fca8 <HAL_I2C_Mem_Read+0x34>
 800fca2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d105      	bne.n	800fcb4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fcae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800fcb0:	2301      	movs	r3, #1
 800fcb2:	e0f1      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800fcba:	2b01      	cmp	r3, #1
 800fcbc:	d101      	bne.n	800fcc2 <HAL_I2C_Mem_Read+0x4e>
 800fcbe:	2302      	movs	r3, #2
 800fcc0:	e0ea      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	2201      	movs	r2, #1
 800fcc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800fcca:	f7ff f87f 	bl	800edcc <HAL_GetTick>
 800fcce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	9300      	str	r3, [sp, #0]
 800fcd4:	2319      	movs	r3, #25
 800fcd6:	2201      	movs	r2, #1
 800fcd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800fcdc:	68f8      	ldr	r0, [r7, #12]
 800fcde:	f000 f95b 	bl	800ff98 <I2C_WaitOnFlagUntilTimeout>
 800fce2:	4603      	mov	r3, r0
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d001      	beq.n	800fcec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800fce8:	2301      	movs	r3, #1
 800fcea:	e0d5      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	2222      	movs	r2, #34	; 0x22
 800fcf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	2240      	movs	r2, #64	; 0x40
 800fcf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	2200      	movs	r2, #0
 800fd00:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	6a3a      	ldr	r2, [r7, #32]
 800fd06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800fd0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	2200      	movs	r2, #0
 800fd12:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800fd14:	88f8      	ldrh	r0, [r7, #6]
 800fd16:	893a      	ldrh	r2, [r7, #8]
 800fd18:	8979      	ldrh	r1, [r7, #10]
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	9301      	str	r3, [sp, #4]
 800fd1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd20:	9300      	str	r3, [sp, #0]
 800fd22:	4603      	mov	r3, r0
 800fd24:	68f8      	ldr	r0, [r7, #12]
 800fd26:	f000 f8bf 	bl	800fea8 <I2C_RequestMemoryRead>
 800fd2a:	4603      	mov	r3, r0
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d005      	beq.n	800fd3c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	2200      	movs	r2, #0
 800fd34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	e0ad      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800fd3c:	68fb      	ldr	r3, [r7, #12]
 800fd3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fd40:	b29b      	uxth	r3, r3
 800fd42:	2bff      	cmp	r3, #255	; 0xff
 800fd44:	d90e      	bls.n	800fd64 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	22ff      	movs	r2, #255	; 0xff
 800fd4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fd50:	b2da      	uxtb	r2, r3
 800fd52:	8979      	ldrh	r1, [r7, #10]
 800fd54:	4b52      	ldr	r3, [pc, #328]	; (800fea0 <HAL_I2C_Mem_Read+0x22c>)
 800fd56:	9300      	str	r3, [sp, #0]
 800fd58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800fd5c:	68f8      	ldr	r0, [r7, #12]
 800fd5e:	f000 fa3d 	bl	80101dc <I2C_TransferConfig>
 800fd62:	e00f      	b.n	800fd84 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fd68:	b29a      	uxth	r2, r3
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fd72:	b2da      	uxtb	r2, r3
 800fd74:	8979      	ldrh	r1, [r7, #10]
 800fd76:	4b4a      	ldr	r3, [pc, #296]	; (800fea0 <HAL_I2C_Mem_Read+0x22c>)
 800fd78:	9300      	str	r3, [sp, #0]
 800fd7a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800fd7e:	68f8      	ldr	r0, [r7, #12]
 800fd80:	f000 fa2c 	bl	80101dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800fd84:	697b      	ldr	r3, [r7, #20]
 800fd86:	9300      	str	r3, [sp, #0]
 800fd88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	2104      	movs	r1, #4
 800fd8e:	68f8      	ldr	r0, [r7, #12]
 800fd90:	f000 f902 	bl	800ff98 <I2C_WaitOnFlagUntilTimeout>
 800fd94:	4603      	mov	r3, r0
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d001      	beq.n	800fd9e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	e07c      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fda8:	b2d2      	uxtb	r2, r2
 800fdaa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdb0:	1c5a      	adds	r2, r3, #1
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fdba:	3b01      	subs	r3, #1
 800fdbc:	b29a      	uxth	r2, r3
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fdc6:	b29b      	uxth	r3, r3
 800fdc8:	3b01      	subs	r3, #1
 800fdca:	b29a      	uxth	r2, r3
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fdd4:	b29b      	uxth	r3, r3
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d034      	beq.n	800fe44 <HAL_I2C_Mem_Read+0x1d0>
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d130      	bne.n	800fe44 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800fde2:	697b      	ldr	r3, [r7, #20]
 800fde4:	9300      	str	r3, [sp, #0]
 800fde6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fde8:	2200      	movs	r2, #0
 800fdea:	2180      	movs	r1, #128	; 0x80
 800fdec:	68f8      	ldr	r0, [r7, #12]
 800fdee:	f000 f8d3 	bl	800ff98 <I2C_WaitOnFlagUntilTimeout>
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d001      	beq.n	800fdfc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800fdf8:	2301      	movs	r3, #1
 800fdfa:	e04d      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe00:	b29b      	uxth	r3, r3
 800fe02:	2bff      	cmp	r3, #255	; 0xff
 800fe04:	d90e      	bls.n	800fe24 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	22ff      	movs	r2, #255	; 0xff
 800fe0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fe10:	b2da      	uxtb	r2, r3
 800fe12:	8979      	ldrh	r1, [r7, #10]
 800fe14:	2300      	movs	r3, #0
 800fe16:	9300      	str	r3, [sp, #0]
 800fe18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800fe1c:	68f8      	ldr	r0, [r7, #12]
 800fe1e:	f000 f9dd 	bl	80101dc <I2C_TransferConfig>
 800fe22:	e00f      	b.n	800fe44 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe28:	b29a      	uxth	r2, r3
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fe32:	b2da      	uxtb	r2, r3
 800fe34:	8979      	ldrh	r1, [r7, #10]
 800fe36:	2300      	movs	r3, #0
 800fe38:	9300      	str	r3, [sp, #0]
 800fe3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800fe3e:	68f8      	ldr	r0, [r7, #12]
 800fe40:	f000 f9cc 	bl	80101dc <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fe48:	b29b      	uxth	r3, r3
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d19a      	bne.n	800fd84 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800fe4e:	697a      	ldr	r2, [r7, #20]
 800fe50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800fe52:	68f8      	ldr	r0, [r7, #12]
 800fe54:	f000 f920 	bl	8010098 <I2C_WaitOnSTOPFlagUntilTimeout>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d001      	beq.n	800fe62 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800fe5e:	2301      	movs	r3, #1
 800fe60:	e01a      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	2220      	movs	r2, #32
 800fe68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	6859      	ldr	r1, [r3, #4]
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	681a      	ldr	r2, [r3, #0]
 800fe74:	4b0b      	ldr	r3, [pc, #44]	; (800fea4 <HAL_I2C_Mem_Read+0x230>)
 800fe76:	400b      	ands	r3, r1
 800fe78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	2220      	movs	r2, #32
 800fe7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	2200      	movs	r2, #0
 800fe86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800fe92:	2300      	movs	r3, #0
 800fe94:	e000      	b.n	800fe98 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800fe96:	2302      	movs	r3, #2
  }
}
 800fe98:	4618      	mov	r0, r3
 800fe9a:	3718      	adds	r7, #24
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	bd80      	pop	{r7, pc}
 800fea0:	80002400 	.word	0x80002400
 800fea4:	fe00e800 	.word	0xfe00e800

0800fea8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b086      	sub	sp, #24
 800feac:	af02      	add	r7, sp, #8
 800feae:	60f8      	str	r0, [r7, #12]
 800feb0:	4608      	mov	r0, r1
 800feb2:	4611      	mov	r1, r2
 800feb4:	461a      	mov	r2, r3
 800feb6:	4603      	mov	r3, r0
 800feb8:	817b      	strh	r3, [r7, #10]
 800feba:	460b      	mov	r3, r1
 800febc:	813b      	strh	r3, [r7, #8]
 800febe:	4613      	mov	r3, r2
 800fec0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800fec2:	88fb      	ldrh	r3, [r7, #6]
 800fec4:	b2da      	uxtb	r2, r3
 800fec6:	8979      	ldrh	r1, [r7, #10]
 800fec8:	4b20      	ldr	r3, [pc, #128]	; (800ff4c <I2C_RequestMemoryRead+0xa4>)
 800feca:	9300      	str	r3, [sp, #0]
 800fecc:	2300      	movs	r3, #0
 800fece:	68f8      	ldr	r0, [r7, #12]
 800fed0:	f000 f984 	bl	80101dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800fed4:	69fa      	ldr	r2, [r7, #28]
 800fed6:	69b9      	ldr	r1, [r7, #24]
 800fed8:	68f8      	ldr	r0, [r7, #12]
 800feda:	f000 f89d 	bl	8010018 <I2C_WaitOnTXISFlagUntilTimeout>
 800fede:	4603      	mov	r3, r0
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d001      	beq.n	800fee8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800fee4:	2301      	movs	r3, #1
 800fee6:	e02c      	b.n	800ff42 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800fee8:	88fb      	ldrh	r3, [r7, #6]
 800feea:	2b01      	cmp	r3, #1
 800feec:	d105      	bne.n	800fefa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800feee:	893b      	ldrh	r3, [r7, #8]
 800fef0:	b2da      	uxtb	r2, r3
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	629a      	str	r2, [r3, #40]	; 0x28
 800fef8:	e015      	b.n	800ff26 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800fefa:	893b      	ldrh	r3, [r7, #8]
 800fefc:	0a1b      	lsrs	r3, r3, #8
 800fefe:	b29b      	uxth	r3, r3
 800ff00:	b2da      	uxtb	r2, r3
 800ff02:	68fb      	ldr	r3, [r7, #12]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ff08:	69fa      	ldr	r2, [r7, #28]
 800ff0a:	69b9      	ldr	r1, [r7, #24]
 800ff0c:	68f8      	ldr	r0, [r7, #12]
 800ff0e:	f000 f883 	bl	8010018 <I2C_WaitOnTXISFlagUntilTimeout>
 800ff12:	4603      	mov	r3, r0
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d001      	beq.n	800ff1c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800ff18:	2301      	movs	r3, #1
 800ff1a:	e012      	b.n	800ff42 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800ff1c:	893b      	ldrh	r3, [r7, #8]
 800ff1e:	b2da      	uxtb	r2, r3
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800ff26:	69fb      	ldr	r3, [r7, #28]
 800ff28:	9300      	str	r3, [sp, #0]
 800ff2a:	69bb      	ldr	r3, [r7, #24]
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	2140      	movs	r1, #64	; 0x40
 800ff30:	68f8      	ldr	r0, [r7, #12]
 800ff32:	f000 f831 	bl	800ff98 <I2C_WaitOnFlagUntilTimeout>
 800ff36:	4603      	mov	r3, r0
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d001      	beq.n	800ff40 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800ff3c:	2301      	movs	r3, #1
 800ff3e:	e000      	b.n	800ff42 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800ff40:	2300      	movs	r3, #0
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	3710      	adds	r7, #16
 800ff46:	46bd      	mov	sp, r7
 800ff48:	bd80      	pop	{r7, pc}
 800ff4a:	bf00      	nop
 800ff4c:	80002000 	.word	0x80002000

0800ff50 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800ff50:	b480      	push	{r7}
 800ff52:	b083      	sub	sp, #12
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	699b      	ldr	r3, [r3, #24]
 800ff5e:	f003 0302 	and.w	r3, r3, #2
 800ff62:	2b02      	cmp	r3, #2
 800ff64:	d103      	bne.n	800ff6e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	699b      	ldr	r3, [r3, #24]
 800ff74:	f003 0301 	and.w	r3, r3, #1
 800ff78:	2b01      	cmp	r3, #1
 800ff7a:	d007      	beq.n	800ff8c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	699a      	ldr	r2, [r3, #24]
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	f042 0201 	orr.w	r2, r2, #1
 800ff8a:	619a      	str	r2, [r3, #24]
  }
}
 800ff8c:	bf00      	nop
 800ff8e:	370c      	adds	r7, #12
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr

0800ff98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b084      	sub	sp, #16
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	60f8      	str	r0, [r7, #12]
 800ffa0:	60b9      	str	r1, [r7, #8]
 800ffa2:	603b      	str	r3, [r7, #0]
 800ffa4:	4613      	mov	r3, r2
 800ffa6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ffa8:	e022      	b.n	800fff0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ffaa:	683b      	ldr	r3, [r7, #0]
 800ffac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffb0:	d01e      	beq.n	800fff0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ffb2:	f7fe ff0b 	bl	800edcc <HAL_GetTick>
 800ffb6:	4602      	mov	r2, r0
 800ffb8:	69bb      	ldr	r3, [r7, #24]
 800ffba:	1ad3      	subs	r3, r2, r3
 800ffbc:	683a      	ldr	r2, [r7, #0]
 800ffbe:	429a      	cmp	r2, r3
 800ffc0:	d302      	bcc.n	800ffc8 <I2C_WaitOnFlagUntilTimeout+0x30>
 800ffc2:	683b      	ldr	r3, [r7, #0]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d113      	bne.n	800fff0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ffcc:	f043 0220 	orr.w	r2, r3, #32
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	2220      	movs	r2, #32
 800ffd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	2200      	movs	r2, #0
 800ffe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	2200      	movs	r2, #0
 800ffe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800ffec:	2301      	movs	r3, #1
 800ffee:	e00f      	b.n	8010010 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800fff0:	68fb      	ldr	r3, [r7, #12]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	699a      	ldr	r2, [r3, #24]
 800fff6:	68bb      	ldr	r3, [r7, #8]
 800fff8:	4013      	ands	r3, r2
 800fffa:	68ba      	ldr	r2, [r7, #8]
 800fffc:	429a      	cmp	r2, r3
 800fffe:	bf0c      	ite	eq
 8010000:	2301      	moveq	r3, #1
 8010002:	2300      	movne	r3, #0
 8010004:	b2db      	uxtb	r3, r3
 8010006:	461a      	mov	r2, r3
 8010008:	79fb      	ldrb	r3, [r7, #7]
 801000a:	429a      	cmp	r2, r3
 801000c:	d0cd      	beq.n	800ffaa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801000e:	2300      	movs	r3, #0
}
 8010010:	4618      	mov	r0, r3
 8010012:	3710      	adds	r7, #16
 8010014:	46bd      	mov	sp, r7
 8010016:	bd80      	pop	{r7, pc}

08010018 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b084      	sub	sp, #16
 801001c:	af00      	add	r7, sp, #0
 801001e:	60f8      	str	r0, [r7, #12]
 8010020:	60b9      	str	r1, [r7, #8]
 8010022:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010024:	e02c      	b.n	8010080 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8010026:	687a      	ldr	r2, [r7, #4]
 8010028:	68b9      	ldr	r1, [r7, #8]
 801002a:	68f8      	ldr	r0, [r7, #12]
 801002c:	f000 f870 	bl	8010110 <I2C_IsAcknowledgeFailed>
 8010030:	4603      	mov	r3, r0
 8010032:	2b00      	cmp	r3, #0
 8010034:	d001      	beq.n	801003a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8010036:	2301      	movs	r3, #1
 8010038:	e02a      	b.n	8010090 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801003a:	68bb      	ldr	r3, [r7, #8]
 801003c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010040:	d01e      	beq.n	8010080 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010042:	f7fe fec3 	bl	800edcc <HAL_GetTick>
 8010046:	4602      	mov	r2, r0
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	1ad3      	subs	r3, r2, r3
 801004c:	68ba      	ldr	r2, [r7, #8]
 801004e:	429a      	cmp	r2, r3
 8010050:	d302      	bcc.n	8010058 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8010052:	68bb      	ldr	r3, [r7, #8]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d113      	bne.n	8010080 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801005c:	f043 0220 	orr.w	r2, r3, #32
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	2220      	movs	r2, #32
 8010068:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	2200      	movs	r2, #0
 8010070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	2200      	movs	r2, #0
 8010078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 801007c:	2301      	movs	r3, #1
 801007e:	e007      	b.n	8010090 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	699b      	ldr	r3, [r3, #24]
 8010086:	f003 0302 	and.w	r3, r3, #2
 801008a:	2b02      	cmp	r3, #2
 801008c:	d1cb      	bne.n	8010026 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 801008e:	2300      	movs	r3, #0
}
 8010090:	4618      	mov	r0, r3
 8010092:	3710      	adds	r7, #16
 8010094:	46bd      	mov	sp, r7
 8010096:	bd80      	pop	{r7, pc}

08010098 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b084      	sub	sp, #16
 801009c:	af00      	add	r7, sp, #0
 801009e:	60f8      	str	r0, [r7, #12]
 80100a0:	60b9      	str	r1, [r7, #8]
 80100a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80100a4:	e028      	b.n	80100f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80100a6:	687a      	ldr	r2, [r7, #4]
 80100a8:	68b9      	ldr	r1, [r7, #8]
 80100aa:	68f8      	ldr	r0, [r7, #12]
 80100ac:	f000 f830 	bl	8010110 <I2C_IsAcknowledgeFailed>
 80100b0:	4603      	mov	r3, r0
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d001      	beq.n	80100ba <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80100b6:	2301      	movs	r3, #1
 80100b8:	e026      	b.n	8010108 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80100ba:	f7fe fe87 	bl	800edcc <HAL_GetTick>
 80100be:	4602      	mov	r2, r0
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	1ad3      	subs	r3, r2, r3
 80100c4:	68ba      	ldr	r2, [r7, #8]
 80100c6:	429a      	cmp	r2, r3
 80100c8:	d302      	bcc.n	80100d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80100ca:	68bb      	ldr	r3, [r7, #8]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d113      	bne.n	80100f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100d4:	f043 0220 	orr.w	r2, r3, #32
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	2220      	movs	r2, #32
 80100e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80100e4:	68fb      	ldr	r3, [r7, #12]
 80100e6:	2200      	movs	r2, #0
 80100e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	2200      	movs	r2, #0
 80100f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80100f4:	2301      	movs	r3, #1
 80100f6:	e007      	b.n	8010108 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	699b      	ldr	r3, [r3, #24]
 80100fe:	f003 0320 	and.w	r3, r3, #32
 8010102:	2b20      	cmp	r3, #32
 8010104:	d1cf      	bne.n	80100a6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8010106:	2300      	movs	r3, #0
}
 8010108:	4618      	mov	r0, r3
 801010a:	3710      	adds	r7, #16
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}

08010110 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8010110:	b580      	push	{r7, lr}
 8010112:	b084      	sub	sp, #16
 8010114:	af00      	add	r7, sp, #0
 8010116:	60f8      	str	r0, [r7, #12]
 8010118:	60b9      	str	r1, [r7, #8]
 801011a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	699b      	ldr	r3, [r3, #24]
 8010122:	f003 0310 	and.w	r3, r3, #16
 8010126:	2b10      	cmp	r3, #16
 8010128:	d151      	bne.n	80101ce <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801012a:	e022      	b.n	8010172 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010132:	d01e      	beq.n	8010172 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010134:	f7fe fe4a 	bl	800edcc <HAL_GetTick>
 8010138:	4602      	mov	r2, r0
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	1ad3      	subs	r3, r2, r3
 801013e:	68ba      	ldr	r2, [r7, #8]
 8010140:	429a      	cmp	r2, r3
 8010142:	d302      	bcc.n	801014a <I2C_IsAcknowledgeFailed+0x3a>
 8010144:	68bb      	ldr	r3, [r7, #8]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d113      	bne.n	8010172 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801014e:	f043 0220 	orr.w	r2, r3, #32
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	2220      	movs	r2, #32
 801015a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2200      	movs	r2, #0
 8010162:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	2200      	movs	r2, #0
 801016a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 801016e:	2301      	movs	r3, #1
 8010170:	e02e      	b.n	80101d0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	699b      	ldr	r3, [r3, #24]
 8010178:	f003 0320 	and.w	r3, r3, #32
 801017c:	2b20      	cmp	r3, #32
 801017e:	d1d5      	bne.n	801012c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	2210      	movs	r2, #16
 8010186:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	2220      	movs	r2, #32
 801018e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8010190:	68f8      	ldr	r0, [r7, #12]
 8010192:	f7ff fedd 	bl	800ff50 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	6859      	ldr	r1, [r3, #4]
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	681a      	ldr	r2, [r3, #0]
 80101a0:	4b0d      	ldr	r3, [pc, #52]	; (80101d8 <I2C_IsAcknowledgeFailed+0xc8>)
 80101a2:	400b      	ands	r3, r1
 80101a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80101a6:	68fb      	ldr	r3, [r7, #12]
 80101a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80101aa:	f043 0204 	orr.w	r2, r3, #4
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	2220      	movs	r2, #32
 80101b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	2200      	movs	r2, #0
 80101be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	2200      	movs	r2, #0
 80101c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80101ca:	2301      	movs	r3, #1
 80101cc:	e000      	b.n	80101d0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80101ce:	2300      	movs	r3, #0
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	3710      	adds	r7, #16
 80101d4:	46bd      	mov	sp, r7
 80101d6:	bd80      	pop	{r7, pc}
 80101d8:	fe00e800 	.word	0xfe00e800

080101dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80101dc:	b480      	push	{r7}
 80101de:	b085      	sub	sp, #20
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	60f8      	str	r0, [r7, #12]
 80101e4:	607b      	str	r3, [r7, #4]
 80101e6:	460b      	mov	r3, r1
 80101e8:	817b      	strh	r3, [r7, #10]
 80101ea:	4613      	mov	r3, r2
 80101ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	685a      	ldr	r2, [r3, #4]
 80101f4:	69bb      	ldr	r3, [r7, #24]
 80101f6:	0d5b      	lsrs	r3, r3, #21
 80101f8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80101fc:	4b0d      	ldr	r3, [pc, #52]	; (8010234 <I2C_TransferConfig+0x58>)
 80101fe:	430b      	orrs	r3, r1
 8010200:	43db      	mvns	r3, r3
 8010202:	ea02 0103 	and.w	r1, r2, r3
 8010206:	897b      	ldrh	r3, [r7, #10]
 8010208:	f3c3 0209 	ubfx	r2, r3, #0, #10
 801020c:	7a7b      	ldrb	r3, [r7, #9]
 801020e:	041b      	lsls	r3, r3, #16
 8010210:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8010214:	431a      	orrs	r2, r3
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	431a      	orrs	r2, r3
 801021a:	69bb      	ldr	r3, [r7, #24]
 801021c:	431a      	orrs	r2, r3
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	430a      	orrs	r2, r1
 8010224:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8010226:	bf00      	nop
 8010228:	3714      	adds	r7, #20
 801022a:	46bd      	mov	sp, r7
 801022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010230:	4770      	bx	lr
 8010232:	bf00      	nop
 8010234:	03ff63ff 	.word	0x03ff63ff

08010238 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8010238:	b480      	push	{r7}
 801023a:	b083      	sub	sp, #12
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
 8010240:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010248:	b2db      	uxtb	r3, r3
 801024a:	2b20      	cmp	r3, #32
 801024c:	d138      	bne.n	80102c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010254:	2b01      	cmp	r3, #1
 8010256:	d101      	bne.n	801025c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8010258:	2302      	movs	r3, #2
 801025a:	e032      	b.n	80102c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2201      	movs	r2, #1
 8010260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	2224      	movs	r2, #36	; 0x24
 8010268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	681a      	ldr	r2, [r3, #0]
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f022 0201 	bic.w	r2, r2, #1
 801027a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	681a      	ldr	r2, [r3, #0]
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 801028a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	6819      	ldr	r1, [r3, #0]
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	683a      	ldr	r2, [r7, #0]
 8010298:	430a      	orrs	r2, r1
 801029a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	681a      	ldr	r2, [r3, #0]
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	f042 0201 	orr.w	r2, r2, #1
 80102aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	2220      	movs	r2, #32
 80102b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	2200      	movs	r2, #0
 80102b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80102bc:	2300      	movs	r3, #0
 80102be:	e000      	b.n	80102c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80102c0:	2302      	movs	r3, #2
  }
}
 80102c2:	4618      	mov	r0, r3
 80102c4:	370c      	adds	r7, #12
 80102c6:	46bd      	mov	sp, r7
 80102c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102cc:	4770      	bx	lr

080102ce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80102ce:	b480      	push	{r7}
 80102d0:	b085      	sub	sp, #20
 80102d2:	af00      	add	r7, sp, #0
 80102d4:	6078      	str	r0, [r7, #4]
 80102d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80102de:	b2db      	uxtb	r3, r3
 80102e0:	2b20      	cmp	r3, #32
 80102e2:	d139      	bne.n	8010358 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80102ea:	2b01      	cmp	r3, #1
 80102ec:	d101      	bne.n	80102f2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80102ee:	2302      	movs	r3, #2
 80102f0:	e033      	b.n	801035a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	2201      	movs	r2, #1
 80102f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	2224      	movs	r2, #36	; 0x24
 80102fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	681a      	ldr	r2, [r3, #0]
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	681b      	ldr	r3, [r3, #0]
 801030c:	f022 0201 	bic.w	r2, r2, #1
 8010310:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8010320:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8010322:	683b      	ldr	r3, [r7, #0]
 8010324:	021b      	lsls	r3, r3, #8
 8010326:	68fa      	ldr	r2, [r7, #12]
 8010328:	4313      	orrs	r3, r2
 801032a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	68fa      	ldr	r2, [r7, #12]
 8010332:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	681a      	ldr	r2, [r3, #0]
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	f042 0201 	orr.w	r2, r2, #1
 8010342:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2220      	movs	r2, #32
 8010348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2200      	movs	r2, #0
 8010350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8010354:	2300      	movs	r3, #0
 8010356:	e000      	b.n	801035a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8010358:	2302      	movs	r3, #2
  }
}
 801035a:	4618      	mov	r0, r3
 801035c:	3714      	adds	r7, #20
 801035e:	46bd      	mov	sp, r7
 8010360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010364:	4770      	bx	lr

08010366 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8010366:	b580      	push	{r7, lr}
 8010368:	b084      	sub	sp, #16
 801036a:	af00      	add	r7, sp, #0
 801036c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d101      	bne.n	8010378 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8010374:	2301      	movs	r3, #1
 8010376:	e038      	b.n	80103ea <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8010380:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	f245 5255 	movw	r2, #21845	; 0x5555
 801038a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	687a      	ldr	r2, [r7, #4]
 8010392:	6852      	ldr	r2, [r2, #4]
 8010394:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	687a      	ldr	r2, [r7, #4]
 801039c:	6892      	ldr	r2, [r2, #8]
 801039e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80103a0:	f7fe fd14 	bl	800edcc <HAL_GetTick>
 80103a4:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 80103a6:	e008      	b.n	80103ba <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80103a8:	f7fe fd10 	bl	800edcc <HAL_GetTick>
 80103ac:	4602      	mov	r2, r0
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	1ad3      	subs	r3, r2, r3
 80103b2:	2b30      	cmp	r3, #48	; 0x30
 80103b4:	d901      	bls.n	80103ba <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 80103b6:	2303      	movs	r3, #3
 80103b8:	e017      	b.n	80103ea <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	68db      	ldr	r3, [r3, #12]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d1f1      	bne.n	80103a8 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	691a      	ldr	r2, [r3, #16]
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	68db      	ldr	r3, [r3, #12]
 80103ce:	429a      	cmp	r2, r3
 80103d0:	d005      	beq.n	80103de <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	687a      	ldr	r2, [r7, #4]
 80103d8:	68d2      	ldr	r2, [r2, #12]
 80103da:	611a      	str	r2, [r3, #16]
 80103dc:	e004      	b.n	80103e8 <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80103e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80103e8:	2300      	movs	r3, #0
}
 80103ea:	4618      	mov	r0, r3
 80103ec:	3710      	adds	r7, #16
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd80      	pop	{r7, pc}

080103f2 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80103f2:	b480      	push	{r7}
 80103f4:	b083      	sub	sp, #12
 80103f6:	af00      	add	r7, sp, #0
 80103f8:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8010402:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8010404:	2300      	movs	r3, #0
}
 8010406:	4618      	mov	r0, r3
 8010408:	370c      	adds	r7, #12
 801040a:	46bd      	mov	sp, r7
 801040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010410:	4770      	bx	lr
	...

08010414 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b082      	sub	sp, #8
 8010418:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 801041a:	2300      	movs	r3, #0
 801041c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 801041e:	4b23      	ldr	r3, [pc, #140]	; (80104ac <HAL_PWREx_EnableOverDrive+0x98>)
 8010420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010422:	4a22      	ldr	r2, [pc, #136]	; (80104ac <HAL_PWREx_EnableOverDrive+0x98>)
 8010424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010428:	6413      	str	r3, [r2, #64]	; 0x40
 801042a:	4b20      	ldr	r3, [pc, #128]	; (80104ac <HAL_PWREx_EnableOverDrive+0x98>)
 801042c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801042e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010432:	603b      	str	r3, [r7, #0]
 8010434:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8010436:	4b1e      	ldr	r3, [pc, #120]	; (80104b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	4a1d      	ldr	r2, [pc, #116]	; (80104b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 801043c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010440:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8010442:	f7fe fcc3 	bl	800edcc <HAL_GetTick>
 8010446:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8010448:	e009      	b.n	801045e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 801044a:	f7fe fcbf 	bl	800edcc <HAL_GetTick>
 801044e:	4602      	mov	r2, r0
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	1ad3      	subs	r3, r2, r3
 8010454:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010458:	d901      	bls.n	801045e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 801045a:	2303      	movs	r3, #3
 801045c:	e022      	b.n	80104a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 801045e:	4b14      	ldr	r3, [pc, #80]	; (80104b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010460:	685b      	ldr	r3, [r3, #4]
 8010462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010466:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801046a:	d1ee      	bne.n	801044a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 801046c:	4b10      	ldr	r3, [pc, #64]	; (80104b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	4a0f      	ldr	r2, [pc, #60]	; (80104b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010472:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010476:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8010478:	f7fe fca8 	bl	800edcc <HAL_GetTick>
 801047c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 801047e:	e009      	b.n	8010494 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8010480:	f7fe fca4 	bl	800edcc <HAL_GetTick>
 8010484:	4602      	mov	r2, r0
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	1ad3      	subs	r3, r2, r3
 801048a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801048e:	d901      	bls.n	8010494 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8010490:	2303      	movs	r3, #3
 8010492:	e007      	b.n	80104a4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8010494:	4b06      	ldr	r3, [pc, #24]	; (80104b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8010496:	685b      	ldr	r3, [r3, #4]
 8010498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801049c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80104a0:	d1ee      	bne.n	8010480 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80104a2:	2300      	movs	r3, #0
}
 80104a4:	4618      	mov	r0, r3
 80104a6:	3708      	adds	r7, #8
 80104a8:	46bd      	mov	sp, r7
 80104aa:	bd80      	pop	{r7, pc}
 80104ac:	40023800 	.word	0x40023800
 80104b0:	40007000 	.word	0x40007000

080104b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b086      	sub	sp, #24
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80104bc:	2300      	movs	r3, #0
 80104be:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d101      	bne.n	80104ca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80104c6:	2301      	movs	r3, #1
 80104c8:	e29b      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	f003 0301 	and.w	r3, r3, #1
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	f000 8087 	beq.w	80105e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80104d8:	4b96      	ldr	r3, [pc, #600]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80104da:	689b      	ldr	r3, [r3, #8]
 80104dc:	f003 030c 	and.w	r3, r3, #12
 80104e0:	2b04      	cmp	r3, #4
 80104e2:	d00c      	beq.n	80104fe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80104e4:	4b93      	ldr	r3, [pc, #588]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80104e6:	689b      	ldr	r3, [r3, #8]
 80104e8:	f003 030c 	and.w	r3, r3, #12
 80104ec:	2b08      	cmp	r3, #8
 80104ee:	d112      	bne.n	8010516 <HAL_RCC_OscConfig+0x62>
 80104f0:	4b90      	ldr	r3, [pc, #576]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80104f2:	685b      	ldr	r3, [r3, #4]
 80104f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80104f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80104fc:	d10b      	bne.n	8010516 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80104fe:	4b8d      	ldr	r3, [pc, #564]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010506:	2b00      	cmp	r3, #0
 8010508:	d06c      	beq.n	80105e4 <HAL_RCC_OscConfig+0x130>
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	685b      	ldr	r3, [r3, #4]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d168      	bne.n	80105e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8010512:	2301      	movs	r3, #1
 8010514:	e275      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	685b      	ldr	r3, [r3, #4]
 801051a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801051e:	d106      	bne.n	801052e <HAL_RCC_OscConfig+0x7a>
 8010520:	4b84      	ldr	r3, [pc, #528]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	4a83      	ldr	r2, [pc, #524]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010526:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801052a:	6013      	str	r3, [r2, #0]
 801052c:	e02e      	b.n	801058c <HAL_RCC_OscConfig+0xd8>
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	685b      	ldr	r3, [r3, #4]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d10c      	bne.n	8010550 <HAL_RCC_OscConfig+0x9c>
 8010536:	4b7f      	ldr	r3, [pc, #508]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	4a7e      	ldr	r2, [pc, #504]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801053c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010540:	6013      	str	r3, [r2, #0]
 8010542:	4b7c      	ldr	r3, [pc, #496]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	4a7b      	ldr	r2, [pc, #492]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010548:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801054c:	6013      	str	r3, [r2, #0]
 801054e:	e01d      	b.n	801058c <HAL_RCC_OscConfig+0xd8>
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	685b      	ldr	r3, [r3, #4]
 8010554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010558:	d10c      	bne.n	8010574 <HAL_RCC_OscConfig+0xc0>
 801055a:	4b76      	ldr	r3, [pc, #472]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	4a75      	ldr	r2, [pc, #468]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010560:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010564:	6013      	str	r3, [r2, #0]
 8010566:	4b73      	ldr	r3, [pc, #460]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	4a72      	ldr	r2, [pc, #456]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801056c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010570:	6013      	str	r3, [r2, #0]
 8010572:	e00b      	b.n	801058c <HAL_RCC_OscConfig+0xd8>
 8010574:	4b6f      	ldr	r3, [pc, #444]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	4a6e      	ldr	r2, [pc, #440]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801057a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801057e:	6013      	str	r3, [r2, #0]
 8010580:	4b6c      	ldr	r3, [pc, #432]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	4a6b      	ldr	r2, [pc, #428]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010586:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801058a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	685b      	ldr	r3, [r3, #4]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d013      	beq.n	80105bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010594:	f7fe fc1a 	bl	800edcc <HAL_GetTick>
 8010598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801059a:	e008      	b.n	80105ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801059c:	f7fe fc16 	bl	800edcc <HAL_GetTick>
 80105a0:	4602      	mov	r2, r0
 80105a2:	693b      	ldr	r3, [r7, #16]
 80105a4:	1ad3      	subs	r3, r2, r3
 80105a6:	2b64      	cmp	r3, #100	; 0x64
 80105a8:	d901      	bls.n	80105ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80105aa:	2303      	movs	r3, #3
 80105ac:	e229      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80105ae:	4b61      	ldr	r3, [pc, #388]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d0f0      	beq.n	801059c <HAL_RCC_OscConfig+0xe8>
 80105ba:	e014      	b.n	80105e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80105bc:	f7fe fc06 	bl	800edcc <HAL_GetTick>
 80105c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80105c2:	e008      	b.n	80105d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80105c4:	f7fe fc02 	bl	800edcc <HAL_GetTick>
 80105c8:	4602      	mov	r2, r0
 80105ca:	693b      	ldr	r3, [r7, #16]
 80105cc:	1ad3      	subs	r3, r2, r3
 80105ce:	2b64      	cmp	r3, #100	; 0x64
 80105d0:	d901      	bls.n	80105d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80105d2:	2303      	movs	r3, #3
 80105d4:	e215      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80105d6:	4b57      	ldr	r3, [pc, #348]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d1f0      	bne.n	80105c4 <HAL_RCC_OscConfig+0x110>
 80105e2:	e000      	b.n	80105e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80105e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	f003 0302 	and.w	r3, r3, #2
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d069      	beq.n	80106c6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80105f2:	4b50      	ldr	r3, [pc, #320]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80105f4:	689b      	ldr	r3, [r3, #8]
 80105f6:	f003 030c 	and.w	r3, r3, #12
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d00b      	beq.n	8010616 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80105fe:	4b4d      	ldr	r3, [pc, #308]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010600:	689b      	ldr	r3, [r3, #8]
 8010602:	f003 030c 	and.w	r3, r3, #12
 8010606:	2b08      	cmp	r3, #8
 8010608:	d11c      	bne.n	8010644 <HAL_RCC_OscConfig+0x190>
 801060a:	4b4a      	ldr	r3, [pc, #296]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801060c:	685b      	ldr	r3, [r3, #4]
 801060e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010612:	2b00      	cmp	r3, #0
 8010614:	d116      	bne.n	8010644 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010616:	4b47      	ldr	r3, [pc, #284]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	f003 0302 	and.w	r3, r3, #2
 801061e:	2b00      	cmp	r3, #0
 8010620:	d005      	beq.n	801062e <HAL_RCC_OscConfig+0x17a>
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	68db      	ldr	r3, [r3, #12]
 8010626:	2b01      	cmp	r3, #1
 8010628:	d001      	beq.n	801062e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 801062a:	2301      	movs	r3, #1
 801062c:	e1e9      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801062e:	4b41      	ldr	r3, [pc, #260]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	691b      	ldr	r3, [r3, #16]
 801063a:	00db      	lsls	r3, r3, #3
 801063c:	493d      	ldr	r1, [pc, #244]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801063e:	4313      	orrs	r3, r2
 8010640:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8010642:	e040      	b.n	80106c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	68db      	ldr	r3, [r3, #12]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d023      	beq.n	8010694 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801064c:	4b39      	ldr	r3, [pc, #228]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	4a38      	ldr	r2, [pc, #224]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010652:	f043 0301 	orr.w	r3, r3, #1
 8010656:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010658:	f7fe fbb8 	bl	800edcc <HAL_GetTick>
 801065c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801065e:	e008      	b.n	8010672 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010660:	f7fe fbb4 	bl	800edcc <HAL_GetTick>
 8010664:	4602      	mov	r2, r0
 8010666:	693b      	ldr	r3, [r7, #16]
 8010668:	1ad3      	subs	r3, r2, r3
 801066a:	2b02      	cmp	r3, #2
 801066c:	d901      	bls.n	8010672 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 801066e:	2303      	movs	r3, #3
 8010670:	e1c7      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010672:	4b30      	ldr	r3, [pc, #192]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	f003 0302 	and.w	r3, r3, #2
 801067a:	2b00      	cmp	r3, #0
 801067c:	d0f0      	beq.n	8010660 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801067e:	4b2d      	ldr	r3, [pc, #180]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	691b      	ldr	r3, [r3, #16]
 801068a:	00db      	lsls	r3, r3, #3
 801068c:	4929      	ldr	r1, [pc, #164]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801068e:	4313      	orrs	r3, r2
 8010690:	600b      	str	r3, [r1, #0]
 8010692:	e018      	b.n	80106c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8010694:	4b27      	ldr	r3, [pc, #156]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	4a26      	ldr	r2, [pc, #152]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 801069a:	f023 0301 	bic.w	r3, r3, #1
 801069e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80106a0:	f7fe fb94 	bl	800edcc <HAL_GetTick>
 80106a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80106a6:	e008      	b.n	80106ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80106a8:	f7fe fb90 	bl	800edcc <HAL_GetTick>
 80106ac:	4602      	mov	r2, r0
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	1ad3      	subs	r3, r2, r3
 80106b2:	2b02      	cmp	r3, #2
 80106b4:	d901      	bls.n	80106ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80106b6:	2303      	movs	r3, #3
 80106b8:	e1a3      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80106ba:	4b1e      	ldr	r3, [pc, #120]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	f003 0302 	and.w	r3, r3, #2
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d1f0      	bne.n	80106a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	f003 0308 	and.w	r3, r3, #8
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d038      	beq.n	8010744 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	695b      	ldr	r3, [r3, #20]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d019      	beq.n	801070e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80106da:	4b16      	ldr	r3, [pc, #88]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80106dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80106de:	4a15      	ldr	r2, [pc, #84]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 80106e0:	f043 0301 	orr.w	r3, r3, #1
 80106e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80106e6:	f7fe fb71 	bl	800edcc <HAL_GetTick>
 80106ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80106ec:	e008      	b.n	8010700 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80106ee:	f7fe fb6d 	bl	800edcc <HAL_GetTick>
 80106f2:	4602      	mov	r2, r0
 80106f4:	693b      	ldr	r3, [r7, #16]
 80106f6:	1ad3      	subs	r3, r2, r3
 80106f8:	2b02      	cmp	r3, #2
 80106fa:	d901      	bls.n	8010700 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80106fc:	2303      	movs	r3, #3
 80106fe:	e180      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010700:	4b0c      	ldr	r3, [pc, #48]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010704:	f003 0302 	and.w	r3, r3, #2
 8010708:	2b00      	cmp	r3, #0
 801070a:	d0f0      	beq.n	80106ee <HAL_RCC_OscConfig+0x23a>
 801070c:	e01a      	b.n	8010744 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801070e:	4b09      	ldr	r3, [pc, #36]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010712:	4a08      	ldr	r2, [pc, #32]	; (8010734 <HAL_RCC_OscConfig+0x280>)
 8010714:	f023 0301 	bic.w	r3, r3, #1
 8010718:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801071a:	f7fe fb57 	bl	800edcc <HAL_GetTick>
 801071e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010720:	e00a      	b.n	8010738 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010722:	f7fe fb53 	bl	800edcc <HAL_GetTick>
 8010726:	4602      	mov	r2, r0
 8010728:	693b      	ldr	r3, [r7, #16]
 801072a:	1ad3      	subs	r3, r2, r3
 801072c:	2b02      	cmp	r3, #2
 801072e:	d903      	bls.n	8010738 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8010730:	2303      	movs	r3, #3
 8010732:	e166      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
 8010734:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010738:	4b92      	ldr	r3, [pc, #584]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 801073a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801073c:	f003 0302 	and.w	r3, r3, #2
 8010740:	2b00      	cmp	r3, #0
 8010742:	d1ee      	bne.n	8010722 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	f003 0304 	and.w	r3, r3, #4
 801074c:	2b00      	cmp	r3, #0
 801074e:	f000 80a4 	beq.w	801089a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8010752:	4b8c      	ldr	r3, [pc, #560]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801075a:	2b00      	cmp	r3, #0
 801075c:	d10d      	bne.n	801077a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 801075e:	4b89      	ldr	r3, [pc, #548]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010762:	4a88      	ldr	r2, [pc, #544]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010768:	6413      	str	r3, [r2, #64]	; 0x40
 801076a:	4b86      	ldr	r3, [pc, #536]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 801076c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801076e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010772:	60bb      	str	r3, [r7, #8]
 8010774:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010776:	2301      	movs	r3, #1
 8010778:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801077a:	4b83      	ldr	r3, [pc, #524]	; (8010988 <HAL_RCC_OscConfig+0x4d4>)
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010782:	2b00      	cmp	r3, #0
 8010784:	d118      	bne.n	80107b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8010786:	4b80      	ldr	r3, [pc, #512]	; (8010988 <HAL_RCC_OscConfig+0x4d4>)
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	4a7f      	ldr	r2, [pc, #508]	; (8010988 <HAL_RCC_OscConfig+0x4d4>)
 801078c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8010792:	f7fe fb1b 	bl	800edcc <HAL_GetTick>
 8010796:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010798:	e008      	b.n	80107ac <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801079a:	f7fe fb17 	bl	800edcc <HAL_GetTick>
 801079e:	4602      	mov	r2, r0
 80107a0:	693b      	ldr	r3, [r7, #16]
 80107a2:	1ad3      	subs	r3, r2, r3
 80107a4:	2b64      	cmp	r3, #100	; 0x64
 80107a6:	d901      	bls.n	80107ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80107a8:	2303      	movs	r3, #3
 80107aa:	e12a      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80107ac:	4b76      	ldr	r3, [pc, #472]	; (8010988 <HAL_RCC_OscConfig+0x4d4>)
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d0f0      	beq.n	801079a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	689b      	ldr	r3, [r3, #8]
 80107bc:	2b01      	cmp	r3, #1
 80107be:	d106      	bne.n	80107ce <HAL_RCC_OscConfig+0x31a>
 80107c0:	4b70      	ldr	r3, [pc, #448]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107c4:	4a6f      	ldr	r2, [pc, #444]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107c6:	f043 0301 	orr.w	r3, r3, #1
 80107ca:	6713      	str	r3, [r2, #112]	; 0x70
 80107cc:	e02d      	b.n	801082a <HAL_RCC_OscConfig+0x376>
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	689b      	ldr	r3, [r3, #8]
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d10c      	bne.n	80107f0 <HAL_RCC_OscConfig+0x33c>
 80107d6:	4b6b      	ldr	r3, [pc, #428]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107da:	4a6a      	ldr	r2, [pc, #424]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107dc:	f023 0301 	bic.w	r3, r3, #1
 80107e0:	6713      	str	r3, [r2, #112]	; 0x70
 80107e2:	4b68      	ldr	r3, [pc, #416]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107e6:	4a67      	ldr	r2, [pc, #412]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107e8:	f023 0304 	bic.w	r3, r3, #4
 80107ec:	6713      	str	r3, [r2, #112]	; 0x70
 80107ee:	e01c      	b.n	801082a <HAL_RCC_OscConfig+0x376>
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	689b      	ldr	r3, [r3, #8]
 80107f4:	2b05      	cmp	r3, #5
 80107f6:	d10c      	bne.n	8010812 <HAL_RCC_OscConfig+0x35e>
 80107f8:	4b62      	ldr	r3, [pc, #392]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107fc:	4a61      	ldr	r2, [pc, #388]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80107fe:	f043 0304 	orr.w	r3, r3, #4
 8010802:	6713      	str	r3, [r2, #112]	; 0x70
 8010804:	4b5f      	ldr	r3, [pc, #380]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010808:	4a5e      	ldr	r2, [pc, #376]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 801080a:	f043 0301 	orr.w	r3, r3, #1
 801080e:	6713      	str	r3, [r2, #112]	; 0x70
 8010810:	e00b      	b.n	801082a <HAL_RCC_OscConfig+0x376>
 8010812:	4b5c      	ldr	r3, [pc, #368]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010816:	4a5b      	ldr	r2, [pc, #364]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010818:	f023 0301 	bic.w	r3, r3, #1
 801081c:	6713      	str	r3, [r2, #112]	; 0x70
 801081e:	4b59      	ldr	r3, [pc, #356]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010822:	4a58      	ldr	r2, [pc, #352]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010824:	f023 0304 	bic.w	r3, r3, #4
 8010828:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	689b      	ldr	r3, [r3, #8]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d015      	beq.n	801085e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010832:	f7fe facb 	bl	800edcc <HAL_GetTick>
 8010836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010838:	e00a      	b.n	8010850 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801083a:	f7fe fac7 	bl	800edcc <HAL_GetTick>
 801083e:	4602      	mov	r2, r0
 8010840:	693b      	ldr	r3, [r7, #16]
 8010842:	1ad3      	subs	r3, r2, r3
 8010844:	f241 3288 	movw	r2, #5000	; 0x1388
 8010848:	4293      	cmp	r3, r2
 801084a:	d901      	bls.n	8010850 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 801084c:	2303      	movs	r3, #3
 801084e:	e0d8      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010850:	4b4c      	ldr	r3, [pc, #304]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010854:	f003 0302 	and.w	r3, r3, #2
 8010858:	2b00      	cmp	r3, #0
 801085a:	d0ee      	beq.n	801083a <HAL_RCC_OscConfig+0x386>
 801085c:	e014      	b.n	8010888 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801085e:	f7fe fab5 	bl	800edcc <HAL_GetTick>
 8010862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010864:	e00a      	b.n	801087c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010866:	f7fe fab1 	bl	800edcc <HAL_GetTick>
 801086a:	4602      	mov	r2, r0
 801086c:	693b      	ldr	r3, [r7, #16]
 801086e:	1ad3      	subs	r3, r2, r3
 8010870:	f241 3288 	movw	r2, #5000	; 0x1388
 8010874:	4293      	cmp	r3, r2
 8010876:	d901      	bls.n	801087c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8010878:	2303      	movs	r3, #3
 801087a:	e0c2      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801087c:	4b41      	ldr	r3, [pc, #260]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 801087e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010880:	f003 0302 	and.w	r3, r3, #2
 8010884:	2b00      	cmp	r3, #0
 8010886:	d1ee      	bne.n	8010866 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8010888:	7dfb      	ldrb	r3, [r7, #23]
 801088a:	2b01      	cmp	r3, #1
 801088c:	d105      	bne.n	801089a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801088e:	4b3d      	ldr	r3, [pc, #244]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010892:	4a3c      	ldr	r2, [pc, #240]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010894:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010898:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	699b      	ldr	r3, [r3, #24]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	f000 80ae 	beq.w	8010a00 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80108a4:	4b37      	ldr	r3, [pc, #220]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80108a6:	689b      	ldr	r3, [r3, #8]
 80108a8:	f003 030c 	and.w	r3, r3, #12
 80108ac:	2b08      	cmp	r3, #8
 80108ae:	d06d      	beq.n	801098c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	699b      	ldr	r3, [r3, #24]
 80108b4:	2b02      	cmp	r3, #2
 80108b6:	d14b      	bne.n	8010950 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80108b8:	4b32      	ldr	r3, [pc, #200]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	4a31      	ldr	r2, [pc, #196]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80108be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80108c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80108c4:	f7fe fa82 	bl	800edcc <HAL_GetTick>
 80108c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80108ca:	e008      	b.n	80108de <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80108cc:	f7fe fa7e 	bl	800edcc <HAL_GetTick>
 80108d0:	4602      	mov	r2, r0
 80108d2:	693b      	ldr	r3, [r7, #16]
 80108d4:	1ad3      	subs	r3, r2, r3
 80108d6:	2b02      	cmp	r3, #2
 80108d8:	d901      	bls.n	80108de <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80108da:	2303      	movs	r3, #3
 80108dc:	e091      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80108de:	4b29      	ldr	r3, [pc, #164]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d1f0      	bne.n	80108cc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	69da      	ldr	r2, [r3, #28]
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	6a1b      	ldr	r3, [r3, #32]
 80108f2:	431a      	orrs	r2, r3
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80108f8:	019b      	lsls	r3, r3, #6
 80108fa:	431a      	orrs	r2, r3
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010900:	085b      	lsrs	r3, r3, #1
 8010902:	3b01      	subs	r3, #1
 8010904:	041b      	lsls	r3, r3, #16
 8010906:	431a      	orrs	r2, r3
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801090c:	061b      	lsls	r3, r3, #24
 801090e:	431a      	orrs	r2, r3
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010914:	071b      	lsls	r3, r3, #28
 8010916:	491b      	ldr	r1, [pc, #108]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010918:	4313      	orrs	r3, r2
 801091a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801091c:	4b19      	ldr	r3, [pc, #100]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	4a18      	ldr	r2, [pc, #96]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010922:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010928:	f7fe fa50 	bl	800edcc <HAL_GetTick>
 801092c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801092e:	e008      	b.n	8010942 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010930:	f7fe fa4c 	bl	800edcc <HAL_GetTick>
 8010934:	4602      	mov	r2, r0
 8010936:	693b      	ldr	r3, [r7, #16]
 8010938:	1ad3      	subs	r3, r2, r3
 801093a:	2b02      	cmp	r3, #2
 801093c:	d901      	bls.n	8010942 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 801093e:	2303      	movs	r3, #3
 8010940:	e05f      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010942:	4b10      	ldr	r3, [pc, #64]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801094a:	2b00      	cmp	r3, #0
 801094c:	d0f0      	beq.n	8010930 <HAL_RCC_OscConfig+0x47c>
 801094e:	e057      	b.n	8010a00 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010950:	4b0c      	ldr	r3, [pc, #48]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	4a0b      	ldr	r2, [pc, #44]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010956:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801095a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801095c:	f7fe fa36 	bl	800edcc <HAL_GetTick>
 8010960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010962:	e008      	b.n	8010976 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010964:	f7fe fa32 	bl	800edcc <HAL_GetTick>
 8010968:	4602      	mov	r2, r0
 801096a:	693b      	ldr	r3, [r7, #16]
 801096c:	1ad3      	subs	r3, r2, r3
 801096e:	2b02      	cmp	r3, #2
 8010970:	d901      	bls.n	8010976 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8010972:	2303      	movs	r3, #3
 8010974:	e045      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010976:	4b03      	ldr	r3, [pc, #12]	; (8010984 <HAL_RCC_OscConfig+0x4d0>)
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801097e:	2b00      	cmp	r3, #0
 8010980:	d1f0      	bne.n	8010964 <HAL_RCC_OscConfig+0x4b0>
 8010982:	e03d      	b.n	8010a00 <HAL_RCC_OscConfig+0x54c>
 8010984:	40023800 	.word	0x40023800
 8010988:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 801098c:	4b1f      	ldr	r3, [pc, #124]	; (8010a0c <HAL_RCC_OscConfig+0x558>)
 801098e:	685b      	ldr	r3, [r3, #4]
 8010990:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	699b      	ldr	r3, [r3, #24]
 8010996:	2b01      	cmp	r3, #1
 8010998:	d030      	beq.n	80109fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80109a4:	429a      	cmp	r2, r3
 80109a6:	d129      	bne.n	80109fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80109b2:	429a      	cmp	r2, r3
 80109b4:	d122      	bne.n	80109fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80109b6:	68fa      	ldr	r2, [r7, #12]
 80109b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80109bc:	4013      	ands	r3, r2
 80109be:	687a      	ldr	r2, [r7, #4]
 80109c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80109c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80109c4:	4293      	cmp	r3, r2
 80109c6:	d119      	bne.n	80109fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80109d2:	085b      	lsrs	r3, r3, #1
 80109d4:	3b01      	subs	r3, #1
 80109d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80109d8:	429a      	cmp	r2, r3
 80109da:	d10f      	bne.n	80109fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80109e8:	429a      	cmp	r2, r3
 80109ea:	d107      	bne.n	80109fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109f6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80109f8:	429a      	cmp	r2, r3
 80109fa:	d001      	beq.n	8010a00 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80109fc:	2301      	movs	r3, #1
 80109fe:	e000      	b.n	8010a02 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8010a00:	2300      	movs	r3, #0
}
 8010a02:	4618      	mov	r0, r3
 8010a04:	3718      	adds	r7, #24
 8010a06:	46bd      	mov	sp, r7
 8010a08:	bd80      	pop	{r7, pc}
 8010a0a:	bf00      	nop
 8010a0c:	40023800 	.word	0x40023800

08010a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b084      	sub	sp, #16
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	6078      	str	r0, [r7, #4]
 8010a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d101      	bne.n	8010a28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8010a24:	2301      	movs	r3, #1
 8010a26:	e0d0      	b.n	8010bca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010a28:	4b6a      	ldr	r3, [pc, #424]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	f003 030f 	and.w	r3, r3, #15
 8010a30:	683a      	ldr	r2, [r7, #0]
 8010a32:	429a      	cmp	r2, r3
 8010a34:	d910      	bls.n	8010a58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010a36:	4b67      	ldr	r3, [pc, #412]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	f023 020f 	bic.w	r2, r3, #15
 8010a3e:	4965      	ldr	r1, [pc, #404]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010a40:	683b      	ldr	r3, [r7, #0]
 8010a42:	4313      	orrs	r3, r2
 8010a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8010a46:	4b63      	ldr	r3, [pc, #396]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	f003 030f 	and.w	r3, r3, #15
 8010a4e:	683a      	ldr	r2, [r7, #0]
 8010a50:	429a      	cmp	r2, r3
 8010a52:	d001      	beq.n	8010a58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8010a54:	2301      	movs	r3, #1
 8010a56:	e0b8      	b.n	8010bca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	f003 0302 	and.w	r3, r3, #2
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d020      	beq.n	8010aa6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	f003 0304 	and.w	r3, r3, #4
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d005      	beq.n	8010a7c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010a70:	4b59      	ldr	r3, [pc, #356]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010a72:	689b      	ldr	r3, [r3, #8]
 8010a74:	4a58      	ldr	r2, [pc, #352]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010a76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8010a7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	681b      	ldr	r3, [r3, #0]
 8010a80:	f003 0308 	and.w	r3, r3, #8
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d005      	beq.n	8010a94 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010a88:	4b53      	ldr	r3, [pc, #332]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010a8a:	689b      	ldr	r3, [r3, #8]
 8010a8c:	4a52      	ldr	r2, [pc, #328]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010a8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8010a92:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010a94:	4b50      	ldr	r3, [pc, #320]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010a96:	689b      	ldr	r3, [r3, #8]
 8010a98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	689b      	ldr	r3, [r3, #8]
 8010aa0:	494d      	ldr	r1, [pc, #308]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010aa2:	4313      	orrs	r3, r2
 8010aa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	f003 0301 	and.w	r3, r3, #1
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d040      	beq.n	8010b34 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	685b      	ldr	r3, [r3, #4]
 8010ab6:	2b01      	cmp	r3, #1
 8010ab8:	d107      	bne.n	8010aca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010aba:	4b47      	ldr	r3, [pc, #284]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d115      	bne.n	8010af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8010ac6:	2301      	movs	r3, #1
 8010ac8:	e07f      	b.n	8010bca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	685b      	ldr	r3, [r3, #4]
 8010ace:	2b02      	cmp	r3, #2
 8010ad0:	d107      	bne.n	8010ae2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010ad2:	4b41      	ldr	r3, [pc, #260]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d109      	bne.n	8010af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8010ade:	2301      	movs	r3, #1
 8010ae0:	e073      	b.n	8010bca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010ae2:	4b3d      	ldr	r3, [pc, #244]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	f003 0302 	and.w	r3, r3, #2
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d101      	bne.n	8010af2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8010aee:	2301      	movs	r3, #1
 8010af0:	e06b      	b.n	8010bca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8010af2:	4b39      	ldr	r3, [pc, #228]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010af4:	689b      	ldr	r3, [r3, #8]
 8010af6:	f023 0203 	bic.w	r2, r3, #3
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	685b      	ldr	r3, [r3, #4]
 8010afe:	4936      	ldr	r1, [pc, #216]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010b00:	4313      	orrs	r3, r2
 8010b02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010b04:	f7fe f962 	bl	800edcc <HAL_GetTick>
 8010b08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010b0a:	e00a      	b.n	8010b22 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010b0c:	f7fe f95e 	bl	800edcc <HAL_GetTick>
 8010b10:	4602      	mov	r2, r0
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	1ad3      	subs	r3, r2, r3
 8010b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8010b1a:	4293      	cmp	r3, r2
 8010b1c:	d901      	bls.n	8010b22 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8010b1e:	2303      	movs	r3, #3
 8010b20:	e053      	b.n	8010bca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010b22:	4b2d      	ldr	r3, [pc, #180]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010b24:	689b      	ldr	r3, [r3, #8]
 8010b26:	f003 020c 	and.w	r2, r3, #12
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	685b      	ldr	r3, [r3, #4]
 8010b2e:	009b      	lsls	r3, r3, #2
 8010b30:	429a      	cmp	r2, r3
 8010b32:	d1eb      	bne.n	8010b0c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010b34:	4b27      	ldr	r3, [pc, #156]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	f003 030f 	and.w	r3, r3, #15
 8010b3c:	683a      	ldr	r2, [r7, #0]
 8010b3e:	429a      	cmp	r2, r3
 8010b40:	d210      	bcs.n	8010b64 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010b42:	4b24      	ldr	r3, [pc, #144]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	f023 020f 	bic.w	r2, r3, #15
 8010b4a:	4922      	ldr	r1, [pc, #136]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010b4c:	683b      	ldr	r3, [r7, #0]
 8010b4e:	4313      	orrs	r3, r2
 8010b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8010b52:	4b20      	ldr	r3, [pc, #128]	; (8010bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	f003 030f 	and.w	r3, r3, #15
 8010b5a:	683a      	ldr	r2, [r7, #0]
 8010b5c:	429a      	cmp	r2, r3
 8010b5e:	d001      	beq.n	8010b64 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8010b60:	2301      	movs	r3, #1
 8010b62:	e032      	b.n	8010bca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	f003 0304 	and.w	r3, r3, #4
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d008      	beq.n	8010b82 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010b70:	4b19      	ldr	r3, [pc, #100]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010b72:	689b      	ldr	r3, [r3, #8]
 8010b74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	68db      	ldr	r3, [r3, #12]
 8010b7c:	4916      	ldr	r1, [pc, #88]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010b7e:	4313      	orrs	r3, r2
 8010b80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	f003 0308 	and.w	r3, r3, #8
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d009      	beq.n	8010ba2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8010b8e:	4b12      	ldr	r3, [pc, #72]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010b90:	689b      	ldr	r3, [r3, #8]
 8010b92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	691b      	ldr	r3, [r3, #16]
 8010b9a:	00db      	lsls	r3, r3, #3
 8010b9c:	490e      	ldr	r1, [pc, #56]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010b9e:	4313      	orrs	r3, r2
 8010ba0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8010ba2:	f000 f821 	bl	8010be8 <HAL_RCC_GetSysClockFreq>
 8010ba6:	4601      	mov	r1, r0
 8010ba8:	4b0b      	ldr	r3, [pc, #44]	; (8010bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8010baa:	689b      	ldr	r3, [r3, #8]
 8010bac:	091b      	lsrs	r3, r3, #4
 8010bae:	f003 030f 	and.w	r3, r3, #15
 8010bb2:	4a0a      	ldr	r2, [pc, #40]	; (8010bdc <HAL_RCC_ClockConfig+0x1cc>)
 8010bb4:	5cd3      	ldrb	r3, [r2, r3]
 8010bb6:	fa21 f303 	lsr.w	r3, r1, r3
 8010bba:	4a09      	ldr	r2, [pc, #36]	; (8010be0 <HAL_RCC_ClockConfig+0x1d0>)
 8010bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8010bbe:	4b09      	ldr	r3, [pc, #36]	; (8010be4 <HAL_RCC_ClockConfig+0x1d4>)
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	4618      	mov	r0, r3
 8010bc4:	f7fe f8be 	bl	800ed44 <HAL_InitTick>

  return HAL_OK;
 8010bc8:	2300      	movs	r3, #0
}
 8010bca:	4618      	mov	r0, r3
 8010bcc:	3710      	adds	r7, #16
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	bd80      	pop	{r7, pc}
 8010bd2:	bf00      	nop
 8010bd4:	40023c00 	.word	0x40023c00
 8010bd8:	40023800 	.word	0x40023800
 8010bdc:	08020f18 	.word	0x08020f18
 8010be0:	20000018 	.word	0x20000018
 8010be4:	2000001c 	.word	0x2000001c

08010be8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bea:	b085      	sub	sp, #20
 8010bec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8010bee:	2300      	movs	r3, #0
 8010bf0:	607b      	str	r3, [r7, #4]
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	60fb      	str	r3, [r7, #12]
 8010bf6:	2300      	movs	r3, #0
 8010bf8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8010bfa:	2300      	movs	r3, #0
 8010bfc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8010bfe:	4b63      	ldr	r3, [pc, #396]	; (8010d8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c00:	689b      	ldr	r3, [r3, #8]
 8010c02:	f003 030c 	and.w	r3, r3, #12
 8010c06:	2b04      	cmp	r3, #4
 8010c08:	d007      	beq.n	8010c1a <HAL_RCC_GetSysClockFreq+0x32>
 8010c0a:	2b08      	cmp	r3, #8
 8010c0c:	d008      	beq.n	8010c20 <HAL_RCC_GetSysClockFreq+0x38>
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	f040 80b4 	bne.w	8010d7c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8010c14:	4b5e      	ldr	r3, [pc, #376]	; (8010d90 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010c16:	60bb      	str	r3, [r7, #8]
      break;
 8010c18:	e0b3      	b.n	8010d82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8010c1a:	4b5d      	ldr	r3, [pc, #372]	; (8010d90 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010c1c:	60bb      	str	r3, [r7, #8]
      break;
 8010c1e:	e0b0      	b.n	8010d82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010c20:	4b5a      	ldr	r3, [pc, #360]	; (8010d8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c22:	685b      	ldr	r3, [r3, #4]
 8010c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010c28:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8010c2a:	4b58      	ldr	r3, [pc, #352]	; (8010d8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c2c:	685b      	ldr	r3, [r3, #4]
 8010c2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d04a      	beq.n	8010ccc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010c36:	4b55      	ldr	r3, [pc, #340]	; (8010d8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010c38:	685b      	ldr	r3, [r3, #4]
 8010c3a:	099b      	lsrs	r3, r3, #6
 8010c3c:	f04f 0400 	mov.w	r4, #0
 8010c40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010c44:	f04f 0200 	mov.w	r2, #0
 8010c48:	ea03 0501 	and.w	r5, r3, r1
 8010c4c:	ea04 0602 	and.w	r6, r4, r2
 8010c50:	4629      	mov	r1, r5
 8010c52:	4632      	mov	r2, r6
 8010c54:	f04f 0300 	mov.w	r3, #0
 8010c58:	f04f 0400 	mov.w	r4, #0
 8010c5c:	0154      	lsls	r4, r2, #5
 8010c5e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010c62:	014b      	lsls	r3, r1, #5
 8010c64:	4619      	mov	r1, r3
 8010c66:	4622      	mov	r2, r4
 8010c68:	1b49      	subs	r1, r1, r5
 8010c6a:	eb62 0206 	sbc.w	r2, r2, r6
 8010c6e:	f04f 0300 	mov.w	r3, #0
 8010c72:	f04f 0400 	mov.w	r4, #0
 8010c76:	0194      	lsls	r4, r2, #6
 8010c78:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010c7c:	018b      	lsls	r3, r1, #6
 8010c7e:	1a5b      	subs	r3, r3, r1
 8010c80:	eb64 0402 	sbc.w	r4, r4, r2
 8010c84:	f04f 0100 	mov.w	r1, #0
 8010c88:	f04f 0200 	mov.w	r2, #0
 8010c8c:	00e2      	lsls	r2, r4, #3
 8010c8e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010c92:	00d9      	lsls	r1, r3, #3
 8010c94:	460b      	mov	r3, r1
 8010c96:	4614      	mov	r4, r2
 8010c98:	195b      	adds	r3, r3, r5
 8010c9a:	eb44 0406 	adc.w	r4, r4, r6
 8010c9e:	f04f 0100 	mov.w	r1, #0
 8010ca2:	f04f 0200 	mov.w	r2, #0
 8010ca6:	02a2      	lsls	r2, r4, #10
 8010ca8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8010cac:	0299      	lsls	r1, r3, #10
 8010cae:	460b      	mov	r3, r1
 8010cb0:	4614      	mov	r4, r2
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	4621      	mov	r1, r4
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	f04f 0400 	mov.w	r4, #0
 8010cbc:	461a      	mov	r2, r3
 8010cbe:	4623      	mov	r3, r4
 8010cc0:	f7f7 fb26 	bl	8008310 <__aeabi_uldivmod>
 8010cc4:	4603      	mov	r3, r0
 8010cc6:	460c      	mov	r4, r1
 8010cc8:	60fb      	str	r3, [r7, #12]
 8010cca:	e049      	b.n	8010d60 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010ccc:	4b2f      	ldr	r3, [pc, #188]	; (8010d8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010cce:	685b      	ldr	r3, [r3, #4]
 8010cd0:	099b      	lsrs	r3, r3, #6
 8010cd2:	f04f 0400 	mov.w	r4, #0
 8010cd6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8010cda:	f04f 0200 	mov.w	r2, #0
 8010cde:	ea03 0501 	and.w	r5, r3, r1
 8010ce2:	ea04 0602 	and.w	r6, r4, r2
 8010ce6:	4629      	mov	r1, r5
 8010ce8:	4632      	mov	r2, r6
 8010cea:	f04f 0300 	mov.w	r3, #0
 8010cee:	f04f 0400 	mov.w	r4, #0
 8010cf2:	0154      	lsls	r4, r2, #5
 8010cf4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8010cf8:	014b      	lsls	r3, r1, #5
 8010cfa:	4619      	mov	r1, r3
 8010cfc:	4622      	mov	r2, r4
 8010cfe:	1b49      	subs	r1, r1, r5
 8010d00:	eb62 0206 	sbc.w	r2, r2, r6
 8010d04:	f04f 0300 	mov.w	r3, #0
 8010d08:	f04f 0400 	mov.w	r4, #0
 8010d0c:	0194      	lsls	r4, r2, #6
 8010d0e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8010d12:	018b      	lsls	r3, r1, #6
 8010d14:	1a5b      	subs	r3, r3, r1
 8010d16:	eb64 0402 	sbc.w	r4, r4, r2
 8010d1a:	f04f 0100 	mov.w	r1, #0
 8010d1e:	f04f 0200 	mov.w	r2, #0
 8010d22:	00e2      	lsls	r2, r4, #3
 8010d24:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8010d28:	00d9      	lsls	r1, r3, #3
 8010d2a:	460b      	mov	r3, r1
 8010d2c:	4614      	mov	r4, r2
 8010d2e:	195b      	adds	r3, r3, r5
 8010d30:	eb44 0406 	adc.w	r4, r4, r6
 8010d34:	f04f 0100 	mov.w	r1, #0
 8010d38:	f04f 0200 	mov.w	r2, #0
 8010d3c:	02a2      	lsls	r2, r4, #10
 8010d3e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8010d42:	0299      	lsls	r1, r3, #10
 8010d44:	460b      	mov	r3, r1
 8010d46:	4614      	mov	r4, r2
 8010d48:	4618      	mov	r0, r3
 8010d4a:	4621      	mov	r1, r4
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	f04f 0400 	mov.w	r4, #0
 8010d52:	461a      	mov	r2, r3
 8010d54:	4623      	mov	r3, r4
 8010d56:	f7f7 fadb 	bl	8008310 <__aeabi_uldivmod>
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	460c      	mov	r4, r1
 8010d5e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8010d60:	4b0a      	ldr	r3, [pc, #40]	; (8010d8c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8010d62:	685b      	ldr	r3, [r3, #4]
 8010d64:	0c1b      	lsrs	r3, r3, #16
 8010d66:	f003 0303 	and.w	r3, r3, #3
 8010d6a:	3301      	adds	r3, #1
 8010d6c:	005b      	lsls	r3, r3, #1
 8010d6e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8010d70:	68fa      	ldr	r2, [r7, #12]
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d78:	60bb      	str	r3, [r7, #8]
      break;
 8010d7a:	e002      	b.n	8010d82 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8010d7c:	4b04      	ldr	r3, [pc, #16]	; (8010d90 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8010d7e:	60bb      	str	r3, [r7, #8]
      break;
 8010d80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8010d82:	68bb      	ldr	r3, [r7, #8]
}
 8010d84:	4618      	mov	r0, r3
 8010d86:	3714      	adds	r7, #20
 8010d88:	46bd      	mov	sp, r7
 8010d8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d8c:	40023800 	.word	0x40023800
 8010d90:	00f42400 	.word	0x00f42400

08010d94 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8010d94:	b480      	push	{r7}
 8010d96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8010d98:	4b03      	ldr	r3, [pc, #12]	; (8010da8 <HAL_RCC_GetHCLKFreq+0x14>)
 8010d9a:	681b      	ldr	r3, [r3, #0]
}
 8010d9c:	4618      	mov	r0, r3
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da4:	4770      	bx	lr
 8010da6:	bf00      	nop
 8010da8:	20000018 	.word	0x20000018

08010dac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8010db0:	f7ff fff0 	bl	8010d94 <HAL_RCC_GetHCLKFreq>
 8010db4:	4601      	mov	r1, r0
 8010db6:	4b05      	ldr	r3, [pc, #20]	; (8010dcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8010db8:	689b      	ldr	r3, [r3, #8]
 8010dba:	0a9b      	lsrs	r3, r3, #10
 8010dbc:	f003 0307 	and.w	r3, r3, #7
 8010dc0:	4a03      	ldr	r2, [pc, #12]	; (8010dd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8010dc2:	5cd3      	ldrb	r3, [r2, r3]
 8010dc4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010dc8:	4618      	mov	r0, r3
 8010dca:	bd80      	pop	{r7, pc}
 8010dcc:	40023800 	.word	0x40023800
 8010dd0:	08020f28 	.word	0x08020f28

08010dd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8010dd8:	f7ff ffdc 	bl	8010d94 <HAL_RCC_GetHCLKFreq>
 8010ddc:	4601      	mov	r1, r0
 8010dde:	4b05      	ldr	r3, [pc, #20]	; (8010df4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8010de0:	689b      	ldr	r3, [r3, #8]
 8010de2:	0b5b      	lsrs	r3, r3, #13
 8010de4:	f003 0307 	and.w	r3, r3, #7
 8010de8:	4a03      	ldr	r2, [pc, #12]	; (8010df8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010dea:	5cd3      	ldrb	r3, [r2, r3]
 8010dec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8010df0:	4618      	mov	r0, r3
 8010df2:	bd80      	pop	{r7, pc}
 8010df4:	40023800 	.word	0x40023800
 8010df8:	08020f28 	.word	0x08020f28

08010dfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b088      	sub	sp, #32
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8010e04:	2300      	movs	r3, #0
 8010e06:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8010e0c:	2300      	movs	r3, #0
 8010e0e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8010e10:	2300      	movs	r3, #0
 8010e12:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8010e14:	2300      	movs	r3, #0
 8010e16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	f003 0301 	and.w	r3, r3, #1
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d012      	beq.n	8010e4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8010e24:	4b69      	ldr	r3, [pc, #420]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010e26:	689b      	ldr	r3, [r3, #8]
 8010e28:	4a68      	ldr	r2, [pc, #416]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010e2a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8010e2e:	6093      	str	r3, [r2, #8]
 8010e30:	4b66      	ldr	r3, [pc, #408]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010e32:	689a      	ldr	r2, [r3, #8]
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e38:	4964      	ldr	r1, [pc, #400]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010e3a:	4313      	orrs	r3, r2
 8010e3c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d101      	bne.n	8010e4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8010e46:	2301      	movs	r3, #1
 8010e48:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d017      	beq.n	8010e86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8010e56:	4b5d      	ldr	r3, [pc, #372]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010e5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e64:	4959      	ldr	r1, [pc, #356]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010e66:	4313      	orrs	r3, r2
 8010e68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010e74:	d101      	bne.n	8010e7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8010e76:	2301      	movs	r3, #1
 8010e78:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d101      	bne.n	8010e86 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8010e82:	2301      	movs	r3, #1
 8010e84:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d017      	beq.n	8010ec2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8010e92:	4b4e      	ldr	r3, [pc, #312]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010e98:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ea0:	494a      	ldr	r1, [pc, #296]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010ea2:	4313      	orrs	r3, r2
 8010ea4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010eac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010eb0:	d101      	bne.n	8010eb6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8010eb2:	2301      	movs	r3, #1
 8010eb4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d101      	bne.n	8010ec2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8010ebe:	2301      	movs	r3, #1
 8010ec0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d001      	beq.n	8010ed2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8010ece:	2301      	movs	r3, #1
 8010ed0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	f003 0320 	and.w	r3, r3, #32
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	f000 808b 	beq.w	8010ff6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8010ee0:	4b3a      	ldr	r3, [pc, #232]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ee4:	4a39      	ldr	r2, [pc, #228]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010eea:	6413      	str	r3, [r2, #64]	; 0x40
 8010eec:	4b37      	ldr	r3, [pc, #220]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010ef4:	60bb      	str	r3, [r7, #8]
 8010ef6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8010ef8:	4b35      	ldr	r3, [pc, #212]	; (8010fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	4a34      	ldr	r2, [pc, #208]	; (8010fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8010efe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010f02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010f04:	f7fd ff62 	bl	800edcc <HAL_GetTick>
 8010f08:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8010f0a:	e008      	b.n	8010f1e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010f0c:	f7fd ff5e 	bl	800edcc <HAL_GetTick>
 8010f10:	4602      	mov	r2, r0
 8010f12:	697b      	ldr	r3, [r7, #20]
 8010f14:	1ad3      	subs	r3, r2, r3
 8010f16:	2b64      	cmp	r3, #100	; 0x64
 8010f18:	d901      	bls.n	8010f1e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8010f1a:	2303      	movs	r3, #3
 8010f1c:	e38d      	b.n	801163a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8010f1e:	4b2c      	ldr	r3, [pc, #176]	; (8010fd0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8010f20:	681b      	ldr	r3, [r3, #0]
 8010f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d0f0      	beq.n	8010f0c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8010f2a:	4b28      	ldr	r3, [pc, #160]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010f32:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8010f34:	693b      	ldr	r3, [r7, #16]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d035      	beq.n	8010fa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010f42:	693a      	ldr	r2, [r7, #16]
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d02e      	beq.n	8010fa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8010f48:	4b20      	ldr	r3, [pc, #128]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010f50:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8010f52:	4b1e      	ldr	r3, [pc, #120]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f56:	4a1d      	ldr	r2, [pc, #116]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010f5c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8010f5e:	4b1b      	ldr	r3, [pc, #108]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f62:	4a1a      	ldr	r2, [pc, #104]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010f68:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8010f6a:	4a18      	ldr	r2, [pc, #96]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f6c:	693b      	ldr	r3, [r7, #16]
 8010f6e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8010f70:	4b16      	ldr	r3, [pc, #88]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f74:	f003 0301 	and.w	r3, r3, #1
 8010f78:	2b01      	cmp	r3, #1
 8010f7a:	d114      	bne.n	8010fa6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010f7c:	f7fd ff26 	bl	800edcc <HAL_GetTick>
 8010f80:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010f82:	e00a      	b.n	8010f9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8010f84:	f7fd ff22 	bl	800edcc <HAL_GetTick>
 8010f88:	4602      	mov	r2, r0
 8010f8a:	697b      	ldr	r3, [r7, #20]
 8010f8c:	1ad3      	subs	r3, r2, r3
 8010f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010f92:	4293      	cmp	r3, r2
 8010f94:	d901      	bls.n	8010f9a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8010f96:	2303      	movs	r3, #3
 8010f98:	e34f      	b.n	801163a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010f9a:	4b0c      	ldr	r3, [pc, #48]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f9e:	f003 0302 	and.w	r3, r3, #2
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d0ee      	beq.n	8010f84 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010fae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010fb2:	d111      	bne.n	8010fd8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8010fb4:	4b05      	ldr	r3, [pc, #20]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010fb6:	689b      	ldr	r3, [r3, #8]
 8010fb8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010fc0:	4b04      	ldr	r3, [pc, #16]	; (8010fd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8010fc2:	400b      	ands	r3, r1
 8010fc4:	4901      	ldr	r1, [pc, #4]	; (8010fcc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8010fc6:	4313      	orrs	r3, r2
 8010fc8:	608b      	str	r3, [r1, #8]
 8010fca:	e00b      	b.n	8010fe4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8010fcc:	40023800 	.word	0x40023800
 8010fd0:	40007000 	.word	0x40007000
 8010fd4:	0ffffcff 	.word	0x0ffffcff
 8010fd8:	4bb3      	ldr	r3, [pc, #716]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8010fda:	689b      	ldr	r3, [r3, #8]
 8010fdc:	4ab2      	ldr	r2, [pc, #712]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8010fde:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8010fe2:	6093      	str	r3, [r2, #8]
 8010fe4:	4bb0      	ldr	r3, [pc, #704]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8010fe6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010ff0:	49ad      	ldr	r1, [pc, #692]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8010ff2:	4313      	orrs	r3, r2
 8010ff4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	f003 0310 	and.w	r3, r3, #16
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d010      	beq.n	8011024 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8011002:	4ba9      	ldr	r3, [pc, #676]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011004:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011008:	4aa7      	ldr	r2, [pc, #668]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801100a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801100e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8011012:	4ba5      	ldr	r3, [pc, #660]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011014:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801101c:	49a2      	ldr	r1, [pc, #648]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801101e:	4313      	orrs	r3, r2
 8011020:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801102c:	2b00      	cmp	r3, #0
 801102e:	d00a      	beq.n	8011046 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8011030:	4b9d      	ldr	r3, [pc, #628]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011036:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801103e:	499a      	ldr	r1, [pc, #616]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011040:	4313      	orrs	r3, r2
 8011042:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801104e:	2b00      	cmp	r3, #0
 8011050:	d00a      	beq.n	8011068 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8011052:	4b95      	ldr	r3, [pc, #596]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011058:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8011060:	4991      	ldr	r1, [pc, #580]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011062:	4313      	orrs	r3, r2
 8011064:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011070:	2b00      	cmp	r3, #0
 8011072:	d00a      	beq.n	801108a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8011074:	4b8c      	ldr	r3, [pc, #560]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801107a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011082:	4989      	ldr	r1, [pc, #548]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011084:	4313      	orrs	r3, r2
 8011086:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011092:	2b00      	cmp	r3, #0
 8011094:	d00a      	beq.n	80110ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8011096:	4b84      	ldr	r3, [pc, #528]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801109c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110a4:	4980      	ldr	r1, [pc, #512]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80110a6:	4313      	orrs	r3, r2
 80110a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d00a      	beq.n	80110ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80110b8:	4b7b      	ldr	r3, [pc, #492]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80110ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80110be:	f023 0203 	bic.w	r2, r3, #3
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80110c6:	4978      	ldr	r1, [pc, #480]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80110c8:	4313      	orrs	r3, r2
 80110ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	681b      	ldr	r3, [r3, #0]
 80110d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d00a      	beq.n	80110f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80110da:	4b73      	ldr	r3, [pc, #460]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80110dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80110e0:	f023 020c 	bic.w	r2, r3, #12
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80110e8:	496f      	ldr	r1, [pc, #444]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80110ea:	4313      	orrs	r3, r2
 80110ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d00a      	beq.n	8011112 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80110fc:	4b6a      	ldr	r3, [pc, #424]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80110fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011102:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801110a:	4967      	ldr	r1, [pc, #412]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801110c:	4313      	orrs	r3, r2
 801110e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8011112:	687b      	ldr	r3, [r7, #4]
 8011114:	681b      	ldr	r3, [r3, #0]
 8011116:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801111a:	2b00      	cmp	r3, #0
 801111c:	d00a      	beq.n	8011134 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 801111e:	4b62      	ldr	r3, [pc, #392]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011124:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801112c:	495e      	ldr	r1, [pc, #376]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801112e:	4313      	orrs	r3, r2
 8011130:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801113c:	2b00      	cmp	r3, #0
 801113e:	d00a      	beq.n	8011156 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8011140:	4b59      	ldr	r3, [pc, #356]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011146:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801114e:	4956      	ldr	r1, [pc, #344]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011150:	4313      	orrs	r3, r2
 8011152:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801115e:	2b00      	cmp	r3, #0
 8011160:	d00a      	beq.n	8011178 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8011162:	4b51      	ldr	r3, [pc, #324]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011168:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011170:	494d      	ldr	r1, [pc, #308]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011172:	4313      	orrs	r3, r2
 8011174:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8011180:	2b00      	cmp	r3, #0
 8011182:	d00a      	beq.n	801119a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8011184:	4b48      	ldr	r3, [pc, #288]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801118a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011192:	4945      	ldr	r1, [pc, #276]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011194:	4313      	orrs	r3, r2
 8011196:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d00a      	beq.n	80111bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80111a6:	4b40      	ldr	r3, [pc, #256]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80111a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80111ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80111b4:	493c      	ldr	r1, [pc, #240]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80111b6:	4313      	orrs	r3, r2
 80111b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d00a      	beq.n	80111de <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80111c8:	4b37      	ldr	r3, [pc, #220]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80111ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80111ce:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80111d6:	4934      	ldr	r1, [pc, #208]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80111d8:	4313      	orrs	r3, r2
 80111da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d011      	beq.n	801120e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80111ea:	4b2f      	ldr	r3, [pc, #188]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80111ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80111f0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80111f8:	492b      	ldr	r1, [pc, #172]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80111fa:	4313      	orrs	r3, r2
 80111fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011204:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8011208:	d101      	bne.n	801120e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 801120a:	2301      	movs	r3, #1
 801120c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	681b      	ldr	r3, [r3, #0]
 8011212:	f003 0308 	and.w	r3, r3, #8
 8011216:	2b00      	cmp	r3, #0
 8011218:	d001      	beq.n	801121e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 801121a:	2301      	movs	r3, #1
 801121c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011226:	2b00      	cmp	r3, #0
 8011228:	d00a      	beq.n	8011240 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801122a:	4b1f      	ldr	r3, [pc, #124]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801122c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011230:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011238:	491b      	ldr	r1, [pc, #108]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801123a:	4313      	orrs	r3, r2
 801123c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011248:	2b00      	cmp	r3, #0
 801124a:	d00b      	beq.n	8011264 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 801124c:	4b16      	ldr	r3, [pc, #88]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801124e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011252:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801125c:	4912      	ldr	r1, [pc, #72]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 801125e:	4313      	orrs	r3, r2
 8011260:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801126c:	2b00      	cmp	r3, #0
 801126e:	d00b      	beq.n	8011288 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8011270:	4b0d      	ldr	r3, [pc, #52]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011276:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011280:	4909      	ldr	r1, [pc, #36]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011282:	4313      	orrs	r3, r2
 8011284:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011290:	2b00      	cmp	r3, #0
 8011292:	d00f      	beq.n	80112b4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8011294:	4b04      	ldr	r3, [pc, #16]	; (80112a8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8011296:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801129a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80112a4:	e002      	b.n	80112ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80112a6:	bf00      	nop
 80112a8:	40023800 	.word	0x40023800
 80112ac:	4985      	ldr	r1, [pc, #532]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80112ae:	4313      	orrs	r3, r2
 80112b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d00b      	beq.n	80112d8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80112c0:	4b80      	ldr	r3, [pc, #512]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80112c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80112c6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80112d0:	497c      	ldr	r1, [pc, #496]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80112d2:	4313      	orrs	r3, r2
 80112d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80112d8:	69fb      	ldr	r3, [r7, #28]
 80112da:	2b01      	cmp	r3, #1
 80112dc:	d005      	beq.n	80112ea <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80112e6:	f040 80d6 	bne.w	8011496 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80112ea:	4b76      	ldr	r3, [pc, #472]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	4a75      	ldr	r2, [pc, #468]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80112f0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80112f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80112f6:	f7fd fd69 	bl	800edcc <HAL_GetTick>
 80112fa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80112fc:	e008      	b.n	8011310 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80112fe:	f7fd fd65 	bl	800edcc <HAL_GetTick>
 8011302:	4602      	mov	r2, r0
 8011304:	697b      	ldr	r3, [r7, #20]
 8011306:	1ad3      	subs	r3, r2, r3
 8011308:	2b64      	cmp	r3, #100	; 0x64
 801130a:	d901      	bls.n	8011310 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801130c:	2303      	movs	r3, #3
 801130e:	e194      	b.n	801163a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8011310:	4b6c      	ldr	r3, [pc, #432]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011318:	2b00      	cmp	r3, #0
 801131a:	d1f0      	bne.n	80112fe <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	f003 0301 	and.w	r3, r3, #1
 8011324:	2b00      	cmp	r3, #0
 8011326:	d021      	beq.n	801136c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801132c:	2b00      	cmp	r3, #0
 801132e:	d11d      	bne.n	801136c <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8011330:	4b64      	ldr	r3, [pc, #400]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011332:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011336:	0c1b      	lsrs	r3, r3, #16
 8011338:	f003 0303 	and.w	r3, r3, #3
 801133c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 801133e:	4b61      	ldr	r3, [pc, #388]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011344:	0e1b      	lsrs	r3, r3, #24
 8011346:	f003 030f 	and.w	r3, r3, #15
 801134a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	685b      	ldr	r3, [r3, #4]
 8011350:	019a      	lsls	r2, r3, #6
 8011352:	693b      	ldr	r3, [r7, #16]
 8011354:	041b      	lsls	r3, r3, #16
 8011356:	431a      	orrs	r2, r3
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	061b      	lsls	r3, r3, #24
 801135c:	431a      	orrs	r2, r3
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	689b      	ldr	r3, [r3, #8]
 8011362:	071b      	lsls	r3, r3, #28
 8011364:	4957      	ldr	r1, [pc, #348]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011366:	4313      	orrs	r3, r2
 8011368:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8011374:	2b00      	cmp	r3, #0
 8011376:	d004      	beq.n	8011382 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801137c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011380:	d00a      	beq.n	8011398 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 801138a:	2b00      	cmp	r3, #0
 801138c:	d02e      	beq.n	80113ec <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011392:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011396:	d129      	bne.n	80113ec <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8011398:	4b4a      	ldr	r3, [pc, #296]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801139a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801139e:	0c1b      	lsrs	r3, r3, #16
 80113a0:	f003 0303 	and.w	r3, r3, #3
 80113a4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80113a6:	4b47      	ldr	r3, [pc, #284]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80113a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80113ac:	0f1b      	lsrs	r3, r3, #28
 80113ae:	f003 0307 	and.w	r3, r3, #7
 80113b2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	685b      	ldr	r3, [r3, #4]
 80113b8:	019a      	lsls	r2, r3, #6
 80113ba:	693b      	ldr	r3, [r7, #16]
 80113bc:	041b      	lsls	r3, r3, #16
 80113be:	431a      	orrs	r2, r3
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	68db      	ldr	r3, [r3, #12]
 80113c4:	061b      	lsls	r3, r3, #24
 80113c6:	431a      	orrs	r2, r3
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	071b      	lsls	r3, r3, #28
 80113cc:	493d      	ldr	r1, [pc, #244]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80113ce:	4313      	orrs	r3, r2
 80113d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80113d4:	4b3b      	ldr	r3, [pc, #236]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80113d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80113da:	f023 021f 	bic.w	r2, r3, #31
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113e2:	3b01      	subs	r3, #1
 80113e4:	4937      	ldr	r1, [pc, #220]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80113e6:	4313      	orrs	r3, r2
 80113e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d01d      	beq.n	8011434 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80113f8:	4b32      	ldr	r3, [pc, #200]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80113fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80113fe:	0e1b      	lsrs	r3, r3, #24
 8011400:	f003 030f 	and.w	r3, r3, #15
 8011404:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8011406:	4b2f      	ldr	r3, [pc, #188]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011408:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801140c:	0f1b      	lsrs	r3, r3, #28
 801140e:	f003 0307 	and.w	r3, r3, #7
 8011412:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	685b      	ldr	r3, [r3, #4]
 8011418:	019a      	lsls	r2, r3, #6
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	691b      	ldr	r3, [r3, #16]
 801141e:	041b      	lsls	r3, r3, #16
 8011420:	431a      	orrs	r2, r3
 8011422:	693b      	ldr	r3, [r7, #16]
 8011424:	061b      	lsls	r3, r3, #24
 8011426:	431a      	orrs	r2, r3
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	071b      	lsls	r3, r3, #28
 801142c:	4925      	ldr	r1, [pc, #148]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801142e:	4313      	orrs	r3, r2
 8011430:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801143c:	2b00      	cmp	r3, #0
 801143e:	d011      	beq.n	8011464 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	685b      	ldr	r3, [r3, #4]
 8011444:	019a      	lsls	r2, r3, #6
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	691b      	ldr	r3, [r3, #16]
 801144a:	041b      	lsls	r3, r3, #16
 801144c:	431a      	orrs	r2, r3
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	68db      	ldr	r3, [r3, #12]
 8011452:	061b      	lsls	r3, r3, #24
 8011454:	431a      	orrs	r2, r3
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	689b      	ldr	r3, [r3, #8]
 801145a:	071b      	lsls	r3, r3, #28
 801145c:	4919      	ldr	r1, [pc, #100]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801145e:	4313      	orrs	r3, r2
 8011460:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8011464:	4b17      	ldr	r3, [pc, #92]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	4a16      	ldr	r2, [pc, #88]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801146a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801146e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011470:	f7fd fcac 	bl	800edcc <HAL_GetTick>
 8011474:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8011476:	e008      	b.n	801148a <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8011478:	f7fd fca8 	bl	800edcc <HAL_GetTick>
 801147c:	4602      	mov	r2, r0
 801147e:	697b      	ldr	r3, [r7, #20]
 8011480:	1ad3      	subs	r3, r2, r3
 8011482:	2b64      	cmp	r3, #100	; 0x64
 8011484:	d901      	bls.n	801148a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8011486:	2303      	movs	r3, #3
 8011488:	e0d7      	b.n	801163a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 801148a:	4b0e      	ldr	r3, [pc, #56]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011492:	2b00      	cmp	r3, #0
 8011494:	d0f0      	beq.n	8011478 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8011496:	69bb      	ldr	r3, [r7, #24]
 8011498:	2b01      	cmp	r3, #1
 801149a:	f040 80cd 	bne.w	8011638 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 801149e:	4b09      	ldr	r3, [pc, #36]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	4a08      	ldr	r2, [pc, #32]	; (80114c4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80114a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80114a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80114aa:	f7fd fc8f 	bl	800edcc <HAL_GetTick>
 80114ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80114b0:	e00a      	b.n	80114c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80114b2:	f7fd fc8b 	bl	800edcc <HAL_GetTick>
 80114b6:	4602      	mov	r2, r0
 80114b8:	697b      	ldr	r3, [r7, #20]
 80114ba:	1ad3      	subs	r3, r2, r3
 80114bc:	2b64      	cmp	r3, #100	; 0x64
 80114be:	d903      	bls.n	80114c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80114c0:	2303      	movs	r3, #3
 80114c2:	e0ba      	b.n	801163a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80114c4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80114c8:	4b5e      	ldr	r3, [pc, #376]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80114d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80114d4:	d0ed      	beq.n	80114b2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d003      	beq.n	80114ea <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d009      	beq.n	80114fe <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	d02e      	beq.n	8011554 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d12a      	bne.n	8011554 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80114fe:	4b51      	ldr	r3, [pc, #324]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011504:	0c1b      	lsrs	r3, r3, #16
 8011506:	f003 0303 	and.w	r3, r3, #3
 801150a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 801150c:	4b4d      	ldr	r3, [pc, #308]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801150e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011512:	0f1b      	lsrs	r3, r3, #28
 8011514:	f003 0307 	and.w	r3, r3, #7
 8011518:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	695b      	ldr	r3, [r3, #20]
 801151e:	019a      	lsls	r2, r3, #6
 8011520:	693b      	ldr	r3, [r7, #16]
 8011522:	041b      	lsls	r3, r3, #16
 8011524:	431a      	orrs	r2, r3
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	699b      	ldr	r3, [r3, #24]
 801152a:	061b      	lsls	r3, r3, #24
 801152c:	431a      	orrs	r2, r3
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	071b      	lsls	r3, r3, #28
 8011532:	4944      	ldr	r1, [pc, #272]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011534:	4313      	orrs	r3, r2
 8011536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 801153a:	4b42      	ldr	r3, [pc, #264]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801153c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011540:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011548:	3b01      	subs	r3, #1
 801154a:	021b      	lsls	r3, r3, #8
 801154c:	493d      	ldr	r1, [pc, #244]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801154e:	4313      	orrs	r3, r2
 8011550:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801155c:	2b00      	cmp	r3, #0
 801155e:	d022      	beq.n	80115a6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8011564:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8011568:	d11d      	bne.n	80115a6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 801156a:	4b36      	ldr	r3, [pc, #216]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801156c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011570:	0e1b      	lsrs	r3, r3, #24
 8011572:	f003 030f 	and.w	r3, r3, #15
 8011576:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8011578:	4b32      	ldr	r3, [pc, #200]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801157a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801157e:	0f1b      	lsrs	r3, r3, #28
 8011580:	f003 0307 	and.w	r3, r3, #7
 8011584:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	695b      	ldr	r3, [r3, #20]
 801158a:	019a      	lsls	r2, r3, #6
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6a1b      	ldr	r3, [r3, #32]
 8011590:	041b      	lsls	r3, r3, #16
 8011592:	431a      	orrs	r2, r3
 8011594:	693b      	ldr	r3, [r7, #16]
 8011596:	061b      	lsls	r3, r3, #24
 8011598:	431a      	orrs	r2, r3
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	071b      	lsls	r3, r3, #28
 801159e:	4929      	ldr	r1, [pc, #164]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80115a0:	4313      	orrs	r3, r2
 80115a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	f003 0308 	and.w	r3, r3, #8
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d028      	beq.n	8011604 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80115b2:	4b24      	ldr	r3, [pc, #144]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80115b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80115b8:	0e1b      	lsrs	r3, r3, #24
 80115ba:	f003 030f 	and.w	r3, r3, #15
 80115be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80115c0:	4b20      	ldr	r3, [pc, #128]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80115c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80115c6:	0c1b      	lsrs	r3, r3, #16
 80115c8:	f003 0303 	and.w	r3, r3, #3
 80115cc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	695b      	ldr	r3, [r3, #20]
 80115d2:	019a      	lsls	r2, r3, #6
 80115d4:	68fb      	ldr	r3, [r7, #12]
 80115d6:	041b      	lsls	r3, r3, #16
 80115d8:	431a      	orrs	r2, r3
 80115da:	693b      	ldr	r3, [r7, #16]
 80115dc:	061b      	lsls	r3, r3, #24
 80115de:	431a      	orrs	r2, r3
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	69db      	ldr	r3, [r3, #28]
 80115e4:	071b      	lsls	r3, r3, #28
 80115e6:	4917      	ldr	r1, [pc, #92]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80115e8:	4313      	orrs	r3, r2
 80115ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80115ee:	4b15      	ldr	r3, [pc, #84]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80115f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80115f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115fc:	4911      	ldr	r1, [pc, #68]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80115fe:	4313      	orrs	r3, r2
 8011600:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8011604:	4b0f      	ldr	r3, [pc, #60]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	4a0e      	ldr	r2, [pc, #56]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801160a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801160e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011610:	f7fd fbdc 	bl	800edcc <HAL_GetTick>
 8011614:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8011616:	e008      	b.n	801162a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8011618:	f7fd fbd8 	bl	800edcc <HAL_GetTick>
 801161c:	4602      	mov	r2, r0
 801161e:	697b      	ldr	r3, [r7, #20]
 8011620:	1ad3      	subs	r3, r2, r3
 8011622:	2b64      	cmp	r3, #100	; 0x64
 8011624:	d901      	bls.n	801162a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8011626:	2303      	movs	r3, #3
 8011628:	e007      	b.n	801163a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 801162a:	4b06      	ldr	r3, [pc, #24]	; (8011644 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011632:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011636:	d1ef      	bne.n	8011618 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8011638:	2300      	movs	r3, #0
}
 801163a:	4618      	mov	r0, r3
 801163c:	3720      	adds	r7, #32
 801163e:	46bd      	mov	sp, r7
 8011640:	bd80      	pop	{r7, pc}
 8011642:	bf00      	nop
 8011644:	40023800 	.word	0x40023800

08011648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b084      	sub	sp, #16
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d101      	bne.n	801165a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011656:	2301      	movs	r3, #1
 8011658:	e084      	b.n	8011764 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	2200      	movs	r2, #0
 801165e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011666:	b2db      	uxtb	r3, r3
 8011668:	2b00      	cmp	r3, #0
 801166a:	d106      	bne.n	801167a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2200      	movs	r2, #0
 8011670:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011674:	6878      	ldr	r0, [r7, #4]
 8011676:	f7fd f99d 	bl	800e9b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2202      	movs	r2, #2
 801167e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	681a      	ldr	r2, [r3, #0]
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011690:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	68db      	ldr	r3, [r3, #12]
 8011696:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 801169a:	d902      	bls.n	80116a2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 801169c:	2300      	movs	r3, #0
 801169e:	60fb      	str	r3, [r7, #12]
 80116a0:	e002      	b.n	80116a8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80116a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80116a6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	68db      	ldr	r3, [r3, #12]
 80116ac:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80116b0:	d007      	beq.n	80116c2 <HAL_SPI_Init+0x7a>
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	68db      	ldr	r3, [r3, #12]
 80116b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80116ba:	d002      	beq.n	80116c2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	2200      	movs	r2, #0
 80116c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d10b      	bne.n	80116e2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	68db      	ldr	r3, [r3, #12]
 80116ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80116d2:	d903      	bls.n	80116dc <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	2202      	movs	r2, #2
 80116d8:	631a      	str	r2, [r3, #48]	; 0x30
 80116da:	e002      	b.n	80116e2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	2201      	movs	r2, #1
 80116e0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	685a      	ldr	r2, [r3, #4]
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	689b      	ldr	r3, [r3, #8]
 80116ea:	431a      	orrs	r2, r3
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	691b      	ldr	r3, [r3, #16]
 80116f0:	431a      	orrs	r2, r3
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	695b      	ldr	r3, [r3, #20]
 80116f6:	431a      	orrs	r2, r3
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	699b      	ldr	r3, [r3, #24]
 80116fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011700:	431a      	orrs	r2, r3
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	69db      	ldr	r3, [r3, #28]
 8011706:	431a      	orrs	r2, r3
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	6a1b      	ldr	r3, [r3, #32]
 801170c:	ea42 0103 	orr.w	r1, r2, r3
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	430a      	orrs	r2, r1
 801171a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	699b      	ldr	r3, [r3, #24]
 8011720:	0c1b      	lsrs	r3, r3, #16
 8011722:	f003 0204 	and.w	r2, r3, #4
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801172a:	431a      	orrs	r2, r3
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011730:	431a      	orrs	r2, r3
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	68db      	ldr	r3, [r3, #12]
 8011736:	ea42 0103 	orr.w	r1, r2, r3
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	68fa      	ldr	r2, [r7, #12]
 8011740:	430a      	orrs	r2, r1
 8011742:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	69da      	ldr	r2, [r3, #28]
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011752:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	2200      	movs	r2, #0
 8011758:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	2201      	movs	r2, #1
 801175e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8011762:	2300      	movs	r3, #0
}
 8011764:	4618      	mov	r0, r3
 8011766:	3710      	adds	r7, #16
 8011768:	46bd      	mov	sp, r7
 801176a:	bd80      	pop	{r7, pc}

0801176c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801176c:	b580      	push	{r7, lr}
 801176e:	b088      	sub	sp, #32
 8011770:	af00      	add	r7, sp, #0
 8011772:	60f8      	str	r0, [r7, #12]
 8011774:	60b9      	str	r1, [r7, #8]
 8011776:	603b      	str	r3, [r7, #0]
 8011778:	4613      	mov	r3, r2
 801177a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801177c:	2300      	movs	r3, #0
 801177e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8011786:	2b01      	cmp	r3, #1
 8011788:	d101      	bne.n	801178e <HAL_SPI_Transmit+0x22>
 801178a:	2302      	movs	r3, #2
 801178c:	e150      	b.n	8011a30 <HAL_SPI_Transmit+0x2c4>
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	2201      	movs	r2, #1
 8011792:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011796:	f7fd fb19 	bl	800edcc <HAL_GetTick>
 801179a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 801179c:	88fb      	ldrh	r3, [r7, #6]
 801179e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80117a6:	b2db      	uxtb	r3, r3
 80117a8:	2b01      	cmp	r3, #1
 80117aa:	d002      	beq.n	80117b2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80117ac:	2302      	movs	r3, #2
 80117ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80117b0:	e135      	b.n	8011a1e <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 80117b2:	68bb      	ldr	r3, [r7, #8]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d002      	beq.n	80117be <HAL_SPI_Transmit+0x52>
 80117b8:	88fb      	ldrh	r3, [r7, #6]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d102      	bne.n	80117c4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80117be:	2301      	movs	r3, #1
 80117c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80117c2:	e12c      	b.n	8011a1e <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	2203      	movs	r2, #3
 80117c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	2200      	movs	r2, #0
 80117d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	68ba      	ldr	r2, [r7, #8]
 80117d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80117d8:	68fb      	ldr	r3, [r7, #12]
 80117da:	88fa      	ldrh	r2, [r7, #6]
 80117dc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	88fa      	ldrh	r2, [r7, #6]
 80117e2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	2200      	movs	r2, #0
 80117e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	2200      	movs	r2, #0
 80117ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	2200      	movs	r2, #0
 80117f6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	2200      	movs	r2, #0
 80117fe:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	2200      	movs	r2, #0
 8011804:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	689b      	ldr	r3, [r3, #8]
 801180a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801180e:	d107      	bne.n	8011820 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	681a      	ldr	r2, [r3, #0]
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 801181e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801182a:	2b40      	cmp	r3, #64	; 0x40
 801182c:	d007      	beq.n	801183e <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	681a      	ldr	r2, [r3, #0]
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801183c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	68db      	ldr	r3, [r3, #12]
 8011842:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011846:	d94b      	bls.n	80118e0 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	685b      	ldr	r3, [r3, #4]
 801184c:	2b00      	cmp	r3, #0
 801184e:	d002      	beq.n	8011856 <HAL_SPI_Transmit+0xea>
 8011850:	8afb      	ldrh	r3, [r7, #22]
 8011852:	2b01      	cmp	r3, #1
 8011854:	d13e      	bne.n	80118d4 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801185a:	881a      	ldrh	r2, [r3, #0]
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011866:	1c9a      	adds	r2, r3, #2
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011870:	b29b      	uxth	r3, r3
 8011872:	3b01      	subs	r3, #1
 8011874:	b29a      	uxth	r2, r3
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 801187a:	e02b      	b.n	80118d4 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	689b      	ldr	r3, [r3, #8]
 8011882:	f003 0302 	and.w	r3, r3, #2
 8011886:	2b02      	cmp	r3, #2
 8011888:	d112      	bne.n	80118b0 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801188e:	881a      	ldrh	r2, [r3, #0]
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801189a:	1c9a      	adds	r2, r3, #2
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80118a4:	b29b      	uxth	r3, r3
 80118a6:	3b01      	subs	r3, #1
 80118a8:	b29a      	uxth	r2, r3
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 80118ae:	e011      	b.n	80118d4 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80118b0:	f7fd fa8c 	bl	800edcc <HAL_GetTick>
 80118b4:	4602      	mov	r2, r0
 80118b6:	69bb      	ldr	r3, [r7, #24]
 80118b8:	1ad3      	subs	r3, r2, r3
 80118ba:	683a      	ldr	r2, [r7, #0]
 80118bc:	429a      	cmp	r2, r3
 80118be:	d803      	bhi.n	80118c8 <HAL_SPI_Transmit+0x15c>
 80118c0:	683b      	ldr	r3, [r7, #0]
 80118c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118c6:	d102      	bne.n	80118ce <HAL_SPI_Transmit+0x162>
 80118c8:	683b      	ldr	r3, [r7, #0]
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d102      	bne.n	80118d4 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80118ce:	2303      	movs	r3, #3
 80118d0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80118d2:	e0a4      	b.n	8011a1e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80118d8:	b29b      	uxth	r3, r3
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d1ce      	bne.n	801187c <HAL_SPI_Transmit+0x110>
 80118de:	e07c      	b.n	80119da <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	685b      	ldr	r3, [r3, #4]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d002      	beq.n	80118ee <HAL_SPI_Transmit+0x182>
 80118e8:	8afb      	ldrh	r3, [r7, #22]
 80118ea:	2b01      	cmp	r3, #1
 80118ec:	d170      	bne.n	80119d0 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80118f2:	b29b      	uxth	r3, r3
 80118f4:	2b01      	cmp	r3, #1
 80118f6:	d912      	bls.n	801191e <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80118fc:	881a      	ldrh	r2, [r3, #0]
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011908:	1c9a      	adds	r2, r3, #2
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011912:	b29b      	uxth	r3, r3
 8011914:	3b02      	subs	r3, #2
 8011916:	b29a      	uxth	r2, r3
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	87da      	strh	r2, [r3, #62]	; 0x3e
 801191c:	e058      	b.n	80119d0 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	330c      	adds	r3, #12
 8011928:	7812      	ldrb	r2, [r2, #0]
 801192a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011930:	1c5a      	adds	r2, r3, #1
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801193a:	b29b      	uxth	r3, r3
 801193c:	3b01      	subs	r3, #1
 801193e:	b29a      	uxth	r2, r3
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8011944:	e044      	b.n	80119d0 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	689b      	ldr	r3, [r3, #8]
 801194c:	f003 0302 	and.w	r3, r3, #2
 8011950:	2b02      	cmp	r3, #2
 8011952:	d12b      	bne.n	80119ac <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011958:	b29b      	uxth	r3, r3
 801195a:	2b01      	cmp	r3, #1
 801195c:	d912      	bls.n	8011984 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011962:	881a      	ldrh	r2, [r3, #0]
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801196e:	1c9a      	adds	r2, r3, #2
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011978:	b29b      	uxth	r3, r3
 801197a:	3b02      	subs	r3, #2
 801197c:	b29a      	uxth	r2, r3
 801197e:	68fb      	ldr	r3, [r7, #12]
 8011980:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011982:	e025      	b.n	80119d0 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011988:	68fb      	ldr	r3, [r7, #12]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	330c      	adds	r3, #12
 801198e:	7812      	ldrb	r2, [r2, #0]
 8011990:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011996:	1c5a      	adds	r2, r3, #1
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80119a0:	b29b      	uxth	r3, r3
 80119a2:	3b01      	subs	r3, #1
 80119a4:	b29a      	uxth	r2, r3
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80119aa:	e011      	b.n	80119d0 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80119ac:	f7fd fa0e 	bl	800edcc <HAL_GetTick>
 80119b0:	4602      	mov	r2, r0
 80119b2:	69bb      	ldr	r3, [r7, #24]
 80119b4:	1ad3      	subs	r3, r2, r3
 80119b6:	683a      	ldr	r2, [r7, #0]
 80119b8:	429a      	cmp	r2, r3
 80119ba:	d803      	bhi.n	80119c4 <HAL_SPI_Transmit+0x258>
 80119bc:	683b      	ldr	r3, [r7, #0]
 80119be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119c2:	d102      	bne.n	80119ca <HAL_SPI_Transmit+0x25e>
 80119c4:	683b      	ldr	r3, [r7, #0]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d102      	bne.n	80119d0 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80119ca:	2303      	movs	r3, #3
 80119cc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80119ce:	e026      	b.n	8011a1e <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80119d4:	b29b      	uxth	r3, r3
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d1b5      	bne.n	8011946 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80119da:	69ba      	ldr	r2, [r7, #24]
 80119dc:	6839      	ldr	r1, [r7, #0]
 80119de:	68f8      	ldr	r0, [r7, #12]
 80119e0:	f000 fdf3 	bl	80125ca <SPI_EndRxTxTransaction>
 80119e4:	4603      	mov	r3, r0
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d002      	beq.n	80119f0 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	2220      	movs	r2, #32
 80119ee:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	689b      	ldr	r3, [r3, #8]
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	d10a      	bne.n	8011a0e <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80119f8:	2300      	movs	r3, #0
 80119fa:	613b      	str	r3, [r7, #16]
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	68db      	ldr	r3, [r3, #12]
 8011a02:	613b      	str	r3, [r7, #16]
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	689b      	ldr	r3, [r3, #8]
 8011a0a:	613b      	str	r3, [r7, #16]
 8011a0c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d002      	beq.n	8011a1c <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8011a16:	2301      	movs	r3, #1
 8011a18:	77fb      	strb	r3, [r7, #31]
 8011a1a:	e000      	b.n	8011a1e <HAL_SPI_Transmit+0x2b2>
  }

error:
 8011a1c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	2201      	movs	r2, #1
 8011a22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	2200      	movs	r2, #0
 8011a2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8011a2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8011a30:	4618      	mov	r0, r3
 8011a32:	3720      	adds	r7, #32
 8011a34:	46bd      	mov	sp, r7
 8011a36:	bd80      	pop	{r7, pc}

08011a38 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b08a      	sub	sp, #40	; 0x28
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	60f8      	str	r0, [r7, #12]
 8011a40:	60b9      	str	r1, [r7, #8]
 8011a42:	607a      	str	r2, [r7, #4]
 8011a44:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8011a46:	2301      	movs	r3, #1
 8011a48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8011a56:	2b01      	cmp	r3, #1
 8011a58:	d101      	bne.n	8011a5e <HAL_SPI_TransmitReceive+0x26>
 8011a5a:	2302      	movs	r3, #2
 8011a5c:	e1fb      	b.n	8011e56 <HAL_SPI_TransmitReceive+0x41e>
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	2201      	movs	r2, #1
 8011a62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011a66:	f7fd f9b1 	bl	800edcc <HAL_GetTick>
 8011a6a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011a72:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	685b      	ldr	r3, [r3, #4]
 8011a78:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8011a7a:	887b      	ldrh	r3, [r7, #2]
 8011a7c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8011a7e:	887b      	ldrh	r3, [r7, #2]
 8011a80:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8011a82:	7efb      	ldrb	r3, [r7, #27]
 8011a84:	2b01      	cmp	r3, #1
 8011a86:	d00e      	beq.n	8011aa6 <HAL_SPI_TransmitReceive+0x6e>
 8011a88:	697b      	ldr	r3, [r7, #20]
 8011a8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011a8e:	d106      	bne.n	8011a9e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	689b      	ldr	r3, [r3, #8]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d102      	bne.n	8011a9e <HAL_SPI_TransmitReceive+0x66>
 8011a98:	7efb      	ldrb	r3, [r7, #27]
 8011a9a:	2b04      	cmp	r3, #4
 8011a9c:	d003      	beq.n	8011aa6 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8011a9e:	2302      	movs	r3, #2
 8011aa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8011aa4:	e1cd      	b.n	8011e42 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8011aa6:	68bb      	ldr	r3, [r7, #8]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d005      	beq.n	8011ab8 <HAL_SPI_TransmitReceive+0x80>
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d002      	beq.n	8011ab8 <HAL_SPI_TransmitReceive+0x80>
 8011ab2:	887b      	ldrh	r3, [r7, #2]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d103      	bne.n	8011ac0 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8011ab8:	2301      	movs	r3, #1
 8011aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8011abe:	e1c0      	b.n	8011e42 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011ac6:	b2db      	uxtb	r3, r3
 8011ac8:	2b04      	cmp	r3, #4
 8011aca:	d003      	beq.n	8011ad4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	2205      	movs	r2, #5
 8011ad0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	2200      	movs	r2, #0
 8011ad8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011ada:	68fb      	ldr	r3, [r7, #12]
 8011adc:	687a      	ldr	r2, [r7, #4]
 8011ade:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	887a      	ldrh	r2, [r7, #2]
 8011ae4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	887a      	ldrh	r2, [r7, #2]
 8011aec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	68ba      	ldr	r2, [r7, #8]
 8011af4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	887a      	ldrh	r2, [r7, #2]
 8011afa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	887a      	ldrh	r2, [r7, #2]
 8011b00:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	2200      	movs	r2, #0
 8011b06:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8011b08:	68fb      	ldr	r3, [r7, #12]
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	68db      	ldr	r3, [r3, #12]
 8011b12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011b16:	d802      	bhi.n	8011b1e <HAL_SPI_TransmitReceive+0xe6>
 8011b18:	8a3b      	ldrh	r3, [r7, #16]
 8011b1a:	2b01      	cmp	r3, #1
 8011b1c:	d908      	bls.n	8011b30 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	685a      	ldr	r2, [r3, #4]
 8011b24:	68fb      	ldr	r3, [r7, #12]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011b2c:	605a      	str	r2, [r3, #4]
 8011b2e:	e007      	b.n	8011b40 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	685a      	ldr	r2, [r3, #4]
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8011b3e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b4a:	2b40      	cmp	r3, #64	; 0x40
 8011b4c:	d007      	beq.n	8011b5e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	681a      	ldr	r2, [r3, #0]
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011b5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	68db      	ldr	r3, [r3, #12]
 8011b62:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011b66:	d97c      	bls.n	8011c62 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	685b      	ldr	r3, [r3, #4]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d002      	beq.n	8011b76 <HAL_SPI_TransmitReceive+0x13e>
 8011b70:	8a7b      	ldrh	r3, [r7, #18]
 8011b72:	2b01      	cmp	r3, #1
 8011b74:	d169      	bne.n	8011c4a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b7a:	881a      	ldrh	r2, [r3, #0]
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b86:	1c9a      	adds	r2, r3, #2
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011b90:	b29b      	uxth	r3, r3
 8011b92:	3b01      	subs	r3, #1
 8011b94:	b29a      	uxth	r2, r3
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011b9a:	e056      	b.n	8011c4a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	689b      	ldr	r3, [r3, #8]
 8011ba2:	f003 0302 	and.w	r3, r3, #2
 8011ba6:	2b02      	cmp	r3, #2
 8011ba8:	d11b      	bne.n	8011be2 <HAL_SPI_TransmitReceive+0x1aa>
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011bae:	b29b      	uxth	r3, r3
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d016      	beq.n	8011be2 <HAL_SPI_TransmitReceive+0x1aa>
 8011bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bb6:	2b01      	cmp	r3, #1
 8011bb8:	d113      	bne.n	8011be2 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011bbe:	881a      	ldrh	r2, [r3, #0]
 8011bc0:	68fb      	ldr	r3, [r7, #12]
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011bca:	1c9a      	adds	r2, r3, #2
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011bd4:	b29b      	uxth	r3, r3
 8011bd6:	3b01      	subs	r3, #1
 8011bd8:	b29a      	uxth	r2, r3
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011bde:	2300      	movs	r3, #0
 8011be0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	689b      	ldr	r3, [r3, #8]
 8011be8:	f003 0301 	and.w	r3, r3, #1
 8011bec:	2b01      	cmp	r3, #1
 8011bee:	d11c      	bne.n	8011c2a <HAL_SPI_TransmitReceive+0x1f2>
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011bf6:	b29b      	uxth	r3, r3
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d016      	beq.n	8011c2a <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	68da      	ldr	r2, [r3, #12]
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011c06:	b292      	uxth	r2, r2
 8011c08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011c0e:	1c9a      	adds	r2, r3, #2
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8011c14:	68fb      	ldr	r3, [r7, #12]
 8011c16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011c1a:	b29b      	uxth	r3, r3
 8011c1c:	3b01      	subs	r3, #1
 8011c1e:	b29a      	uxth	r2, r3
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011c26:	2301      	movs	r3, #1
 8011c28:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8011c2a:	f7fd f8cf 	bl	800edcc <HAL_GetTick>
 8011c2e:	4602      	mov	r2, r0
 8011c30:	69fb      	ldr	r3, [r7, #28]
 8011c32:	1ad3      	subs	r3, r2, r3
 8011c34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d807      	bhi.n	8011c4a <HAL_SPI_TransmitReceive+0x212>
 8011c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c40:	d003      	beq.n	8011c4a <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8011c42:	2303      	movs	r3, #3
 8011c44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8011c48:	e0fb      	b.n	8011e42 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011c4e:	b29b      	uxth	r3, r3
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d1a3      	bne.n	8011b9c <HAL_SPI_TransmitReceive+0x164>
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011c5a:	b29b      	uxth	r3, r3
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d19d      	bne.n	8011b9c <HAL_SPI_TransmitReceive+0x164>
 8011c60:	e0df      	b.n	8011e22 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	685b      	ldr	r3, [r3, #4]
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d003      	beq.n	8011c72 <HAL_SPI_TransmitReceive+0x23a>
 8011c6a:	8a7b      	ldrh	r3, [r7, #18]
 8011c6c:	2b01      	cmp	r3, #1
 8011c6e:	f040 80cb 	bne.w	8011e08 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011c76:	b29b      	uxth	r3, r3
 8011c78:	2b01      	cmp	r3, #1
 8011c7a:	d912      	bls.n	8011ca2 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011c7c:	68fb      	ldr	r3, [r7, #12]
 8011c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011c80:	881a      	ldrh	r2, [r3, #0]
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011c88:	68fb      	ldr	r3, [r7, #12]
 8011c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011c8c:	1c9a      	adds	r2, r3, #2
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011c96:	b29b      	uxth	r3, r3
 8011c98:	3b02      	subs	r3, #2
 8011c9a:	b29a      	uxth	r2, r3
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011ca0:	e0b2      	b.n	8011e08 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	330c      	adds	r3, #12
 8011cac:	7812      	ldrb	r2, [r2, #0]
 8011cae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011cb4:	1c5a      	adds	r2, r3, #1
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011cbe:	b29b      	uxth	r3, r3
 8011cc0:	3b01      	subs	r3, #1
 8011cc2:	b29a      	uxth	r2, r3
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011cc8:	e09e      	b.n	8011e08 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	681b      	ldr	r3, [r3, #0]
 8011cce:	689b      	ldr	r3, [r3, #8]
 8011cd0:	f003 0302 	and.w	r3, r3, #2
 8011cd4:	2b02      	cmp	r3, #2
 8011cd6:	d134      	bne.n	8011d42 <HAL_SPI_TransmitReceive+0x30a>
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011cdc:	b29b      	uxth	r3, r3
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d02f      	beq.n	8011d42 <HAL_SPI_TransmitReceive+0x30a>
 8011ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ce4:	2b01      	cmp	r3, #1
 8011ce6:	d12c      	bne.n	8011d42 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011cec:	b29b      	uxth	r3, r3
 8011cee:	2b01      	cmp	r3, #1
 8011cf0:	d912      	bls.n	8011d18 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011cf6:	881a      	ldrh	r2, [r3, #0]
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d02:	1c9a      	adds	r2, r3, #2
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011d0c:	b29b      	uxth	r3, r3
 8011d0e:	3b02      	subs	r3, #2
 8011d10:	b29a      	uxth	r2, r3
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011d16:	e012      	b.n	8011d3e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	330c      	adds	r3, #12
 8011d22:	7812      	ldrb	r2, [r2, #0]
 8011d24:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d2a:	1c5a      	adds	r2, r3, #1
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011d34:	b29b      	uxth	r3, r3
 8011d36:	3b01      	subs	r3, #1
 8011d38:	b29a      	uxth	r2, r3
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8011d3e:	2300      	movs	r3, #0
 8011d40:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	689b      	ldr	r3, [r3, #8]
 8011d48:	f003 0301 	and.w	r3, r3, #1
 8011d4c:	2b01      	cmp	r3, #1
 8011d4e:	d148      	bne.n	8011de2 <HAL_SPI_TransmitReceive+0x3aa>
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011d56:	b29b      	uxth	r3, r3
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d042      	beq.n	8011de2 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011d62:	b29b      	uxth	r3, r3
 8011d64:	2b01      	cmp	r3, #1
 8011d66:	d923      	bls.n	8011db0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	68da      	ldr	r2, [r3, #12]
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d72:	b292      	uxth	r2, r2
 8011d74:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d7a:	1c9a      	adds	r2, r3, #2
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011d86:	b29b      	uxth	r3, r3
 8011d88:	3b02      	subs	r3, #2
 8011d8a:	b29a      	uxth	r2, r3
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011d98:	b29b      	uxth	r3, r3
 8011d9a:	2b01      	cmp	r3, #1
 8011d9c:	d81f      	bhi.n	8011dde <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	685a      	ldr	r2, [r3, #4]
 8011da4:	68fb      	ldr	r3, [r7, #12]
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8011dac:	605a      	str	r2, [r3, #4]
 8011dae:	e016      	b.n	8011dde <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	f103 020c 	add.w	r2, r3, #12
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011dbc:	7812      	ldrb	r2, [r2, #0]
 8011dbe:	b2d2      	uxtb	r2, r2
 8011dc0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011dc6:	1c5a      	adds	r2, r3, #1
 8011dc8:	68fb      	ldr	r3, [r7, #12]
 8011dca:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011dd2:	b29b      	uxth	r3, r3
 8011dd4:	3b01      	subs	r3, #1
 8011dd6:	b29a      	uxth	r2, r3
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8011dde:	2301      	movs	r3, #1
 8011de0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8011de2:	f7fc fff3 	bl	800edcc <HAL_GetTick>
 8011de6:	4602      	mov	r2, r0
 8011de8:	69fb      	ldr	r3, [r7, #28]
 8011dea:	1ad3      	subs	r3, r2, r3
 8011dec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011dee:	429a      	cmp	r2, r3
 8011df0:	d803      	bhi.n	8011dfa <HAL_SPI_TransmitReceive+0x3c2>
 8011df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011df8:	d102      	bne.n	8011e00 <HAL_SPI_TransmitReceive+0x3c8>
 8011dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d103      	bne.n	8011e08 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8011e00:	2303      	movs	r3, #3
 8011e02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8011e06:	e01c      	b.n	8011e42 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8011e08:	68fb      	ldr	r3, [r7, #12]
 8011e0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011e0c:	b29b      	uxth	r3, r3
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	f47f af5b 	bne.w	8011cca <HAL_SPI_TransmitReceive+0x292>
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	f47f af54 	bne.w	8011cca <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8011e22:	69fa      	ldr	r2, [r7, #28]
 8011e24:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011e26:	68f8      	ldr	r0, [r7, #12]
 8011e28:	f000 fbcf 	bl	80125ca <SPI_EndRxTxTransaction>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d006      	beq.n	8011e40 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8011e32:	2301      	movs	r3, #1
 8011e34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8011e38:	68fb      	ldr	r3, [r7, #12]
 8011e3a:	2220      	movs	r2, #32
 8011e3c:	661a      	str	r2, [r3, #96]	; 0x60
 8011e3e:	e000      	b.n	8011e42 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8011e40:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	2201      	movs	r2, #1
 8011e46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	2200      	movs	r2, #0
 8011e4e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8011e52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8011e56:	4618      	mov	r0, r3
 8011e58:	3728      	adds	r7, #40	; 0x28
 8011e5a:	46bd      	mov	sp, r7
 8011e5c:	bd80      	pop	{r7, pc}
	...

08011e60 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8011e60:	b580      	push	{r7, lr}
 8011e62:	b086      	sub	sp, #24
 8011e64:	af00      	add	r7, sp, #0
 8011e66:	60f8      	str	r0, [r7, #12]
 8011e68:	60b9      	str	r1, [r7, #8]
 8011e6a:	607a      	str	r2, [r7, #4]
 8011e6c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8011e6e:	2300      	movs	r3, #0
 8011e70:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8011e72:	68fb      	ldr	r3, [r7, #12]
 8011e74:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8011e78:	2b01      	cmp	r3, #1
 8011e7a:	d101      	bne.n	8011e80 <HAL_SPI_TransmitReceive_DMA+0x20>
 8011e7c:	2302      	movs	r3, #2
 8011e7e:	e16c      	b.n	801215a <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	2201      	movs	r2, #1
 8011e84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011e8e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8011e90:	68fb      	ldr	r3, [r7, #12]
 8011e92:	685b      	ldr	r3, [r3, #4]
 8011e94:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8011e96:	7dbb      	ldrb	r3, [r7, #22]
 8011e98:	2b01      	cmp	r3, #1
 8011e9a:	d00d      	beq.n	8011eb8 <HAL_SPI_TransmitReceive_DMA+0x58>
 8011e9c:	693b      	ldr	r3, [r7, #16]
 8011e9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8011ea2:	d106      	bne.n	8011eb2 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8011ea4:	68fb      	ldr	r3, [r7, #12]
 8011ea6:	689b      	ldr	r3, [r3, #8]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d102      	bne.n	8011eb2 <HAL_SPI_TransmitReceive_DMA+0x52>
 8011eac:	7dbb      	ldrb	r3, [r7, #22]
 8011eae:	2b04      	cmp	r3, #4
 8011eb0:	d002      	beq.n	8011eb8 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8011eb2:	2302      	movs	r3, #2
 8011eb4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011eb6:	e14b      	b.n	8012150 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8011eb8:	68bb      	ldr	r3, [r7, #8]
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d005      	beq.n	8011eca <HAL_SPI_TransmitReceive_DMA+0x6a>
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d002      	beq.n	8011eca <HAL_SPI_TransmitReceive_DMA+0x6a>
 8011ec4:	887b      	ldrh	r3, [r7, #2]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d102      	bne.n	8011ed0 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8011eca:	2301      	movs	r3, #1
 8011ecc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8011ece:	e13f      	b.n	8012150 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8011ed6:	b2db      	uxtb	r3, r3
 8011ed8:	2b04      	cmp	r3, #4
 8011eda:	d003      	beq.n	8011ee4 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	2205      	movs	r2, #5
 8011ee0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	2200      	movs	r2, #0
 8011ee8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8011eea:	68fb      	ldr	r3, [r7, #12]
 8011eec:	68ba      	ldr	r2, [r7, #8]
 8011eee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	887a      	ldrh	r2, [r7, #2]
 8011ef4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	887a      	ldrh	r2, [r7, #2]
 8011efa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	687a      	ldr	r2, [r7, #4]
 8011f00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	887a      	ldrh	r2, [r7, #2]
 8011f06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	887a      	ldrh	r2, [r7, #2]
 8011f0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	2200      	movs	r2, #0
 8011f16:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	685a      	ldr	r2, [r3, #4]
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8011f2c:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	68db      	ldr	r3, [r3, #12]
 8011f32:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8011f36:	d908      	bls.n	8011f4a <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	685a      	ldr	r2, [r3, #4]
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011f46:	605a      	str	r2, [r3, #4]
 8011f48:	e06f      	b.n	801202a <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	685a      	ldr	r2, [r3, #4]
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8011f58:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f5e:	699b      	ldr	r3, [r3, #24]
 8011f60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011f64:	d126      	bne.n	8011fb4 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8011f66:	68fb      	ldr	r3, [r7, #12]
 8011f68:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8011f6a:	f003 0301 	and.w	r3, r3, #1
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d10f      	bne.n	8011f92 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	685a      	ldr	r2, [r3, #4]
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8011f80:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011f86:	b29b      	uxth	r3, r3
 8011f88:	085b      	lsrs	r3, r3, #1
 8011f8a:	b29a      	uxth	r2, r3
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8011f90:	e010      	b.n	8011fb4 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	685a      	ldr	r2, [r3, #4]
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8011fa0:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8011fa6:	b29b      	uxth	r3, r3
 8011fa8:	085b      	lsrs	r3, r3, #1
 8011faa:	b29b      	uxth	r3, r3
 8011fac:	3301      	adds	r3, #1
 8011fae:	b29a      	uxth	r2, r3
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8011fb4:	68fb      	ldr	r3, [r7, #12]
 8011fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011fb8:	699b      	ldr	r3, [r3, #24]
 8011fba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011fbe:	d134      	bne.n	801202a <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	685a      	ldr	r2, [r3, #4]
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011fce:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011fd6:	b29b      	uxth	r3, r3
 8011fd8:	f003 0301 	and.w	r3, r3, #1
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d111      	bne.n	8012004 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	685a      	ldr	r2, [r3, #4]
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	681b      	ldr	r3, [r3, #0]
 8011fea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011fee:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8011ff0:	68fb      	ldr	r3, [r7, #12]
 8011ff2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8011ff6:	b29b      	uxth	r3, r3
 8011ff8:	085b      	lsrs	r3, r3, #1
 8011ffa:	b29a      	uxth	r2, r3
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8012002:	e012      	b.n	801202a <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	685a      	ldr	r2, [r3, #4]
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8012012:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 801201a:	b29b      	uxth	r3, r3
 801201c:	085b      	lsrs	r3, r3, #1
 801201e:	b29b      	uxth	r3, r3
 8012020:	3301      	adds	r3, #1
 8012022:	b29a      	uxth	r2, r3
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8012030:	b2db      	uxtb	r3, r3
 8012032:	2b04      	cmp	r3, #4
 8012034:	d108      	bne.n	8012048 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801203a:	4a4a      	ldr	r2, [pc, #296]	; (8012164 <HAL_SPI_TransmitReceive_DMA+0x304>)
 801203c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012042:	4a49      	ldr	r2, [pc, #292]	; (8012168 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8012044:	63da      	str	r2, [r3, #60]	; 0x3c
 8012046:	e007      	b.n	8012058 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801204c:	4a47      	ldr	r2, [pc, #284]	; (801216c <HAL_SPI_TransmitReceive_DMA+0x30c>)
 801204e:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012054:	4a46      	ldr	r2, [pc, #280]	; (8012170 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8012056:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801205c:	4a45      	ldr	r2, [pc, #276]	; (8012174 <HAL_SPI_TransmitReceive_DMA+0x314>)
 801205e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012064:	2200      	movs	r2, #0
 8012066:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	330c      	adds	r3, #12
 8012072:	4619      	mov	r1, r3
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012078:	461a      	mov	r2, r3
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8012080:	b29b      	uxth	r3, r3
 8012082:	f7fd f86f 	bl	800f164 <HAL_DMA_Start_IT>
 8012086:	4603      	mov	r3, r0
 8012088:	2b00      	cmp	r3, #0
 801208a:	d00c      	beq.n	80120a6 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801208c:	68fb      	ldr	r3, [r7, #12]
 801208e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012090:	f043 0210 	orr.w	r2, r3, #16
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8012098:	2301      	movs	r3, #1
 801209a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 801209c:	68fb      	ldr	r3, [r7, #12]
 801209e:	2201      	movs	r2, #1
 80120a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80120a4:	e054      	b.n	8012150 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80120a6:	68fb      	ldr	r3, [r7, #12]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	685a      	ldr	r2, [r3, #4]
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	f042 0201 	orr.w	r2, r2, #1
 80120b4:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80120b6:	68fb      	ldr	r3, [r7, #12]
 80120b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120ba:	2200      	movs	r2, #0
 80120bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120c2:	2200      	movs	r2, #0
 80120c4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120ca:	2200      	movs	r2, #0
 80120cc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120d2:	2200      	movs	r2, #0
 80120d4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80120de:	4619      	mov	r1, r3
 80120e0:	68fb      	ldr	r3, [r7, #12]
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	330c      	adds	r3, #12
 80120e6:	461a      	mov	r2, r3
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80120ec:	b29b      	uxth	r3, r3
 80120ee:	f7fd f839 	bl	800f164 <HAL_DMA_Start_IT>
 80120f2:	4603      	mov	r3, r0
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d00c      	beq.n	8012112 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80120f8:	68fb      	ldr	r3, [r7, #12]
 80120fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80120fc:	f043 0210 	orr.w	r2, r3, #16
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8012104:	2301      	movs	r3, #1
 8012106:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	2201      	movs	r2, #1
 801210c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8012110:	e01e      	b.n	8012150 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801211c:	2b40      	cmp	r3, #64	; 0x40
 801211e:	d007      	beq.n	8012130 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	681a      	ldr	r2, [r3, #0]
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801212e:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	685a      	ldr	r2, [r3, #4]
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	f042 0220 	orr.w	r2, r2, #32
 801213e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	685a      	ldr	r2, [r3, #4]
 8012146:	68fb      	ldr	r3, [r7, #12]
 8012148:	681b      	ldr	r3, [r3, #0]
 801214a:	f042 0202 	orr.w	r2, r2, #2
 801214e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	2200      	movs	r2, #0
 8012154:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8012158:	7dfb      	ldrb	r3, [r7, #23]
}
 801215a:	4618      	mov	r0, r3
 801215c:	3718      	adds	r7, #24
 801215e:	46bd      	mov	sp, r7
 8012160:	bd80      	pop	{r7, pc}
 8012162:	bf00      	nop
 8012164:	080122f5 	.word	0x080122f5
 8012168:	080121dd 	.word	0x080121dd
 801216c:	08012311 	.word	0x08012311
 8012170:	08012263 	.word	0x08012263
 8012174:	0801232d 	.word	0x0801232d

08012178 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8012178:	b480      	push	{r7}
 801217a:	b083      	sub	sp, #12
 801217c:	af00      	add	r7, sp, #0
 801217e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8012180:	bf00      	nop
 8012182:	370c      	adds	r7, #12
 8012184:	46bd      	mov	sp, r7
 8012186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801218a:	4770      	bx	lr

0801218c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801218c:	b480      	push	{r7}
 801218e:	b083      	sub	sp, #12
 8012190:	af00      	add	r7, sp, #0
 8012192:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8012194:	bf00      	nop
 8012196:	370c      	adds	r7, #12
 8012198:	46bd      	mov	sp, r7
 801219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801219e:	4770      	bx	lr

080121a0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80121a0:	b480      	push	{r7}
 80121a2:	b083      	sub	sp, #12
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80121a8:	bf00      	nop
 80121aa:	370c      	adds	r7, #12
 80121ac:	46bd      	mov	sp, r7
 80121ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b2:	4770      	bx	lr

080121b4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80121b4:	b480      	push	{r7}
 80121b6:	b083      	sub	sp, #12
 80121b8:	af00      	add	r7, sp, #0
 80121ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80121bc:	bf00      	nop
 80121be:	370c      	adds	r7, #12
 80121c0:	46bd      	mov	sp, r7
 80121c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c6:	4770      	bx	lr

080121c8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80121c8:	b480      	push	{r7}
 80121ca:	b083      	sub	sp, #12
 80121cc:	af00      	add	r7, sp, #0
 80121ce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80121d0:	bf00      	nop
 80121d2:	370c      	adds	r7, #12
 80121d4:	46bd      	mov	sp, r7
 80121d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121da:	4770      	bx	lr

080121dc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80121dc:	b580      	push	{r7, lr}
 80121de:	b084      	sub	sp, #16
 80121e0:	af00      	add	r7, sp, #0
 80121e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80121e8:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80121ea:	f7fc fdef 	bl	800edcc <HAL_GetTick>
 80121ee:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	681b      	ldr	r3, [r3, #0]
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80121fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80121fe:	d02a      	beq.n	8012256 <SPI_DMAReceiveCplt+0x7a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	685a      	ldr	r2, [r3, #4]
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	f022 0220 	bic.w	r2, r2, #32
 801220e:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	685a      	ldr	r2, [r3, #4]
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	f022 0203 	bic.w	r2, r2, #3
 801221e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8012220:	68ba      	ldr	r2, [r7, #8]
 8012222:	2164      	movs	r1, #100	; 0x64
 8012224:	68f8      	ldr	r0, [r7, #12]
 8012226:	f000 f978 	bl	801251a <SPI_EndRxTransaction>
 801222a:	4603      	mov	r3, r0
 801222c:	2b00      	cmp	r3, #0
 801222e:	d002      	beq.n	8012236 <SPI_DMAReceiveCplt+0x5a>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	2220      	movs	r2, #32
 8012234:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	2200      	movs	r2, #0
 801223a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	2201      	movs	r2, #1
 8012242:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801224a:	2b00      	cmp	r3, #0
 801224c:	d003      	beq.n	8012256 <SPI_DMAReceiveCplt+0x7a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801224e:	68f8      	ldr	r0, [r7, #12]
 8012250:	f7ff ffba 	bl	80121c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8012254:	e002      	b.n	801225c <SPI_DMAReceiveCplt+0x80>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8012256:	68f8      	ldr	r0, [r7, #12]
 8012258:	f7ff ff8e 	bl	8012178 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801225c:	3710      	adds	r7, #16
 801225e:	46bd      	mov	sp, r7
 8012260:	bd80      	pop	{r7, pc}

08012262 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8012262:	b580      	push	{r7, lr}
 8012264:	b084      	sub	sp, #16
 8012266:	af00      	add	r7, sp, #0
 8012268:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801226e:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012270:	f7fc fdac 	bl	800edcc <HAL_GetTick>
 8012274:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012280:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012284:	d030      	beq.n	80122e8 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	685a      	ldr	r2, [r3, #4]
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	f022 0220 	bic.w	r2, r2, #32
 8012294:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8012296:	68ba      	ldr	r2, [r7, #8]
 8012298:	2164      	movs	r1, #100	; 0x64
 801229a:	68f8      	ldr	r0, [r7, #12]
 801229c:	f000 f995 	bl	80125ca <SPI_EndRxTxTransaction>
 80122a0:	4603      	mov	r3, r0
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d005      	beq.n	80122b2 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80122aa:	f043 0220 	orr.w	r2, r3, #32
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	685a      	ldr	r2, [r3, #4]
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	f022 0203 	bic.w	r2, r2, #3
 80122c0:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	2200      	movs	r2, #0
 80122c6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	2200      	movs	r2, #0
 80122cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	2201      	movs	r2, #1
 80122d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d003      	beq.n	80122e8 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80122e0:	68f8      	ldr	r0, [r7, #12]
 80122e2:	f7ff ff71 	bl	80121c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80122e6:	e002      	b.n	80122ee <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80122e8:	68f8      	ldr	r0, [r7, #12]
 80122ea:	f7ff ff4f 	bl	801218c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80122ee:	3710      	adds	r7, #16
 80122f0:	46bd      	mov	sp, r7
 80122f2:	bd80      	pop	{r7, pc}

080122f4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	b084      	sub	sp, #16
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012300:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8012302:	68f8      	ldr	r0, [r7, #12]
 8012304:	f7ff ff4c 	bl	80121a0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012308:	bf00      	nop
 801230a:	3710      	adds	r7, #16
 801230c:	46bd      	mov	sp, r7
 801230e:	bd80      	pop	{r7, pc}

08012310 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b084      	sub	sp, #16
 8012314:	af00      	add	r7, sp, #0
 8012316:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801231c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 801231e:	68f8      	ldr	r0, [r7, #12]
 8012320:	f7ff ff48 	bl	80121b4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012324:	bf00      	nop
 8012326:	3710      	adds	r7, #16
 8012328:	46bd      	mov	sp, r7
 801232a:	bd80      	pop	{r7, pc}

0801232c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 801232c:	b580      	push	{r7, lr}
 801232e:	b084      	sub	sp, #16
 8012330:	af00      	add	r7, sp, #0
 8012332:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012338:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	685a      	ldr	r2, [r3, #4]
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	f022 0203 	bic.w	r2, r2, #3
 8012348:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801234e:	f043 0210 	orr.w	r2, r3, #16
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	2201      	movs	r2, #1
 801235a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801235e:	68f8      	ldr	r0, [r7, #12]
 8012360:	f7ff ff32 	bl	80121c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012364:	bf00      	nop
 8012366:	3710      	adds	r7, #16
 8012368:	46bd      	mov	sp, r7
 801236a:	bd80      	pop	{r7, pc}

0801236c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b084      	sub	sp, #16
 8012370:	af00      	add	r7, sp, #0
 8012372:	60f8      	str	r0, [r7, #12]
 8012374:	60b9      	str	r1, [r7, #8]
 8012376:	603b      	str	r3, [r7, #0]
 8012378:	4613      	mov	r3, r2
 801237a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801237c:	e04c      	b.n	8012418 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 801237e:	683b      	ldr	r3, [r7, #0]
 8012380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012384:	d048      	beq.n	8012418 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8012386:	f7fc fd21 	bl	800edcc <HAL_GetTick>
 801238a:	4602      	mov	r2, r0
 801238c:	69bb      	ldr	r3, [r7, #24]
 801238e:	1ad3      	subs	r3, r2, r3
 8012390:	683a      	ldr	r2, [r7, #0]
 8012392:	429a      	cmp	r2, r3
 8012394:	d902      	bls.n	801239c <SPI_WaitFlagStateUntilTimeout+0x30>
 8012396:	683b      	ldr	r3, [r7, #0]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d13d      	bne.n	8012418 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	685a      	ldr	r2, [r3, #4]
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80123aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	685b      	ldr	r3, [r3, #4]
 80123b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80123b4:	d111      	bne.n	80123da <SPI_WaitFlagStateUntilTimeout+0x6e>
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	689b      	ldr	r3, [r3, #8]
 80123ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80123be:	d004      	beq.n	80123ca <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	689b      	ldr	r3, [r3, #8]
 80123c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80123c8:	d107      	bne.n	80123da <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	681a      	ldr	r2, [r3, #0]
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80123d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80123de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80123e2:	d10f      	bne.n	8012404 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	681a      	ldr	r2, [r3, #0]
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80123f2:	601a      	str	r2, [r3, #0]
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	681a      	ldr	r2, [r3, #0]
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8012402:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8012404:	68fb      	ldr	r3, [r7, #12]
 8012406:	2201      	movs	r2, #1
 8012408:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	2200      	movs	r2, #0
 8012410:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8012414:	2303      	movs	r3, #3
 8012416:	e00f      	b.n	8012438 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	689a      	ldr	r2, [r3, #8]
 801241e:	68bb      	ldr	r3, [r7, #8]
 8012420:	4013      	ands	r3, r2
 8012422:	68ba      	ldr	r2, [r7, #8]
 8012424:	429a      	cmp	r2, r3
 8012426:	bf0c      	ite	eq
 8012428:	2301      	moveq	r3, #1
 801242a:	2300      	movne	r3, #0
 801242c:	b2db      	uxtb	r3, r3
 801242e:	461a      	mov	r2, r3
 8012430:	79fb      	ldrb	r3, [r7, #7]
 8012432:	429a      	cmp	r2, r3
 8012434:	d1a3      	bne.n	801237e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8012436:	2300      	movs	r3, #0
}
 8012438:	4618      	mov	r0, r3
 801243a:	3710      	adds	r7, #16
 801243c:	46bd      	mov	sp, r7
 801243e:	bd80      	pop	{r7, pc}

08012440 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8012440:	b580      	push	{r7, lr}
 8012442:	b084      	sub	sp, #16
 8012444:	af00      	add	r7, sp, #0
 8012446:	60f8      	str	r0, [r7, #12]
 8012448:	60b9      	str	r1, [r7, #8]
 801244a:	607a      	str	r2, [r7, #4]
 801244c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 801244e:	e057      	b.n	8012500 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8012450:	68bb      	ldr	r3, [r7, #8]
 8012452:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8012456:	d106      	bne.n	8012466 <SPI_WaitFifoStateUntilTimeout+0x26>
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d103      	bne.n	8012466 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	330c      	adds	r3, #12
 8012464:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8012466:	683b      	ldr	r3, [r7, #0]
 8012468:	f1b3 3fff 	cmp.w	r3, #4294967295
 801246c:	d048      	beq.n	8012500 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 801246e:	f7fc fcad 	bl	800edcc <HAL_GetTick>
 8012472:	4602      	mov	r2, r0
 8012474:	69bb      	ldr	r3, [r7, #24]
 8012476:	1ad3      	subs	r3, r2, r3
 8012478:	683a      	ldr	r2, [r7, #0]
 801247a:	429a      	cmp	r2, r3
 801247c:	d902      	bls.n	8012484 <SPI_WaitFifoStateUntilTimeout+0x44>
 801247e:	683b      	ldr	r3, [r7, #0]
 8012480:	2b00      	cmp	r3, #0
 8012482:	d13d      	bne.n	8012500 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	685a      	ldr	r2, [r3, #4]
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8012492:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	685b      	ldr	r3, [r3, #4]
 8012498:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801249c:	d111      	bne.n	80124c2 <SPI_WaitFifoStateUntilTimeout+0x82>
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	689b      	ldr	r3, [r3, #8]
 80124a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80124a6:	d004      	beq.n	80124b2 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80124a8:	68fb      	ldr	r3, [r7, #12]
 80124aa:	689b      	ldr	r3, [r3, #8]
 80124ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80124b0:	d107      	bne.n	80124c2 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	681a      	ldr	r2, [r3, #0]
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80124c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80124c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80124ca:	d10f      	bne.n	80124ec <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	681a      	ldr	r2, [r3, #0]
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80124da:	601a      	str	r2, [r3, #0]
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	681a      	ldr	r2, [r3, #0]
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80124ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	2201      	movs	r2, #1
 80124f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	2200      	movs	r2, #0
 80124f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80124fc:	2303      	movs	r3, #3
 80124fe:	e008      	b.n	8012512 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	689a      	ldr	r2, [r3, #8]
 8012506:	68bb      	ldr	r3, [r7, #8]
 8012508:	4013      	ands	r3, r2
 801250a:	687a      	ldr	r2, [r7, #4]
 801250c:	429a      	cmp	r2, r3
 801250e:	d19f      	bne.n	8012450 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8012510:	2300      	movs	r3, #0
}
 8012512:	4618      	mov	r0, r3
 8012514:	3710      	adds	r7, #16
 8012516:	46bd      	mov	sp, r7
 8012518:	bd80      	pop	{r7, pc}

0801251a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 801251a:	b580      	push	{r7, lr}
 801251c:	b086      	sub	sp, #24
 801251e:	af02      	add	r7, sp, #8
 8012520:	60f8      	str	r0, [r7, #12]
 8012522:	60b9      	str	r1, [r7, #8]
 8012524:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012526:	68fb      	ldr	r3, [r7, #12]
 8012528:	685b      	ldr	r3, [r3, #4]
 801252a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801252e:	d111      	bne.n	8012554 <SPI_EndRxTransaction+0x3a>
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	689b      	ldr	r3, [r3, #8]
 8012534:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012538:	d004      	beq.n	8012544 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801253a:	68fb      	ldr	r3, [r7, #12]
 801253c:	689b      	ldr	r3, [r3, #8]
 801253e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012542:	d107      	bne.n	8012554 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	681a      	ldr	r2, [r3, #0]
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012552:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	9300      	str	r3, [sp, #0]
 8012558:	68bb      	ldr	r3, [r7, #8]
 801255a:	2200      	movs	r2, #0
 801255c:	2180      	movs	r1, #128	; 0x80
 801255e:	68f8      	ldr	r0, [r7, #12]
 8012560:	f7ff ff04 	bl	801236c <SPI_WaitFlagStateUntilTimeout>
 8012564:	4603      	mov	r3, r0
 8012566:	2b00      	cmp	r3, #0
 8012568:	d007      	beq.n	801257a <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801256e:	f043 0220 	orr.w	r2, r3, #32
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8012576:	2303      	movs	r3, #3
 8012578:	e023      	b.n	80125c2 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801257a:	68fb      	ldr	r3, [r7, #12]
 801257c:	685b      	ldr	r3, [r3, #4]
 801257e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012582:	d11d      	bne.n	80125c0 <SPI_EndRxTransaction+0xa6>
 8012584:	68fb      	ldr	r3, [r7, #12]
 8012586:	689b      	ldr	r3, [r3, #8]
 8012588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801258c:	d004      	beq.n	8012598 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	689b      	ldr	r3, [r3, #8]
 8012592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012596:	d113      	bne.n	80125c0 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	9300      	str	r3, [sp, #0]
 801259c:	68bb      	ldr	r3, [r7, #8]
 801259e:	2200      	movs	r2, #0
 80125a0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80125a4:	68f8      	ldr	r0, [r7, #12]
 80125a6:	f7ff ff4b 	bl	8012440 <SPI_WaitFifoStateUntilTimeout>
 80125aa:	4603      	mov	r3, r0
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d007      	beq.n	80125c0 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80125b4:	f043 0220 	orr.w	r2, r3, #32
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80125bc:	2303      	movs	r3, #3
 80125be:	e000      	b.n	80125c2 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80125c0:	2300      	movs	r3, #0
}
 80125c2:	4618      	mov	r0, r3
 80125c4:	3710      	adds	r7, #16
 80125c6:	46bd      	mov	sp, r7
 80125c8:	bd80      	pop	{r7, pc}

080125ca <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80125ca:	b580      	push	{r7, lr}
 80125cc:	b086      	sub	sp, #24
 80125ce:	af02      	add	r7, sp, #8
 80125d0:	60f8      	str	r0, [r7, #12]
 80125d2:	60b9      	str	r1, [r7, #8]
 80125d4:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	9300      	str	r3, [sp, #0]
 80125da:	68bb      	ldr	r3, [r7, #8]
 80125dc:	2200      	movs	r2, #0
 80125de:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80125e2:	68f8      	ldr	r0, [r7, #12]
 80125e4:	f7ff ff2c 	bl	8012440 <SPI_WaitFifoStateUntilTimeout>
 80125e8:	4603      	mov	r3, r0
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d007      	beq.n	80125fe <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80125f2:	f043 0220 	orr.w	r2, r3, #32
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80125fa:	2303      	movs	r3, #3
 80125fc:	e027      	b.n	801264e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	9300      	str	r3, [sp, #0]
 8012602:	68bb      	ldr	r3, [r7, #8]
 8012604:	2200      	movs	r2, #0
 8012606:	2180      	movs	r1, #128	; 0x80
 8012608:	68f8      	ldr	r0, [r7, #12]
 801260a:	f7ff feaf 	bl	801236c <SPI_WaitFlagStateUntilTimeout>
 801260e:	4603      	mov	r3, r0
 8012610:	2b00      	cmp	r3, #0
 8012612:	d007      	beq.n	8012624 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012618:	f043 0220 	orr.w	r2, r3, #32
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8012620:	2303      	movs	r3, #3
 8012622:	e014      	b.n	801264e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	9300      	str	r3, [sp, #0]
 8012628:	68bb      	ldr	r3, [r7, #8]
 801262a:	2200      	movs	r2, #0
 801262c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8012630:	68f8      	ldr	r0, [r7, #12]
 8012632:	f7ff ff05 	bl	8012440 <SPI_WaitFifoStateUntilTimeout>
 8012636:	4603      	mov	r3, r0
 8012638:	2b00      	cmp	r3, #0
 801263a:	d007      	beq.n	801264c <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012640:	f043 0220 	orr.w	r2, r3, #32
 8012644:	68fb      	ldr	r3, [r7, #12]
 8012646:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8012648:	2303      	movs	r3, #3
 801264a:	e000      	b.n	801264e <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 801264c:	2300      	movs	r3, #0
}
 801264e:	4618      	mov	r0, r3
 8012650:	3710      	adds	r7, #16
 8012652:	46bd      	mov	sp, r7
 8012654:	bd80      	pop	{r7, pc}

08012656 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012656:	b580      	push	{r7, lr}
 8012658:	b082      	sub	sp, #8
 801265a:	af00      	add	r7, sp, #0
 801265c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d101      	bne.n	8012668 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012664:	2301      	movs	r3, #1
 8012666:	e040      	b.n	80126ea <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801266c:	2b00      	cmp	r3, #0
 801266e:	d106      	bne.n	801267e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	2200      	movs	r2, #0
 8012674:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012678:	6878      	ldr	r0, [r7, #4]
 801267a:	f7fc fa43 	bl	800eb04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	2224      	movs	r2, #36	; 0x24
 8012682:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	681a      	ldr	r2, [r3, #0]
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	f022 0201 	bic.w	r2, r2, #1
 8012692:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012694:	6878      	ldr	r0, [r7, #4]
 8012696:	f000 fab9 	bl	8012c0c <UART_SetConfig>
 801269a:	4603      	mov	r3, r0
 801269c:	2b01      	cmp	r3, #1
 801269e:	d101      	bne.n	80126a4 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80126a0:	2301      	movs	r3, #1
 80126a2:	e022      	b.n	80126ea <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d002      	beq.n	80126b2 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80126ac:	6878      	ldr	r0, [r7, #4]
 80126ae:	f000 fd57 	bl	8013160 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	685a      	ldr	r2, [r3, #4]
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80126c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	689a      	ldr	r2, [r3, #8]
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80126d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	681a      	ldr	r2, [r3, #0]
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	f042 0201 	orr.w	r2, r2, #1
 80126e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80126e2:	6878      	ldr	r0, [r7, #4]
 80126e4:	f000 fdde 	bl	80132a4 <UART_CheckIdleState>
 80126e8:	4603      	mov	r3, r0
}
 80126ea:	4618      	mov	r0, r3
 80126ec:	3708      	adds	r7, #8
 80126ee:	46bd      	mov	sp, r7
 80126f0:	bd80      	pop	{r7, pc}
	...

080126f4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80126f4:	b480      	push	{r7}
 80126f6:	b085      	sub	sp, #20
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	60f8      	str	r0, [r7, #12]
 80126fc:	60b9      	str	r1, [r7, #8]
 80126fe:	4613      	mov	r3, r2
 8012700:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8012702:	68fb      	ldr	r3, [r7, #12]
 8012704:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012706:	2b20      	cmp	r3, #32
 8012708:	f040 808a 	bne.w	8012820 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 801270c:	68bb      	ldr	r3, [r7, #8]
 801270e:	2b00      	cmp	r3, #0
 8012710:	d002      	beq.n	8012718 <HAL_UART_Receive_IT+0x24>
 8012712:	88fb      	ldrh	r3, [r7, #6]
 8012714:	2b00      	cmp	r3, #0
 8012716:	d101      	bne.n	801271c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8012718:	2301      	movs	r3, #1
 801271a:	e082      	b.n	8012822 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8012722:	2b01      	cmp	r3, #1
 8012724:	d101      	bne.n	801272a <HAL_UART_Receive_IT+0x36>
 8012726:	2302      	movs	r3, #2
 8012728:	e07b      	b.n	8012822 <HAL_UART_Receive_IT+0x12e>
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	2201      	movs	r2, #1
 801272e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	68ba      	ldr	r2, [r7, #8]
 8012736:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	88fa      	ldrh	r2, [r7, #6]
 801273c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	88fa      	ldrh	r2, [r7, #6]
 8012744:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	2200      	movs	r2, #0
 801274c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	689b      	ldr	r3, [r3, #8]
 8012752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012756:	d10e      	bne.n	8012776 <HAL_UART_Receive_IT+0x82>
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	691b      	ldr	r3, [r3, #16]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d105      	bne.n	801276c <HAL_UART_Receive_IT+0x78>
 8012760:	68fb      	ldr	r3, [r7, #12]
 8012762:	f240 12ff 	movw	r2, #511	; 0x1ff
 8012766:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 801276a:	e02d      	b.n	80127c8 <HAL_UART_Receive_IT+0xd4>
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	22ff      	movs	r2, #255	; 0xff
 8012770:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012774:	e028      	b.n	80127c8 <HAL_UART_Receive_IT+0xd4>
 8012776:	68fb      	ldr	r3, [r7, #12]
 8012778:	689b      	ldr	r3, [r3, #8]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d10d      	bne.n	801279a <HAL_UART_Receive_IT+0xa6>
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	691b      	ldr	r3, [r3, #16]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d104      	bne.n	8012790 <HAL_UART_Receive_IT+0x9c>
 8012786:	68fb      	ldr	r3, [r7, #12]
 8012788:	22ff      	movs	r2, #255	; 0xff
 801278a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 801278e:	e01b      	b.n	80127c8 <HAL_UART_Receive_IT+0xd4>
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	227f      	movs	r2, #127	; 0x7f
 8012794:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8012798:	e016      	b.n	80127c8 <HAL_UART_Receive_IT+0xd4>
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	689b      	ldr	r3, [r3, #8]
 801279e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80127a2:	d10d      	bne.n	80127c0 <HAL_UART_Receive_IT+0xcc>
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	691b      	ldr	r3, [r3, #16]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d104      	bne.n	80127b6 <HAL_UART_Receive_IT+0xc2>
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	227f      	movs	r2, #127	; 0x7f
 80127b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80127b4:	e008      	b.n	80127c8 <HAL_UART_Receive_IT+0xd4>
 80127b6:	68fb      	ldr	r3, [r7, #12]
 80127b8:	223f      	movs	r2, #63	; 0x3f
 80127ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80127be:	e003      	b.n	80127c8 <HAL_UART_Receive_IT+0xd4>
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	2200      	movs	r2, #0
 80127c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80127c8:	68fb      	ldr	r3, [r7, #12]
 80127ca:	2200      	movs	r2, #0
 80127cc:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	2222      	movs	r2, #34	; 0x22
 80127d2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	689a      	ldr	r2, [r3, #8]
 80127da:	68fb      	ldr	r3, [r7, #12]
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	f042 0201 	orr.w	r2, r2, #1
 80127e2:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80127e4:	68fb      	ldr	r3, [r7, #12]
 80127e6:	689b      	ldr	r3, [r3, #8]
 80127e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80127ec:	d107      	bne.n	80127fe <HAL_UART_Receive_IT+0x10a>
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	691b      	ldr	r3, [r3, #16]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d103      	bne.n	80127fe <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	4a0d      	ldr	r2, [pc, #52]	; (8012830 <HAL_UART_Receive_IT+0x13c>)
 80127fa:	661a      	str	r2, [r3, #96]	; 0x60
 80127fc:	e002      	b.n	8012804 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80127fe:	68fb      	ldr	r3, [r7, #12]
 8012800:	4a0c      	ldr	r2, [pc, #48]	; (8012834 <HAL_UART_Receive_IT+0x140>)
 8012802:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	2200      	movs	r2, #0
 8012808:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	681a      	ldr	r2, [r3, #0]
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 801281a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 801281c:	2300      	movs	r3, #0
 801281e:	e000      	b.n	8012822 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8012820:	2302      	movs	r3, #2
  }
}
 8012822:	4618      	mov	r0, r3
 8012824:	3714      	adds	r7, #20
 8012826:	46bd      	mov	sp, r7
 8012828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801282c:	4770      	bx	lr
 801282e:	bf00      	nop
 8012830:	08013677 	.word	0x08013677
 8012834:	080135d1 	.word	0x080135d1

08012838 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012838:	b580      	push	{r7, lr}
 801283a:	b084      	sub	sp, #16
 801283c:	af00      	add	r7, sp, #0
 801283e:	60f8      	str	r0, [r7, #12]
 8012840:	60b9      	str	r1, [r7, #8]
 8012842:	4613      	mov	r3, r2
 8012844:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801284a:	2b20      	cmp	r3, #32
 801284c:	d164      	bne.n	8012918 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 801284e:	68bb      	ldr	r3, [r7, #8]
 8012850:	2b00      	cmp	r3, #0
 8012852:	d002      	beq.n	801285a <HAL_UART_Transmit_DMA+0x22>
 8012854:	88fb      	ldrh	r3, [r7, #6]
 8012856:	2b00      	cmp	r3, #0
 8012858:	d101      	bne.n	801285e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 801285a:	2301      	movs	r3, #1
 801285c:	e05d      	b.n	801291a <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8012864:	2b01      	cmp	r3, #1
 8012866:	d101      	bne.n	801286c <HAL_UART_Transmit_DMA+0x34>
 8012868:	2302      	movs	r3, #2
 801286a:	e056      	b.n	801291a <HAL_UART_Transmit_DMA+0xe2>
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	2201      	movs	r2, #1
 8012870:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	68ba      	ldr	r2, [r7, #8]
 8012878:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	88fa      	ldrh	r2, [r7, #6]
 801287e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	88fa      	ldrh	r2, [r7, #6]
 8012886:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	2200      	movs	r2, #0
 801288e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	2221      	movs	r2, #33	; 0x21
 8012894:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8012896:	68fb      	ldr	r3, [r7, #12]
 8012898:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801289a:	2b00      	cmp	r3, #0
 801289c:	d02a      	beq.n	80128f4 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801289e:	68fb      	ldr	r3, [r7, #12]
 80128a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80128a2:	4a20      	ldr	r2, [pc, #128]	; (8012924 <HAL_UART_Transmit_DMA+0xec>)
 80128a4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80128aa:	4a1f      	ldr	r2, [pc, #124]	; (8012928 <HAL_UART_Transmit_DMA+0xf0>)
 80128ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80128b2:	4a1e      	ldr	r2, [pc, #120]	; (801292c <HAL_UART_Transmit_DMA+0xf4>)
 80128b4:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80128ba:	2200      	movs	r2, #0
 80128bc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80128c6:	4619      	mov	r1, r3
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	3328      	adds	r3, #40	; 0x28
 80128ce:	461a      	mov	r2, r3
 80128d0:	88fb      	ldrh	r3, [r7, #6]
 80128d2:	f7fc fc47 	bl	800f164 <HAL_DMA_Start_IT>
 80128d6:	4603      	mov	r3, r0
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d00b      	beq.n	80128f4 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	2210      	movs	r2, #16
 80128e0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	2200      	movs	r2, #0
 80128e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	2220      	movs	r2, #32
 80128ee:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80128f0:	2301      	movs	r3, #1
 80128f2:	e012      	b.n	801291a <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	2240      	movs	r2, #64	; 0x40
 80128fa:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	2200      	movs	r2, #0
 8012900:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	689a      	ldr	r2, [r3, #8]
 801290a:	68fb      	ldr	r3, [r7, #12]
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8012912:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8012914:	2300      	movs	r3, #0
 8012916:	e000      	b.n	801291a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8012918:	2302      	movs	r3, #2
  }
}
 801291a:	4618      	mov	r0, r3
 801291c:	3710      	adds	r7, #16
 801291e:	46bd      	mov	sp, r7
 8012920:	bd80      	pop	{r7, pc}
 8012922:	bf00      	nop
 8012924:	0801348f 	.word	0x0801348f
 8012928:	080134df 	.word	0x080134df
 801292c:	080134fb 	.word	0x080134fb

08012930 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b088      	sub	sp, #32
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	69db      	ldr	r3, [r3, #28]
 801293e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	681b      	ldr	r3, [r3, #0]
 801294c:	689b      	ldr	r3, [r3, #8]
 801294e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8012950:	69fa      	ldr	r2, [r7, #28]
 8012952:	f640 030f 	movw	r3, #2063	; 0x80f
 8012956:	4013      	ands	r3, r2
 8012958:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 801295a:	693b      	ldr	r3, [r7, #16]
 801295c:	2b00      	cmp	r3, #0
 801295e:	d113      	bne.n	8012988 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8012960:	69fb      	ldr	r3, [r7, #28]
 8012962:	f003 0320 	and.w	r3, r3, #32
 8012966:	2b00      	cmp	r3, #0
 8012968:	d00e      	beq.n	8012988 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 801296a:	69bb      	ldr	r3, [r7, #24]
 801296c:	f003 0320 	and.w	r3, r3, #32
 8012970:	2b00      	cmp	r3, #0
 8012972:	d009      	beq.n	8012988 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012978:	2b00      	cmp	r3, #0
 801297a:	f000 8114 	beq.w	8012ba6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012982:	6878      	ldr	r0, [r7, #4]
 8012984:	4798      	blx	r3
      }
      return;
 8012986:	e10e      	b.n	8012ba6 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8012988:	693b      	ldr	r3, [r7, #16]
 801298a:	2b00      	cmp	r3, #0
 801298c:	f000 80d6 	beq.w	8012b3c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8012990:	697b      	ldr	r3, [r7, #20]
 8012992:	f003 0301 	and.w	r3, r3, #1
 8012996:	2b00      	cmp	r3, #0
 8012998:	d105      	bne.n	80129a6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 801299a:	69bb      	ldr	r3, [r7, #24]
 801299c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	f000 80cb 	beq.w	8012b3c <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80129a6:	69fb      	ldr	r3, [r7, #28]
 80129a8:	f003 0301 	and.w	r3, r3, #1
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d00e      	beq.n	80129ce <HAL_UART_IRQHandler+0x9e>
 80129b0:	69bb      	ldr	r3, [r7, #24]
 80129b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d009      	beq.n	80129ce <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	2201      	movs	r2, #1
 80129c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80129c6:	f043 0201 	orr.w	r2, r3, #1
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80129ce:	69fb      	ldr	r3, [r7, #28]
 80129d0:	f003 0302 	and.w	r3, r3, #2
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d00e      	beq.n	80129f6 <HAL_UART_IRQHandler+0xc6>
 80129d8:	697b      	ldr	r3, [r7, #20]
 80129da:	f003 0301 	and.w	r3, r3, #1
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d009      	beq.n	80129f6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	681b      	ldr	r3, [r3, #0]
 80129e6:	2202      	movs	r2, #2
 80129e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80129ee:	f043 0204 	orr.w	r2, r3, #4
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80129f6:	69fb      	ldr	r3, [r7, #28]
 80129f8:	f003 0304 	and.w	r3, r3, #4
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d00e      	beq.n	8012a1e <HAL_UART_IRQHandler+0xee>
 8012a00:	697b      	ldr	r3, [r7, #20]
 8012a02:	f003 0301 	and.w	r3, r3, #1
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d009      	beq.n	8012a1e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	2204      	movs	r2, #4
 8012a10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012a16:	f043 0202 	orr.w	r2, r3, #2
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8012a1e:	69fb      	ldr	r3, [r7, #28]
 8012a20:	f003 0308 	and.w	r3, r3, #8
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d013      	beq.n	8012a50 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8012a28:	69bb      	ldr	r3, [r7, #24]
 8012a2a:	f003 0320 	and.w	r3, r3, #32
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d104      	bne.n	8012a3c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8012a32:	697b      	ldr	r3, [r7, #20]
 8012a34:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d009      	beq.n	8012a50 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	2208      	movs	r2, #8
 8012a42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012a48:	f043 0208 	orr.w	r2, r3, #8
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8012a50:	69fb      	ldr	r3, [r7, #28]
 8012a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d00f      	beq.n	8012a7a <HAL_UART_IRQHandler+0x14a>
 8012a5a:	69bb      	ldr	r3, [r7, #24]
 8012a5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d00a      	beq.n	8012a7a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012a6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012a72:	f043 0220 	orr.w	r2, r3, #32
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	f000 8093 	beq.w	8012baa <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8012a84:	69fb      	ldr	r3, [r7, #28]
 8012a86:	f003 0320 	and.w	r3, r3, #32
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d00c      	beq.n	8012aa8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8012a8e:	69bb      	ldr	r3, [r7, #24]
 8012a90:	f003 0320 	and.w	r3, r3, #32
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d007      	beq.n	8012aa8 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d003      	beq.n	8012aa8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8012aa4:	6878      	ldr	r0, [r7, #4]
 8012aa6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012aac:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	689b      	ldr	r3, [r3, #8]
 8012ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012ab8:	2b40      	cmp	r3, #64	; 0x40
 8012aba:	d004      	beq.n	8012ac6 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d031      	beq.n	8012b2a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8012ac6:	6878      	ldr	r0, [r7, #4]
 8012ac8:	f000 fcc1 	bl	801344e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	681b      	ldr	r3, [r3, #0]
 8012ad0:	689b      	ldr	r3, [r3, #8]
 8012ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012ad6:	2b40      	cmp	r3, #64	; 0x40
 8012ad8:	d123      	bne.n	8012b22 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	689a      	ldr	r2, [r3, #8]
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012ae8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d013      	beq.n	8012b1a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012af6:	4a30      	ldr	r2, [pc, #192]	; (8012bb8 <HAL_UART_IRQHandler+0x288>)
 8012af8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012afe:	4618      	mov	r0, r3
 8012b00:	f7fc fb90 	bl	800f224 <HAL_DMA_Abort_IT>
 8012b04:	4603      	mov	r3, r0
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d016      	beq.n	8012b38 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012b0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012b10:	687a      	ldr	r2, [r7, #4]
 8012b12:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8012b14:	4610      	mov	r0, r2
 8012b16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012b18:	e00e      	b.n	8012b38 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8012b1a:	6878      	ldr	r0, [r7, #4]
 8012b1c:	f000 f862 	bl	8012be4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012b20:	e00a      	b.n	8012b38 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012b22:	6878      	ldr	r0, [r7, #4]
 8012b24:	f000 f85e 	bl	8012be4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012b28:	e006      	b.n	8012b38 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8012b2a:	6878      	ldr	r0, [r7, #4]
 8012b2c:	f000 f85a 	bl	8012be4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	2200      	movs	r2, #0
 8012b34:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8012b36:	e038      	b.n	8012baa <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012b38:	bf00      	nop
    return;
 8012b3a:	e036      	b.n	8012baa <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8012b3c:	69fb      	ldr	r3, [r7, #28]
 8012b3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d00d      	beq.n	8012b62 <HAL_UART_IRQHandler+0x232>
 8012b46:	697b      	ldr	r3, [r7, #20]
 8012b48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d008      	beq.n	8012b62 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8012b58:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8012b5a:	6878      	ldr	r0, [r7, #4]
 8012b5c:	f000 f84c 	bl	8012bf8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012b60:	e026      	b.n	8012bb0 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8012b62:	69fb      	ldr	r3, [r7, #28]
 8012b64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d00d      	beq.n	8012b88 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8012b6c:	69bb      	ldr	r3, [r7, #24]
 8012b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d008      	beq.n	8012b88 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d017      	beq.n	8012bae <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012b82:	6878      	ldr	r0, [r7, #4]
 8012b84:	4798      	blx	r3
    }
    return;
 8012b86:	e012      	b.n	8012bae <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8012b88:	69fb      	ldr	r3, [r7, #28]
 8012b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d00e      	beq.n	8012bb0 <HAL_UART_IRQHandler+0x280>
 8012b92:	69bb      	ldr	r3, [r7, #24]
 8012b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d009      	beq.n	8012bb0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8012b9c:	6878      	ldr	r0, [r7, #4]
 8012b9e:	f000 fcfe 	bl	801359e <UART_EndTransmit_IT>
    return;
 8012ba2:	bf00      	nop
 8012ba4:	e004      	b.n	8012bb0 <HAL_UART_IRQHandler+0x280>
      return;
 8012ba6:	bf00      	nop
 8012ba8:	e002      	b.n	8012bb0 <HAL_UART_IRQHandler+0x280>
    return;
 8012baa:	bf00      	nop
 8012bac:	e000      	b.n	8012bb0 <HAL_UART_IRQHandler+0x280>
    return;
 8012bae:	bf00      	nop
  }

}
 8012bb0:	3720      	adds	r7, #32
 8012bb2:	46bd      	mov	sp, r7
 8012bb4:	bd80      	pop	{r7, pc}
 8012bb6:	bf00      	nop
 8012bb8:	08013573 	.word	0x08013573

08012bbc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8012bbc:	b480      	push	{r7}
 8012bbe:	b083      	sub	sp, #12
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8012bc4:	bf00      	nop
 8012bc6:	370c      	adds	r7, #12
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bce:	4770      	bx	lr

08012bd0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8012bd0:	b480      	push	{r7}
 8012bd2:	b083      	sub	sp, #12
 8012bd4:	af00      	add	r7, sp, #0
 8012bd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8012bd8:	bf00      	nop
 8012bda:	370c      	adds	r7, #12
 8012bdc:	46bd      	mov	sp, r7
 8012bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012be2:	4770      	bx	lr

08012be4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8012be4:	b480      	push	{r7}
 8012be6:	b083      	sub	sp, #12
 8012be8:	af00      	add	r7, sp, #0
 8012bea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8012bec:	bf00      	nop
 8012bee:	370c      	adds	r7, #12
 8012bf0:	46bd      	mov	sp, r7
 8012bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf6:	4770      	bx	lr

08012bf8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012bf8:	b480      	push	{r7}
 8012bfa:	b083      	sub	sp, #12
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012c00:	bf00      	nop
 8012c02:	370c      	adds	r7, #12
 8012c04:	46bd      	mov	sp, r7
 8012c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c0a:	4770      	bx	lr

08012c0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b088      	sub	sp, #32
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8012c14:	2300      	movs	r3, #0
 8012c16:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8012c18:	2300      	movs	r3, #0
 8012c1a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	689a      	ldr	r2, [r3, #8]
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	691b      	ldr	r3, [r3, #16]
 8012c24:	431a      	orrs	r2, r3
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	695b      	ldr	r3, [r3, #20]
 8012c2a:	431a      	orrs	r2, r3
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	69db      	ldr	r3, [r3, #28]
 8012c30:	4313      	orrs	r3, r2
 8012c32:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	681a      	ldr	r2, [r3, #0]
 8012c3a:	4bb1      	ldr	r3, [pc, #708]	; (8012f00 <UART_SetConfig+0x2f4>)
 8012c3c:	4013      	ands	r3, r2
 8012c3e:	687a      	ldr	r2, [r7, #4]
 8012c40:	6812      	ldr	r2, [r2, #0]
 8012c42:	6939      	ldr	r1, [r7, #16]
 8012c44:	430b      	orrs	r3, r1
 8012c46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	685b      	ldr	r3, [r3, #4]
 8012c4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	68da      	ldr	r2, [r3, #12]
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	430a      	orrs	r2, r1
 8012c5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	699b      	ldr	r3, [r3, #24]
 8012c62:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	6a1b      	ldr	r3, [r3, #32]
 8012c68:	693a      	ldr	r2, [r7, #16]
 8012c6a:	4313      	orrs	r3, r2
 8012c6c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	689b      	ldr	r3, [r3, #8]
 8012c74:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	693a      	ldr	r2, [r7, #16]
 8012c7e:	430a      	orrs	r2, r1
 8012c80:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	681b      	ldr	r3, [r3, #0]
 8012c86:	4a9f      	ldr	r2, [pc, #636]	; (8012f04 <UART_SetConfig+0x2f8>)
 8012c88:	4293      	cmp	r3, r2
 8012c8a:	d121      	bne.n	8012cd0 <UART_SetConfig+0xc4>
 8012c8c:	4b9e      	ldr	r3, [pc, #632]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012c92:	f003 0303 	and.w	r3, r3, #3
 8012c96:	2b03      	cmp	r3, #3
 8012c98:	d816      	bhi.n	8012cc8 <UART_SetConfig+0xbc>
 8012c9a:	a201      	add	r2, pc, #4	; (adr r2, 8012ca0 <UART_SetConfig+0x94>)
 8012c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ca0:	08012cb1 	.word	0x08012cb1
 8012ca4:	08012cbd 	.word	0x08012cbd
 8012ca8:	08012cb7 	.word	0x08012cb7
 8012cac:	08012cc3 	.word	0x08012cc3
 8012cb0:	2301      	movs	r3, #1
 8012cb2:	77fb      	strb	r3, [r7, #31]
 8012cb4:	e151      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012cb6:	2302      	movs	r3, #2
 8012cb8:	77fb      	strb	r3, [r7, #31]
 8012cba:	e14e      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012cbc:	2304      	movs	r3, #4
 8012cbe:	77fb      	strb	r3, [r7, #31]
 8012cc0:	e14b      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012cc2:	2308      	movs	r3, #8
 8012cc4:	77fb      	strb	r3, [r7, #31]
 8012cc6:	e148      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012cc8:	2310      	movs	r3, #16
 8012cca:	77fb      	strb	r3, [r7, #31]
 8012ccc:	bf00      	nop
 8012cce:	e144      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	4a8d      	ldr	r2, [pc, #564]	; (8012f0c <UART_SetConfig+0x300>)
 8012cd6:	4293      	cmp	r3, r2
 8012cd8:	d134      	bne.n	8012d44 <UART_SetConfig+0x138>
 8012cda:	4b8b      	ldr	r3, [pc, #556]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ce0:	f003 030c 	and.w	r3, r3, #12
 8012ce4:	2b0c      	cmp	r3, #12
 8012ce6:	d829      	bhi.n	8012d3c <UART_SetConfig+0x130>
 8012ce8:	a201      	add	r2, pc, #4	; (adr r2, 8012cf0 <UART_SetConfig+0xe4>)
 8012cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012cee:	bf00      	nop
 8012cf0:	08012d25 	.word	0x08012d25
 8012cf4:	08012d3d 	.word	0x08012d3d
 8012cf8:	08012d3d 	.word	0x08012d3d
 8012cfc:	08012d3d 	.word	0x08012d3d
 8012d00:	08012d31 	.word	0x08012d31
 8012d04:	08012d3d 	.word	0x08012d3d
 8012d08:	08012d3d 	.word	0x08012d3d
 8012d0c:	08012d3d 	.word	0x08012d3d
 8012d10:	08012d2b 	.word	0x08012d2b
 8012d14:	08012d3d 	.word	0x08012d3d
 8012d18:	08012d3d 	.word	0x08012d3d
 8012d1c:	08012d3d 	.word	0x08012d3d
 8012d20:	08012d37 	.word	0x08012d37
 8012d24:	2300      	movs	r3, #0
 8012d26:	77fb      	strb	r3, [r7, #31]
 8012d28:	e117      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d2a:	2302      	movs	r3, #2
 8012d2c:	77fb      	strb	r3, [r7, #31]
 8012d2e:	e114      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d30:	2304      	movs	r3, #4
 8012d32:	77fb      	strb	r3, [r7, #31]
 8012d34:	e111      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d36:	2308      	movs	r3, #8
 8012d38:	77fb      	strb	r3, [r7, #31]
 8012d3a:	e10e      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d3c:	2310      	movs	r3, #16
 8012d3e:	77fb      	strb	r3, [r7, #31]
 8012d40:	bf00      	nop
 8012d42:	e10a      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	4a71      	ldr	r2, [pc, #452]	; (8012f10 <UART_SetConfig+0x304>)
 8012d4a:	4293      	cmp	r3, r2
 8012d4c:	d120      	bne.n	8012d90 <UART_SetConfig+0x184>
 8012d4e:	4b6e      	ldr	r3, [pc, #440]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012d54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8012d58:	2b10      	cmp	r3, #16
 8012d5a:	d00f      	beq.n	8012d7c <UART_SetConfig+0x170>
 8012d5c:	2b10      	cmp	r3, #16
 8012d5e:	d802      	bhi.n	8012d66 <UART_SetConfig+0x15a>
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d005      	beq.n	8012d70 <UART_SetConfig+0x164>
 8012d64:	e010      	b.n	8012d88 <UART_SetConfig+0x17c>
 8012d66:	2b20      	cmp	r3, #32
 8012d68:	d005      	beq.n	8012d76 <UART_SetConfig+0x16a>
 8012d6a:	2b30      	cmp	r3, #48	; 0x30
 8012d6c:	d009      	beq.n	8012d82 <UART_SetConfig+0x176>
 8012d6e:	e00b      	b.n	8012d88 <UART_SetConfig+0x17c>
 8012d70:	2300      	movs	r3, #0
 8012d72:	77fb      	strb	r3, [r7, #31]
 8012d74:	e0f1      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d76:	2302      	movs	r3, #2
 8012d78:	77fb      	strb	r3, [r7, #31]
 8012d7a:	e0ee      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d7c:	2304      	movs	r3, #4
 8012d7e:	77fb      	strb	r3, [r7, #31]
 8012d80:	e0eb      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d82:	2308      	movs	r3, #8
 8012d84:	77fb      	strb	r3, [r7, #31]
 8012d86:	e0e8      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d88:	2310      	movs	r3, #16
 8012d8a:	77fb      	strb	r3, [r7, #31]
 8012d8c:	bf00      	nop
 8012d8e:	e0e4      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	4a5f      	ldr	r2, [pc, #380]	; (8012f14 <UART_SetConfig+0x308>)
 8012d96:	4293      	cmp	r3, r2
 8012d98:	d120      	bne.n	8012ddc <UART_SetConfig+0x1d0>
 8012d9a:	4b5b      	ldr	r3, [pc, #364]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012da0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8012da4:	2b40      	cmp	r3, #64	; 0x40
 8012da6:	d00f      	beq.n	8012dc8 <UART_SetConfig+0x1bc>
 8012da8:	2b40      	cmp	r3, #64	; 0x40
 8012daa:	d802      	bhi.n	8012db2 <UART_SetConfig+0x1a6>
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d005      	beq.n	8012dbc <UART_SetConfig+0x1b0>
 8012db0:	e010      	b.n	8012dd4 <UART_SetConfig+0x1c8>
 8012db2:	2b80      	cmp	r3, #128	; 0x80
 8012db4:	d005      	beq.n	8012dc2 <UART_SetConfig+0x1b6>
 8012db6:	2bc0      	cmp	r3, #192	; 0xc0
 8012db8:	d009      	beq.n	8012dce <UART_SetConfig+0x1c2>
 8012dba:	e00b      	b.n	8012dd4 <UART_SetConfig+0x1c8>
 8012dbc:	2300      	movs	r3, #0
 8012dbe:	77fb      	strb	r3, [r7, #31]
 8012dc0:	e0cb      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012dc2:	2302      	movs	r3, #2
 8012dc4:	77fb      	strb	r3, [r7, #31]
 8012dc6:	e0c8      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012dc8:	2304      	movs	r3, #4
 8012dca:	77fb      	strb	r3, [r7, #31]
 8012dcc:	e0c5      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012dce:	2308      	movs	r3, #8
 8012dd0:	77fb      	strb	r3, [r7, #31]
 8012dd2:	e0c2      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012dd4:	2310      	movs	r3, #16
 8012dd6:	77fb      	strb	r3, [r7, #31]
 8012dd8:	bf00      	nop
 8012dda:	e0be      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	681b      	ldr	r3, [r3, #0]
 8012de0:	4a4d      	ldr	r2, [pc, #308]	; (8012f18 <UART_SetConfig+0x30c>)
 8012de2:	4293      	cmp	r3, r2
 8012de4:	d124      	bne.n	8012e30 <UART_SetConfig+0x224>
 8012de6:	4b48      	ldr	r3, [pc, #288]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012dec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8012df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012df4:	d012      	beq.n	8012e1c <UART_SetConfig+0x210>
 8012df6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012dfa:	d802      	bhi.n	8012e02 <UART_SetConfig+0x1f6>
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d007      	beq.n	8012e10 <UART_SetConfig+0x204>
 8012e00:	e012      	b.n	8012e28 <UART_SetConfig+0x21c>
 8012e02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012e06:	d006      	beq.n	8012e16 <UART_SetConfig+0x20a>
 8012e08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012e0c:	d009      	beq.n	8012e22 <UART_SetConfig+0x216>
 8012e0e:	e00b      	b.n	8012e28 <UART_SetConfig+0x21c>
 8012e10:	2300      	movs	r3, #0
 8012e12:	77fb      	strb	r3, [r7, #31]
 8012e14:	e0a1      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e16:	2302      	movs	r3, #2
 8012e18:	77fb      	strb	r3, [r7, #31]
 8012e1a:	e09e      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e1c:	2304      	movs	r3, #4
 8012e1e:	77fb      	strb	r3, [r7, #31]
 8012e20:	e09b      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e22:	2308      	movs	r3, #8
 8012e24:	77fb      	strb	r3, [r7, #31]
 8012e26:	e098      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e28:	2310      	movs	r3, #16
 8012e2a:	77fb      	strb	r3, [r7, #31]
 8012e2c:	bf00      	nop
 8012e2e:	e094      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	681b      	ldr	r3, [r3, #0]
 8012e34:	4a39      	ldr	r2, [pc, #228]	; (8012f1c <UART_SetConfig+0x310>)
 8012e36:	4293      	cmp	r3, r2
 8012e38:	d124      	bne.n	8012e84 <UART_SetConfig+0x278>
 8012e3a:	4b33      	ldr	r3, [pc, #204]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8012e44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012e48:	d012      	beq.n	8012e70 <UART_SetConfig+0x264>
 8012e4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012e4e:	d802      	bhi.n	8012e56 <UART_SetConfig+0x24a>
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d007      	beq.n	8012e64 <UART_SetConfig+0x258>
 8012e54:	e012      	b.n	8012e7c <UART_SetConfig+0x270>
 8012e56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012e5a:	d006      	beq.n	8012e6a <UART_SetConfig+0x25e>
 8012e5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8012e60:	d009      	beq.n	8012e76 <UART_SetConfig+0x26a>
 8012e62:	e00b      	b.n	8012e7c <UART_SetConfig+0x270>
 8012e64:	2301      	movs	r3, #1
 8012e66:	77fb      	strb	r3, [r7, #31]
 8012e68:	e077      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e6a:	2302      	movs	r3, #2
 8012e6c:	77fb      	strb	r3, [r7, #31]
 8012e6e:	e074      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e70:	2304      	movs	r3, #4
 8012e72:	77fb      	strb	r3, [r7, #31]
 8012e74:	e071      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e76:	2308      	movs	r3, #8
 8012e78:	77fb      	strb	r3, [r7, #31]
 8012e7a:	e06e      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e7c:	2310      	movs	r3, #16
 8012e7e:	77fb      	strb	r3, [r7, #31]
 8012e80:	bf00      	nop
 8012e82:	e06a      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	4a25      	ldr	r2, [pc, #148]	; (8012f20 <UART_SetConfig+0x314>)
 8012e8a:	4293      	cmp	r3, r2
 8012e8c:	d124      	bne.n	8012ed8 <UART_SetConfig+0x2cc>
 8012e8e:	4b1e      	ldr	r3, [pc, #120]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e94:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8012e98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012e9c:	d012      	beq.n	8012ec4 <UART_SetConfig+0x2b8>
 8012e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012ea2:	d802      	bhi.n	8012eaa <UART_SetConfig+0x29e>
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d007      	beq.n	8012eb8 <UART_SetConfig+0x2ac>
 8012ea8:	e012      	b.n	8012ed0 <UART_SetConfig+0x2c4>
 8012eaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012eae:	d006      	beq.n	8012ebe <UART_SetConfig+0x2b2>
 8012eb0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8012eb4:	d009      	beq.n	8012eca <UART_SetConfig+0x2be>
 8012eb6:	e00b      	b.n	8012ed0 <UART_SetConfig+0x2c4>
 8012eb8:	2300      	movs	r3, #0
 8012eba:	77fb      	strb	r3, [r7, #31]
 8012ebc:	e04d      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012ebe:	2302      	movs	r3, #2
 8012ec0:	77fb      	strb	r3, [r7, #31]
 8012ec2:	e04a      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012ec4:	2304      	movs	r3, #4
 8012ec6:	77fb      	strb	r3, [r7, #31]
 8012ec8:	e047      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012eca:	2308      	movs	r3, #8
 8012ecc:	77fb      	strb	r3, [r7, #31]
 8012ece:	e044      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012ed0:	2310      	movs	r3, #16
 8012ed2:	77fb      	strb	r3, [r7, #31]
 8012ed4:	bf00      	nop
 8012ed6:	e040      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	4a11      	ldr	r2, [pc, #68]	; (8012f24 <UART_SetConfig+0x318>)
 8012ede:	4293      	cmp	r3, r2
 8012ee0:	d139      	bne.n	8012f56 <UART_SetConfig+0x34a>
 8012ee2:	4b09      	ldr	r3, [pc, #36]	; (8012f08 <UART_SetConfig+0x2fc>)
 8012ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012ee8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8012eec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012ef0:	d027      	beq.n	8012f42 <UART_SetConfig+0x336>
 8012ef2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012ef6:	d817      	bhi.n	8012f28 <UART_SetConfig+0x31c>
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d01c      	beq.n	8012f36 <UART_SetConfig+0x32a>
 8012efc:	e027      	b.n	8012f4e <UART_SetConfig+0x342>
 8012efe:	bf00      	nop
 8012f00:	efff69f3 	.word	0xefff69f3
 8012f04:	40011000 	.word	0x40011000
 8012f08:	40023800 	.word	0x40023800
 8012f0c:	40004400 	.word	0x40004400
 8012f10:	40004800 	.word	0x40004800
 8012f14:	40004c00 	.word	0x40004c00
 8012f18:	40005000 	.word	0x40005000
 8012f1c:	40011400 	.word	0x40011400
 8012f20:	40007800 	.word	0x40007800
 8012f24:	40007c00 	.word	0x40007c00
 8012f28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012f2c:	d006      	beq.n	8012f3c <UART_SetConfig+0x330>
 8012f2e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8012f32:	d009      	beq.n	8012f48 <UART_SetConfig+0x33c>
 8012f34:	e00b      	b.n	8012f4e <UART_SetConfig+0x342>
 8012f36:	2300      	movs	r3, #0
 8012f38:	77fb      	strb	r3, [r7, #31]
 8012f3a:	e00e      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012f3c:	2302      	movs	r3, #2
 8012f3e:	77fb      	strb	r3, [r7, #31]
 8012f40:	e00b      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012f42:	2304      	movs	r3, #4
 8012f44:	77fb      	strb	r3, [r7, #31]
 8012f46:	e008      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012f48:	2308      	movs	r3, #8
 8012f4a:	77fb      	strb	r3, [r7, #31]
 8012f4c:	e005      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012f4e:	2310      	movs	r3, #16
 8012f50:	77fb      	strb	r3, [r7, #31]
 8012f52:	bf00      	nop
 8012f54:	e001      	b.n	8012f5a <UART_SetConfig+0x34e>
 8012f56:	2310      	movs	r3, #16
 8012f58:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	69db      	ldr	r3, [r3, #28]
 8012f5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012f62:	d17f      	bne.n	8013064 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8012f64:	7ffb      	ldrb	r3, [r7, #31]
 8012f66:	2b08      	cmp	r3, #8
 8012f68:	d85c      	bhi.n	8013024 <UART_SetConfig+0x418>
 8012f6a:	a201      	add	r2, pc, #4	; (adr r2, 8012f70 <UART_SetConfig+0x364>)
 8012f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f70:	08012f95 	.word	0x08012f95
 8012f74:	08012fb5 	.word	0x08012fb5
 8012f78:	08012fd5 	.word	0x08012fd5
 8012f7c:	08013025 	.word	0x08013025
 8012f80:	08012fed 	.word	0x08012fed
 8012f84:	08013025 	.word	0x08013025
 8012f88:	08013025 	.word	0x08013025
 8012f8c:	08013025 	.word	0x08013025
 8012f90:	0801300d 	.word	0x0801300d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012f94:	f7fd ff0a 	bl	8010dac <HAL_RCC_GetPCLK1Freq>
 8012f98:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8012f9a:	68fb      	ldr	r3, [r7, #12]
 8012f9c:	005a      	lsls	r2, r3, #1
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	685b      	ldr	r3, [r3, #4]
 8012fa2:	085b      	lsrs	r3, r3, #1
 8012fa4:	441a      	add	r2, r3
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	685b      	ldr	r3, [r3, #4]
 8012faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8012fae:	b29b      	uxth	r3, r3
 8012fb0:	61bb      	str	r3, [r7, #24]
        break;
 8012fb2:	e03a      	b.n	801302a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012fb4:	f7fd ff0e 	bl	8010dd4 <HAL_RCC_GetPCLK2Freq>
 8012fb8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	005a      	lsls	r2, r3, #1
 8012fbe:	687b      	ldr	r3, [r7, #4]
 8012fc0:	685b      	ldr	r3, [r3, #4]
 8012fc2:	085b      	lsrs	r3, r3, #1
 8012fc4:	441a      	add	r2, r3
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	685b      	ldr	r3, [r3, #4]
 8012fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8012fce:	b29b      	uxth	r3, r3
 8012fd0:	61bb      	str	r3, [r7, #24]
        break;
 8012fd2:	e02a      	b.n	801302a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	685b      	ldr	r3, [r3, #4]
 8012fd8:	085a      	lsrs	r2, r3, #1
 8012fda:	4b5f      	ldr	r3, [pc, #380]	; (8013158 <UART_SetConfig+0x54c>)
 8012fdc:	4413      	add	r3, r2
 8012fde:	687a      	ldr	r2, [r7, #4]
 8012fe0:	6852      	ldr	r2, [r2, #4]
 8012fe2:	fbb3 f3f2 	udiv	r3, r3, r2
 8012fe6:	b29b      	uxth	r3, r3
 8012fe8:	61bb      	str	r3, [r7, #24]
        break;
 8012fea:	e01e      	b.n	801302a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8012fec:	f7fd fdfc 	bl	8010be8 <HAL_RCC_GetSysClockFreq>
 8012ff0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	005a      	lsls	r2, r3, #1
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	685b      	ldr	r3, [r3, #4]
 8012ffa:	085b      	lsrs	r3, r3, #1
 8012ffc:	441a      	add	r2, r3
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	685b      	ldr	r3, [r3, #4]
 8013002:	fbb2 f3f3 	udiv	r3, r2, r3
 8013006:	b29b      	uxth	r3, r3
 8013008:	61bb      	str	r3, [r7, #24]
        break;
 801300a:	e00e      	b.n	801302a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	685b      	ldr	r3, [r3, #4]
 8013010:	085b      	lsrs	r3, r3, #1
 8013012:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	685b      	ldr	r3, [r3, #4]
 801301a:	fbb2 f3f3 	udiv	r3, r2, r3
 801301e:	b29b      	uxth	r3, r3
 8013020:	61bb      	str	r3, [r7, #24]
        break;
 8013022:	e002      	b.n	801302a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8013024:	2301      	movs	r3, #1
 8013026:	75fb      	strb	r3, [r7, #23]
        break;
 8013028:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801302a:	69bb      	ldr	r3, [r7, #24]
 801302c:	2b0f      	cmp	r3, #15
 801302e:	d916      	bls.n	801305e <UART_SetConfig+0x452>
 8013030:	69bb      	ldr	r3, [r7, #24]
 8013032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013036:	d212      	bcs.n	801305e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013038:	69bb      	ldr	r3, [r7, #24]
 801303a:	b29b      	uxth	r3, r3
 801303c:	f023 030f 	bic.w	r3, r3, #15
 8013040:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013042:	69bb      	ldr	r3, [r7, #24]
 8013044:	085b      	lsrs	r3, r3, #1
 8013046:	b29b      	uxth	r3, r3
 8013048:	f003 0307 	and.w	r3, r3, #7
 801304c:	b29a      	uxth	r2, r3
 801304e:	897b      	ldrh	r3, [r7, #10]
 8013050:	4313      	orrs	r3, r2
 8013052:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	897a      	ldrh	r2, [r7, #10]
 801305a:	60da      	str	r2, [r3, #12]
 801305c:	e070      	b.n	8013140 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 801305e:	2301      	movs	r3, #1
 8013060:	75fb      	strb	r3, [r7, #23]
 8013062:	e06d      	b.n	8013140 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8013064:	7ffb      	ldrb	r3, [r7, #31]
 8013066:	2b08      	cmp	r3, #8
 8013068:	d859      	bhi.n	801311e <UART_SetConfig+0x512>
 801306a:	a201      	add	r2, pc, #4	; (adr r2, 8013070 <UART_SetConfig+0x464>)
 801306c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013070:	08013095 	.word	0x08013095
 8013074:	080130b3 	.word	0x080130b3
 8013078:	080130d1 	.word	0x080130d1
 801307c:	0801311f 	.word	0x0801311f
 8013080:	080130e9 	.word	0x080130e9
 8013084:	0801311f 	.word	0x0801311f
 8013088:	0801311f 	.word	0x0801311f
 801308c:	0801311f 	.word	0x0801311f
 8013090:	08013107 	.word	0x08013107
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013094:	f7fd fe8a 	bl	8010dac <HAL_RCC_GetPCLK1Freq>
 8013098:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	685b      	ldr	r3, [r3, #4]
 801309e:	085a      	lsrs	r2, r3, #1
 80130a0:	68fb      	ldr	r3, [r7, #12]
 80130a2:	441a      	add	r2, r3
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	685b      	ldr	r3, [r3, #4]
 80130a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80130ac:	b29b      	uxth	r3, r3
 80130ae:	61bb      	str	r3, [r7, #24]
        break;
 80130b0:	e038      	b.n	8013124 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80130b2:	f7fd fe8f 	bl	8010dd4 <HAL_RCC_GetPCLK2Freq>
 80130b6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	685b      	ldr	r3, [r3, #4]
 80130bc:	085a      	lsrs	r2, r3, #1
 80130be:	68fb      	ldr	r3, [r7, #12]
 80130c0:	441a      	add	r2, r3
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	685b      	ldr	r3, [r3, #4]
 80130c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80130ca:	b29b      	uxth	r3, r3
 80130cc:	61bb      	str	r3, [r7, #24]
        break;
 80130ce:	e029      	b.n	8013124 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	685b      	ldr	r3, [r3, #4]
 80130d4:	085a      	lsrs	r2, r3, #1
 80130d6:	4b21      	ldr	r3, [pc, #132]	; (801315c <UART_SetConfig+0x550>)
 80130d8:	4413      	add	r3, r2
 80130da:	687a      	ldr	r2, [r7, #4]
 80130dc:	6852      	ldr	r2, [r2, #4]
 80130de:	fbb3 f3f2 	udiv	r3, r3, r2
 80130e2:	b29b      	uxth	r3, r3
 80130e4:	61bb      	str	r3, [r7, #24]
        break;
 80130e6:	e01d      	b.n	8013124 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80130e8:	f7fd fd7e 	bl	8010be8 <HAL_RCC_GetSysClockFreq>
 80130ec:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	685b      	ldr	r3, [r3, #4]
 80130f2:	085a      	lsrs	r2, r3, #1
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	441a      	add	r2, r3
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	685b      	ldr	r3, [r3, #4]
 80130fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8013100:	b29b      	uxth	r3, r3
 8013102:	61bb      	str	r3, [r7, #24]
        break;
 8013104:	e00e      	b.n	8013124 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	685b      	ldr	r3, [r3, #4]
 801310a:	085b      	lsrs	r3, r3, #1
 801310c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	685b      	ldr	r3, [r3, #4]
 8013114:	fbb2 f3f3 	udiv	r3, r2, r3
 8013118:	b29b      	uxth	r3, r3
 801311a:	61bb      	str	r3, [r7, #24]
        break;
 801311c:	e002      	b.n	8013124 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 801311e:	2301      	movs	r3, #1
 8013120:	75fb      	strb	r3, [r7, #23]
        break;
 8013122:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013124:	69bb      	ldr	r3, [r7, #24]
 8013126:	2b0f      	cmp	r3, #15
 8013128:	d908      	bls.n	801313c <UART_SetConfig+0x530>
 801312a:	69bb      	ldr	r3, [r7, #24]
 801312c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013130:	d204      	bcs.n	801313c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	69ba      	ldr	r2, [r7, #24]
 8013138:	60da      	str	r2, [r3, #12]
 801313a:	e001      	b.n	8013140 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 801313c:	2301      	movs	r3, #1
 801313e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	2200      	movs	r2, #0
 8013144:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	2200      	movs	r2, #0
 801314a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 801314c:	7dfb      	ldrb	r3, [r7, #23]
}
 801314e:	4618      	mov	r0, r3
 8013150:	3720      	adds	r7, #32
 8013152:	46bd      	mov	sp, r7
 8013154:	bd80      	pop	{r7, pc}
 8013156:	bf00      	nop
 8013158:	01e84800 	.word	0x01e84800
 801315c:	00f42400 	.word	0x00f42400

08013160 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8013160:	b480      	push	{r7}
 8013162:	b083      	sub	sp, #12
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801316c:	f003 0301 	and.w	r3, r3, #1
 8013170:	2b00      	cmp	r3, #0
 8013172:	d00a      	beq.n	801318a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	681b      	ldr	r3, [r3, #0]
 8013178:	685b      	ldr	r3, [r3, #4]
 801317a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	430a      	orrs	r2, r1
 8013188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801318e:	f003 0302 	and.w	r3, r3, #2
 8013192:	2b00      	cmp	r3, #0
 8013194:	d00a      	beq.n	80131ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	685b      	ldr	r3, [r3, #4]
 801319c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	430a      	orrs	r2, r1
 80131aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80131b0:	f003 0304 	and.w	r3, r3, #4
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	d00a      	beq.n	80131ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	685b      	ldr	r3, [r3, #4]
 80131be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	430a      	orrs	r2, r1
 80131cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80131d2:	f003 0308 	and.w	r3, r3, #8
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d00a      	beq.n	80131f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	685b      	ldr	r3, [r3, #4]
 80131e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	430a      	orrs	r2, r1
 80131ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80131f4:	f003 0310 	and.w	r3, r3, #16
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d00a      	beq.n	8013212 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	689b      	ldr	r3, [r3, #8]
 8013202:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	430a      	orrs	r2, r1
 8013210:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013216:	f003 0320 	and.w	r3, r3, #32
 801321a:	2b00      	cmp	r3, #0
 801321c:	d00a      	beq.n	8013234 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	689b      	ldr	r3, [r3, #8]
 8013224:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	430a      	orrs	r2, r1
 8013232:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801323c:	2b00      	cmp	r3, #0
 801323e:	d01a      	beq.n	8013276 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	685b      	ldr	r3, [r3, #4]
 8013246:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	430a      	orrs	r2, r1
 8013254:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801325a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801325e:	d10a      	bne.n	8013276 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	685b      	ldr	r3, [r3, #4]
 8013266:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	681b      	ldr	r3, [r3, #0]
 8013272:	430a      	orrs	r2, r1
 8013274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801327a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801327e:	2b00      	cmp	r3, #0
 8013280:	d00a      	beq.n	8013298 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	685b      	ldr	r3, [r3, #4]
 8013288:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8013290:	687b      	ldr	r3, [r7, #4]
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	430a      	orrs	r2, r1
 8013296:	605a      	str	r2, [r3, #4]
  }
}
 8013298:	bf00      	nop
 801329a:	370c      	adds	r7, #12
 801329c:	46bd      	mov	sp, r7
 801329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a2:	4770      	bx	lr

080132a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80132a4:	b580      	push	{r7, lr}
 80132a6:	b086      	sub	sp, #24
 80132a8:	af02      	add	r7, sp, #8
 80132aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	2200      	movs	r2, #0
 80132b0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80132b2:	f7fb fd8b 	bl	800edcc <HAL_GetTick>
 80132b6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	f003 0308 	and.w	r3, r3, #8
 80132c2:	2b08      	cmp	r3, #8
 80132c4:	d10e      	bne.n	80132e4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80132c6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80132ca:	9300      	str	r3, [sp, #0]
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	2200      	movs	r2, #0
 80132d0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80132d4:	6878      	ldr	r0, [r7, #4]
 80132d6:	f000 f82a 	bl	801332e <UART_WaitOnFlagUntilTimeout>
 80132da:	4603      	mov	r3, r0
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d001      	beq.n	80132e4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80132e0:	2303      	movs	r3, #3
 80132e2:	e020      	b.n	8013326 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	f003 0304 	and.w	r3, r3, #4
 80132ee:	2b04      	cmp	r3, #4
 80132f0:	d10e      	bne.n	8013310 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80132f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80132f6:	9300      	str	r3, [sp, #0]
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	2200      	movs	r2, #0
 80132fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8013300:	6878      	ldr	r0, [r7, #4]
 8013302:	f000 f814 	bl	801332e <UART_WaitOnFlagUntilTimeout>
 8013306:	4603      	mov	r3, r0
 8013308:	2b00      	cmp	r3, #0
 801330a:	d001      	beq.n	8013310 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801330c:	2303      	movs	r3, #3
 801330e:	e00a      	b.n	8013326 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	2220      	movs	r2, #32
 8013314:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	2220      	movs	r2, #32
 801331a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	2200      	movs	r2, #0
 8013320:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8013324:	2300      	movs	r3, #0
}
 8013326:	4618      	mov	r0, r3
 8013328:	3710      	adds	r7, #16
 801332a:	46bd      	mov	sp, r7
 801332c:	bd80      	pop	{r7, pc}

0801332e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801332e:	b580      	push	{r7, lr}
 8013330:	b084      	sub	sp, #16
 8013332:	af00      	add	r7, sp, #0
 8013334:	60f8      	str	r0, [r7, #12]
 8013336:	60b9      	str	r1, [r7, #8]
 8013338:	603b      	str	r3, [r7, #0]
 801333a:	4613      	mov	r3, r2
 801333c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801333e:	e05d      	b.n	80133fc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8013340:	69bb      	ldr	r3, [r7, #24]
 8013342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013346:	d059      	beq.n	80133fc <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8013348:	f7fb fd40 	bl	800edcc <HAL_GetTick>
 801334c:	4602      	mov	r2, r0
 801334e:	683b      	ldr	r3, [r7, #0]
 8013350:	1ad3      	subs	r3, r2, r3
 8013352:	69ba      	ldr	r2, [r7, #24]
 8013354:	429a      	cmp	r2, r3
 8013356:	d302      	bcc.n	801335e <UART_WaitOnFlagUntilTimeout+0x30>
 8013358:	69bb      	ldr	r3, [r7, #24]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d11b      	bne.n	8013396 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	681a      	ldr	r2, [r3, #0]
 8013364:	68fb      	ldr	r3, [r7, #12]
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801336c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801336e:	68fb      	ldr	r3, [r7, #12]
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	689a      	ldr	r2, [r3, #8]
 8013374:	68fb      	ldr	r3, [r7, #12]
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	f022 0201 	bic.w	r2, r2, #1
 801337c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	2220      	movs	r2, #32
 8013382:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8013384:	68fb      	ldr	r3, [r7, #12]
 8013386:	2220      	movs	r2, #32
 8013388:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 801338a:	68fb      	ldr	r3, [r7, #12]
 801338c:	2200      	movs	r2, #0
 801338e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8013392:	2303      	movs	r3, #3
 8013394:	e042      	b.n	801341c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	f003 0304 	and.w	r3, r3, #4
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	d02b      	beq.n	80133fc <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	69db      	ldr	r3, [r3, #28]
 80133aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80133ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80133b2:	d123      	bne.n	80133fc <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80133bc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	681a      	ldr	r2, [r3, #0]
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80133cc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	689a      	ldr	r2, [r3, #8]
 80133d4:	68fb      	ldr	r3, [r7, #12]
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	f022 0201 	bic.w	r2, r2, #1
 80133dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	2220      	movs	r2, #32
 80133e2:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80133e4:	68fb      	ldr	r3, [r7, #12]
 80133e6:	2220      	movs	r2, #32
 80133e8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	2220      	movs	r2, #32
 80133ee:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	2200      	movs	r2, #0
 80133f4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80133f8:	2303      	movs	r3, #3
 80133fa:	e00f      	b.n	801341c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	69da      	ldr	r2, [r3, #28]
 8013402:	68bb      	ldr	r3, [r7, #8]
 8013404:	4013      	ands	r3, r2
 8013406:	68ba      	ldr	r2, [r7, #8]
 8013408:	429a      	cmp	r2, r3
 801340a:	bf0c      	ite	eq
 801340c:	2301      	moveq	r3, #1
 801340e:	2300      	movne	r3, #0
 8013410:	b2db      	uxtb	r3, r3
 8013412:	461a      	mov	r2, r3
 8013414:	79fb      	ldrb	r3, [r7, #7]
 8013416:	429a      	cmp	r2, r3
 8013418:	d092      	beq.n	8013340 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801341a:	2300      	movs	r3, #0
}
 801341c:	4618      	mov	r0, r3
 801341e:	3710      	adds	r7, #16
 8013420:	46bd      	mov	sp, r7
 8013422:	bd80      	pop	{r7, pc}

08013424 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8013424:	b480      	push	{r7}
 8013426:	b083      	sub	sp, #12
 8013428:	af00      	add	r7, sp, #0
 801342a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	681a      	ldr	r2, [r3, #0]
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 801343a:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	2220      	movs	r2, #32
 8013440:	675a      	str	r2, [r3, #116]	; 0x74
}
 8013442:	bf00      	nop
 8013444:	370c      	adds	r7, #12
 8013446:	46bd      	mov	sp, r7
 8013448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801344c:	4770      	bx	lr

0801344e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801344e:	b480      	push	{r7}
 8013450:	b083      	sub	sp, #12
 8013452:	af00      	add	r7, sp, #0
 8013454:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	681a      	ldr	r2, [r3, #0]
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8013464:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	689a      	ldr	r2, [r3, #8]
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	f022 0201 	bic.w	r2, r2, #1
 8013474:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	2220      	movs	r2, #32
 801347a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	2200      	movs	r2, #0
 8013480:	661a      	str	r2, [r3, #96]	; 0x60
}
 8013482:	bf00      	nop
 8013484:	370c      	adds	r7, #12
 8013486:	46bd      	mov	sp, r7
 8013488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801348c:	4770      	bx	lr

0801348e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801348e:	b580      	push	{r7, lr}
 8013490:	b084      	sub	sp, #16
 8013492:	af00      	add	r7, sp, #0
 8013494:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801349a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	69db      	ldr	r3, [r3, #28]
 80134a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80134a4:	d014      	beq.n	80134d0 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 80134a6:	68fb      	ldr	r3, [r7, #12]
 80134a8:	2200      	movs	r2, #0
 80134aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	689a      	ldr	r2, [r3, #8]
 80134b4:	68fb      	ldr	r3, [r7, #12]
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80134bc:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	681a      	ldr	r2, [r3, #0]
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80134cc:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80134ce:	e002      	b.n	80134d6 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 80134d0:	68f8      	ldr	r0, [r7, #12]
 80134d2:	f7ff fb73 	bl	8012bbc <HAL_UART_TxCpltCallback>
}
 80134d6:	bf00      	nop
 80134d8:	3710      	adds	r7, #16
 80134da:	46bd      	mov	sp, r7
 80134dc:	bd80      	pop	{r7, pc}

080134de <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80134de:	b580      	push	{r7, lr}
 80134e0:	b084      	sub	sp, #16
 80134e2:	af00      	add	r7, sp, #0
 80134e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134ea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80134ec:	68f8      	ldr	r0, [r7, #12]
 80134ee:	f7ff fb6f 	bl	8012bd0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80134f2:	bf00      	nop
 80134f4:	3710      	adds	r7, #16
 80134f6:	46bd      	mov	sp, r7
 80134f8:	bd80      	pop	{r7, pc}

080134fa <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80134fa:	b580      	push	{r7, lr}
 80134fc:	b086      	sub	sp, #24
 80134fe:	af00      	add	r7, sp, #0
 8013500:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013506:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013508:	697b      	ldr	r3, [r7, #20]
 801350a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801350c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801350e:	697b      	ldr	r3, [r7, #20]
 8013510:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013512:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013514:	697b      	ldr	r3, [r7, #20]
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	689b      	ldr	r3, [r3, #8]
 801351a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801351e:	2b80      	cmp	r3, #128	; 0x80
 8013520:	d109      	bne.n	8013536 <UART_DMAError+0x3c>
 8013522:	693b      	ldr	r3, [r7, #16]
 8013524:	2b21      	cmp	r3, #33	; 0x21
 8013526:	d106      	bne.n	8013536 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8013528:	697b      	ldr	r3, [r7, #20]
 801352a:	2200      	movs	r2, #0
 801352c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8013530:	6978      	ldr	r0, [r7, #20]
 8013532:	f7ff ff77 	bl	8013424 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013536:	697b      	ldr	r3, [r7, #20]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	689b      	ldr	r3, [r3, #8]
 801353c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013540:	2b40      	cmp	r3, #64	; 0x40
 8013542:	d109      	bne.n	8013558 <UART_DMAError+0x5e>
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	2b22      	cmp	r3, #34	; 0x22
 8013548:	d106      	bne.n	8013558 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 801354a:	697b      	ldr	r3, [r7, #20]
 801354c:	2200      	movs	r2, #0
 801354e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8013552:	6978      	ldr	r0, [r7, #20]
 8013554:	f7ff ff7b 	bl	801344e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013558:	697b      	ldr	r3, [r7, #20]
 801355a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801355c:	f043 0210 	orr.w	r2, r3, #16
 8013560:	697b      	ldr	r3, [r7, #20]
 8013562:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013564:	6978      	ldr	r0, [r7, #20]
 8013566:	f7ff fb3d 	bl	8012be4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801356a:	bf00      	nop
 801356c:	3718      	adds	r7, #24
 801356e:	46bd      	mov	sp, r7
 8013570:	bd80      	pop	{r7, pc}

08013572 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013572:	b580      	push	{r7, lr}
 8013574:	b084      	sub	sp, #16
 8013576:	af00      	add	r7, sp, #0
 8013578:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801357e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013580:	68fb      	ldr	r3, [r7, #12]
 8013582:	2200      	movs	r2, #0
 8013584:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8013588:	68fb      	ldr	r3, [r7, #12]
 801358a:	2200      	movs	r2, #0
 801358c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013590:	68f8      	ldr	r0, [r7, #12]
 8013592:	f7ff fb27 	bl	8012be4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013596:	bf00      	nop
 8013598:	3710      	adds	r7, #16
 801359a:	46bd      	mov	sp, r7
 801359c:	bd80      	pop	{r7, pc}

0801359e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801359e:	b580      	push	{r7, lr}
 80135a0:	b082      	sub	sp, #8
 80135a2:	af00      	add	r7, sp, #0
 80135a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	681a      	ldr	r2, [r3, #0]
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80135b4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	2220      	movs	r2, #32
 80135ba:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	2200      	movs	r2, #0
 80135c0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80135c2:	6878      	ldr	r0, [r7, #4]
 80135c4:	f7ff fafa 	bl	8012bbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80135c8:	bf00      	nop
 80135ca:	3708      	adds	r7, #8
 80135cc:	46bd      	mov	sp, r7
 80135ce:	bd80      	pop	{r7, pc}

080135d0 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b084      	sub	sp, #16
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80135de:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80135e4:	2b22      	cmp	r3, #34	; 0x22
 80135e6:	d13a      	bne.n	801365e <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	681b      	ldr	r3, [r3, #0]
 80135ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135ee:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80135f0:	89bb      	ldrh	r3, [r7, #12]
 80135f2:	b2d9      	uxtb	r1, r3
 80135f4:	89fb      	ldrh	r3, [r7, #14]
 80135f6:	b2da      	uxtb	r2, r3
 80135f8:	687b      	ldr	r3, [r7, #4]
 80135fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80135fc:	400a      	ands	r2, r1
 80135fe:	b2d2      	uxtb	r2, r2
 8013600:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013606:	1c5a      	adds	r2, r3, #1
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8013612:	b29b      	uxth	r3, r3
 8013614:	3b01      	subs	r3, #1
 8013616:	b29a      	uxth	r2, r3
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8013624:	b29b      	uxth	r3, r3
 8013626:	2b00      	cmp	r3, #0
 8013628:	d121      	bne.n	801366e <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	681a      	ldr	r2, [r3, #0]
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8013638:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	681b      	ldr	r3, [r3, #0]
 801363e:	689a      	ldr	r2, [r3, #8]
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	f022 0201 	bic.w	r2, r2, #1
 8013648:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	2220      	movs	r2, #32
 801364e:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	2200      	movs	r2, #0
 8013654:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8013656:	6878      	ldr	r0, [r7, #4]
 8013658:	f7f9 f95a 	bl	800c910 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801365c:	e007      	b.n	801366e <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	699a      	ldr	r2, [r3, #24]
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	681b      	ldr	r3, [r3, #0]
 8013668:	f042 0208 	orr.w	r2, r2, #8
 801366c:	619a      	str	r2, [r3, #24]
}
 801366e:	bf00      	nop
 8013670:	3710      	adds	r7, #16
 8013672:	46bd      	mov	sp, r7
 8013674:	bd80      	pop	{r7, pc}

08013676 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013676:	b580      	push	{r7, lr}
 8013678:	b084      	sub	sp, #16
 801367a:	af00      	add	r7, sp, #0
 801367c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8013684:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801368a:	2b22      	cmp	r3, #34	; 0x22
 801368c:	d13a      	bne.n	8013704 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013694:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801369a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 801369c:	89ba      	ldrh	r2, [r7, #12]
 801369e:	89fb      	ldrh	r3, [r7, #14]
 80136a0:	4013      	ands	r3, r2
 80136a2:	b29a      	uxth	r2, r3
 80136a4:	68bb      	ldr	r3, [r7, #8]
 80136a6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80136ac:	1c9a      	adds	r2, r3, #2
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80136b8:	b29b      	uxth	r3, r3
 80136ba:	3b01      	subs	r3, #1
 80136bc:	b29a      	uxth	r2, r3
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80136ca:	b29b      	uxth	r3, r3
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d121      	bne.n	8013714 <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	681a      	ldr	r2, [r3, #0]
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80136de:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	689a      	ldr	r2, [r3, #8]
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	f022 0201 	bic.w	r2, r2, #1
 80136ee:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	2220      	movs	r2, #32
 80136f4:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80136f6:	687b      	ldr	r3, [r7, #4]
 80136f8:	2200      	movs	r2, #0
 80136fa:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80136fc:	6878      	ldr	r0, [r7, #4]
 80136fe:	f7f9 f907 	bl	800c910 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013702:	e007      	b.n	8013714 <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	699a      	ldr	r2, [r3, #24]
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	681b      	ldr	r3, [r3, #0]
 801370e:	f042 0208 	orr.w	r2, r2, #8
 8013712:	619a      	str	r2, [r3, #24]
}
 8013714:	bf00      	nop
 8013716:	3710      	adds	r7, #16
 8013718:	46bd      	mov	sp, r7
 801371a:	bd80      	pop	{r7, pc}

0801371c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801371c:	b480      	push	{r7}
 801371e:	b085      	sub	sp, #20
 8013720:	af00      	add	r7, sp, #0
 8013722:	4603      	mov	r3, r0
 8013724:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8013726:	2300      	movs	r3, #0
 8013728:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801372a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801372e:	2b84      	cmp	r3, #132	; 0x84
 8013730:	d005      	beq.n	801373e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8013732:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8013736:	68fb      	ldr	r3, [r7, #12]
 8013738:	4413      	add	r3, r2
 801373a:	3303      	adds	r3, #3
 801373c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 801373e:	68fb      	ldr	r3, [r7, #12]
}
 8013740:	4618      	mov	r0, r3
 8013742:	3714      	adds	r7, #20
 8013744:	46bd      	mov	sp, r7
 8013746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801374a:	4770      	bx	lr

0801374c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801374c:	b580      	push	{r7, lr}
 801374e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8013750:	f001 fa30 	bl	8014bb4 <vTaskStartScheduler>
  
  return osOK;
 8013754:	2300      	movs	r3, #0
}
 8013756:	4618      	mov	r0, r3
 8013758:	bd80      	pop	{r7, pc}

0801375a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 801375a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801375c:	b089      	sub	sp, #36	; 0x24
 801375e:	af04      	add	r7, sp, #16
 8013760:	6078      	str	r0, [r7, #4]
 8013762:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	695b      	ldr	r3, [r3, #20]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d020      	beq.n	80137ae <osThreadCreate+0x54>
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	699b      	ldr	r3, [r3, #24]
 8013770:	2b00      	cmp	r3, #0
 8013772:	d01c      	beq.n	80137ae <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013774:	687b      	ldr	r3, [r7, #4]
 8013776:	685c      	ldr	r4, [r3, #4]
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	681d      	ldr	r5, [r3, #0]
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	691e      	ldr	r6, [r3, #16]
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8013786:	4618      	mov	r0, r3
 8013788:	f7ff ffc8 	bl	801371c <makeFreeRtosPriority>
 801378c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	695b      	ldr	r3, [r3, #20]
 8013792:	687a      	ldr	r2, [r7, #4]
 8013794:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013796:	9202      	str	r2, [sp, #8]
 8013798:	9301      	str	r3, [sp, #4]
 801379a:	9100      	str	r1, [sp, #0]
 801379c:	683b      	ldr	r3, [r7, #0]
 801379e:	4632      	mov	r2, r6
 80137a0:	4629      	mov	r1, r5
 80137a2:	4620      	mov	r0, r4
 80137a4:	f000 ff4b 	bl	801463e <xTaskCreateStatic>
 80137a8:	4603      	mov	r3, r0
 80137aa:	60fb      	str	r3, [r7, #12]
 80137ac:	e01c      	b.n	80137e8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80137ae:	687b      	ldr	r3, [r7, #4]
 80137b0:	685c      	ldr	r4, [r3, #4]
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80137ba:	b29e      	uxth	r6, r3
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80137c2:	4618      	mov	r0, r3
 80137c4:	f7ff ffaa 	bl	801371c <makeFreeRtosPriority>
 80137c8:	4602      	mov	r2, r0
 80137ca:	f107 030c 	add.w	r3, r7, #12
 80137ce:	9301      	str	r3, [sp, #4]
 80137d0:	9200      	str	r2, [sp, #0]
 80137d2:	683b      	ldr	r3, [r7, #0]
 80137d4:	4632      	mov	r2, r6
 80137d6:	4629      	mov	r1, r5
 80137d8:	4620      	mov	r0, r4
 80137da:	f000 ff90 	bl	80146fe <xTaskCreate>
 80137de:	4603      	mov	r3, r0
 80137e0:	2b01      	cmp	r3, #1
 80137e2:	d001      	beq.n	80137e8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80137e4:	2300      	movs	r3, #0
 80137e6:	e000      	b.n	80137ea <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80137e8:	68fb      	ldr	r3, [r7, #12]
}
 80137ea:	4618      	mov	r0, r3
 80137ec:	3714      	adds	r7, #20
 80137ee:	46bd      	mov	sp, r7
 80137f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080137f2 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80137f2:	b580      	push	{r7, lr}
 80137f4:	b086      	sub	sp, #24
 80137f6:	af02      	add	r7, sp, #8
 80137f8:	6078      	str	r0, [r7, #4]
 80137fa:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	685b      	ldr	r3, [r3, #4]
 8013800:	2b00      	cmp	r3, #0
 8013802:	d010      	beq.n	8013826 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8013804:	683b      	ldr	r3, [r7, #0]
 8013806:	2b01      	cmp	r3, #1
 8013808:	d10b      	bne.n	8013822 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	685a      	ldr	r2, [r3, #4]
 801380e:	2303      	movs	r3, #3
 8013810:	9300      	str	r3, [sp, #0]
 8013812:	4613      	mov	r3, r2
 8013814:	2200      	movs	r2, #0
 8013816:	2100      	movs	r1, #0
 8013818:	2001      	movs	r0, #1
 801381a:	f000 f965 	bl	8013ae8 <xQueueGenericCreateStatic>
 801381e:	4603      	mov	r3, r0
 8013820:	e016      	b.n	8013850 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8013822:	2300      	movs	r3, #0
 8013824:	e014      	b.n	8013850 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8013826:	683b      	ldr	r3, [r7, #0]
 8013828:	2b01      	cmp	r3, #1
 801382a:	d110      	bne.n	801384e <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 801382c:	2203      	movs	r2, #3
 801382e:	2100      	movs	r1, #0
 8013830:	2001      	movs	r0, #1
 8013832:	f000 f9d6 	bl	8013be2 <xQueueGenericCreate>
 8013836:	60f8      	str	r0, [r7, #12]
 8013838:	68fb      	ldr	r3, [r7, #12]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d005      	beq.n	801384a <osSemaphoreCreate+0x58>
 801383e:	2300      	movs	r3, #0
 8013840:	2200      	movs	r2, #0
 8013842:	2100      	movs	r1, #0
 8013844:	68f8      	ldr	r0, [r7, #12]
 8013846:	f000 fa2d 	bl	8013ca4 <xQueueGenericSend>
      return sema;
 801384a:	68fb      	ldr	r3, [r7, #12]
 801384c:	e000      	b.n	8013850 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 801384e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8013850:	4618      	mov	r0, r3
 8013852:	3710      	adds	r7, #16
 8013854:	46bd      	mov	sp, r7
 8013856:	bd80      	pop	{r7, pc}

08013858 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8013858:	b590      	push	{r4, r7, lr}
 801385a:	b085      	sub	sp, #20
 801385c:	af02      	add	r7, sp, #8
 801385e:	6078      	str	r0, [r7, #4]
 8013860:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	689b      	ldr	r3, [r3, #8]
 8013866:	2b00      	cmp	r3, #0
 8013868:	d012      	beq.n	8013890 <osMessageCreate+0x38>
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	68db      	ldr	r3, [r3, #12]
 801386e:	2b00      	cmp	r3, #0
 8013870:	d00e      	beq.n	8013890 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	6818      	ldr	r0, [r3, #0]
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	6859      	ldr	r1, [r3, #4]
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	689a      	ldr	r2, [r3, #8]
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	68dc      	ldr	r4, [r3, #12]
 8013882:	2300      	movs	r3, #0
 8013884:	9300      	str	r3, [sp, #0]
 8013886:	4623      	mov	r3, r4
 8013888:	f000 f92e 	bl	8013ae8 <xQueueGenericCreateStatic>
 801388c:	4603      	mov	r3, r0
 801388e:	e008      	b.n	80138a2 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	6818      	ldr	r0, [r3, #0]
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	685b      	ldr	r3, [r3, #4]
 8013898:	2200      	movs	r2, #0
 801389a:	4619      	mov	r1, r3
 801389c:	f000 f9a1 	bl	8013be2 <xQueueGenericCreate>
 80138a0:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80138a2:	4618      	mov	r0, r3
 80138a4:	370c      	adds	r7, #12
 80138a6:	46bd      	mov	sp, r7
 80138a8:	bd90      	pop	{r4, r7, pc}

080138aa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80138aa:	b480      	push	{r7}
 80138ac:	b083      	sub	sp, #12
 80138ae:	af00      	add	r7, sp, #0
 80138b0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	f103 0208 	add.w	r2, r3, #8
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f04f 32ff 	mov.w	r2, #4294967295
 80138c2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	f103 0208 	add.w	r2, r3, #8
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	f103 0208 	add.w	r2, r3, #8
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	2200      	movs	r2, #0
 80138dc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80138de:	bf00      	nop
 80138e0:	370c      	adds	r7, #12
 80138e2:	46bd      	mov	sp, r7
 80138e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138e8:	4770      	bx	lr

080138ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80138ea:	b480      	push	{r7}
 80138ec:	b083      	sub	sp, #12
 80138ee:	af00      	add	r7, sp, #0
 80138f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	2200      	movs	r2, #0
 80138f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80138f8:	bf00      	nop
 80138fa:	370c      	adds	r7, #12
 80138fc:	46bd      	mov	sp, r7
 80138fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013902:	4770      	bx	lr

08013904 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013904:	b480      	push	{r7}
 8013906:	b085      	sub	sp, #20
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
 801390c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	685b      	ldr	r3, [r3, #4]
 8013912:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013914:	683b      	ldr	r3, [r7, #0]
 8013916:	68fa      	ldr	r2, [r7, #12]
 8013918:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801391a:	68fb      	ldr	r3, [r7, #12]
 801391c:	689a      	ldr	r2, [r3, #8]
 801391e:	683b      	ldr	r3, [r7, #0]
 8013920:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	689b      	ldr	r3, [r3, #8]
 8013926:	683a      	ldr	r2, [r7, #0]
 8013928:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	683a      	ldr	r2, [r7, #0]
 801392e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013930:	683b      	ldr	r3, [r7, #0]
 8013932:	687a      	ldr	r2, [r7, #4]
 8013934:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	681b      	ldr	r3, [r3, #0]
 801393a:	1c5a      	adds	r2, r3, #1
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	601a      	str	r2, [r3, #0]
}
 8013940:	bf00      	nop
 8013942:	3714      	adds	r7, #20
 8013944:	46bd      	mov	sp, r7
 8013946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801394a:	4770      	bx	lr

0801394c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801394c:	b480      	push	{r7}
 801394e:	b085      	sub	sp, #20
 8013950:	af00      	add	r7, sp, #0
 8013952:	6078      	str	r0, [r7, #4]
 8013954:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013956:	683b      	ldr	r3, [r7, #0]
 8013958:	681b      	ldr	r3, [r3, #0]
 801395a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801395c:	68bb      	ldr	r3, [r7, #8]
 801395e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013962:	d103      	bne.n	801396c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	691b      	ldr	r3, [r3, #16]
 8013968:	60fb      	str	r3, [r7, #12]
 801396a:	e00c      	b.n	8013986 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	3308      	adds	r3, #8
 8013970:	60fb      	str	r3, [r7, #12]
 8013972:	e002      	b.n	801397a <vListInsert+0x2e>
 8013974:	68fb      	ldr	r3, [r7, #12]
 8013976:	685b      	ldr	r3, [r3, #4]
 8013978:	60fb      	str	r3, [r7, #12]
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	685b      	ldr	r3, [r3, #4]
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	68ba      	ldr	r2, [r7, #8]
 8013982:	429a      	cmp	r2, r3
 8013984:	d2f6      	bcs.n	8013974 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	685a      	ldr	r2, [r3, #4]
 801398a:	683b      	ldr	r3, [r7, #0]
 801398c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801398e:	683b      	ldr	r3, [r7, #0]
 8013990:	685b      	ldr	r3, [r3, #4]
 8013992:	683a      	ldr	r2, [r7, #0]
 8013994:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013996:	683b      	ldr	r3, [r7, #0]
 8013998:	68fa      	ldr	r2, [r7, #12]
 801399a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	683a      	ldr	r2, [r7, #0]
 80139a0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80139a2:	683b      	ldr	r3, [r7, #0]
 80139a4:	687a      	ldr	r2, [r7, #4]
 80139a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	1c5a      	adds	r2, r3, #1
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	601a      	str	r2, [r3, #0]
}
 80139b2:	bf00      	nop
 80139b4:	3714      	adds	r7, #20
 80139b6:	46bd      	mov	sp, r7
 80139b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139bc:	4770      	bx	lr

080139be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80139be:	b480      	push	{r7}
 80139c0:	b085      	sub	sp, #20
 80139c2:	af00      	add	r7, sp, #0
 80139c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	691b      	ldr	r3, [r3, #16]
 80139ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	685b      	ldr	r3, [r3, #4]
 80139d0:	687a      	ldr	r2, [r7, #4]
 80139d2:	6892      	ldr	r2, [r2, #8]
 80139d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	689b      	ldr	r3, [r3, #8]
 80139da:	687a      	ldr	r2, [r7, #4]
 80139dc:	6852      	ldr	r2, [r2, #4]
 80139de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	685b      	ldr	r3, [r3, #4]
 80139e4:	687a      	ldr	r2, [r7, #4]
 80139e6:	429a      	cmp	r2, r3
 80139e8:	d103      	bne.n	80139f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	689a      	ldr	r2, [r3, #8]
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	2200      	movs	r2, #0
 80139f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	1e5a      	subs	r2, r3, #1
 80139fe:	68fb      	ldr	r3, [r7, #12]
 8013a00:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	681b      	ldr	r3, [r3, #0]
}
 8013a06:	4618      	mov	r0, r3
 8013a08:	3714      	adds	r7, #20
 8013a0a:	46bd      	mov	sp, r7
 8013a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a10:	4770      	bx	lr
	...

08013a14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013a14:	b580      	push	{r7, lr}
 8013a16:	b084      	sub	sp, #16
 8013a18:	af00      	add	r7, sp, #0
 8013a1a:	6078      	str	r0, [r7, #4]
 8013a1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d10b      	bne.n	8013a40 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a2c:	b672      	cpsid	i
 8013a2e:	f383 8811 	msr	BASEPRI, r3
 8013a32:	f3bf 8f6f 	isb	sy
 8013a36:	f3bf 8f4f 	dsb	sy
 8013a3a:	b662      	cpsie	i
 8013a3c:	60bb      	str	r3, [r7, #8]
 8013a3e:	e7fe      	b.n	8013a3e <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8013a40:	f002 f802 	bl	8015a48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	681a      	ldr	r2, [r3, #0]
 8013a48:	68fb      	ldr	r3, [r7, #12]
 8013a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013a4c:	68f9      	ldr	r1, [r7, #12]
 8013a4e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013a50:	fb01 f303 	mul.w	r3, r1, r3
 8013a54:	441a      	add	r2, r3
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013a5a:	68fb      	ldr	r3, [r7, #12]
 8013a5c:	2200      	movs	r2, #0
 8013a5e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	681a      	ldr	r2, [r3, #0]
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	681a      	ldr	r2, [r3, #0]
 8013a6c:	68fb      	ldr	r3, [r7, #12]
 8013a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013a70:	3b01      	subs	r3, #1
 8013a72:	68f9      	ldr	r1, [r7, #12]
 8013a74:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013a76:	fb01 f303 	mul.w	r3, r1, r3
 8013a7a:	441a      	add	r2, r3
 8013a7c:	68fb      	ldr	r3, [r7, #12]
 8013a7e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013a80:	68fb      	ldr	r3, [r7, #12]
 8013a82:	22ff      	movs	r2, #255	; 0xff
 8013a84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	22ff      	movs	r2, #255	; 0xff
 8013a8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8013a90:	683b      	ldr	r3, [r7, #0]
 8013a92:	2b00      	cmp	r3, #0
 8013a94:	d114      	bne.n	8013ac0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013a96:	68fb      	ldr	r3, [r7, #12]
 8013a98:	691b      	ldr	r3, [r3, #16]
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d01a      	beq.n	8013ad4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	3310      	adds	r3, #16
 8013aa2:	4618      	mov	r0, r3
 8013aa4:	f001 fad0 	bl	8015048 <xTaskRemoveFromEventList>
 8013aa8:	4603      	mov	r3, r0
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d012      	beq.n	8013ad4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013aae:	4b0d      	ldr	r3, [pc, #52]	; (8013ae4 <xQueueGenericReset+0xd0>)
 8013ab0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ab4:	601a      	str	r2, [r3, #0]
 8013ab6:	f3bf 8f4f 	dsb	sy
 8013aba:	f3bf 8f6f 	isb	sy
 8013abe:	e009      	b.n	8013ad4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	3310      	adds	r3, #16
 8013ac4:	4618      	mov	r0, r3
 8013ac6:	f7ff fef0 	bl	80138aa <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	3324      	adds	r3, #36	; 0x24
 8013ace:	4618      	mov	r0, r3
 8013ad0:	f7ff feeb 	bl	80138aa <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013ad4:	f001 ffea 	bl	8015aac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013ad8:	2301      	movs	r3, #1
}
 8013ada:	4618      	mov	r0, r3
 8013adc:	3710      	adds	r7, #16
 8013ade:	46bd      	mov	sp, r7
 8013ae0:	bd80      	pop	{r7, pc}
 8013ae2:	bf00      	nop
 8013ae4:	e000ed04 	.word	0xe000ed04

08013ae8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013ae8:	b580      	push	{r7, lr}
 8013aea:	b08e      	sub	sp, #56	; 0x38
 8013aec:	af02      	add	r7, sp, #8
 8013aee:	60f8      	str	r0, [r7, #12]
 8013af0:	60b9      	str	r1, [r7, #8]
 8013af2:	607a      	str	r2, [r7, #4]
 8013af4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d10b      	bne.n	8013b14 <xQueueGenericCreateStatic+0x2c>
 8013afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b00:	b672      	cpsid	i
 8013b02:	f383 8811 	msr	BASEPRI, r3
 8013b06:	f3bf 8f6f 	isb	sy
 8013b0a:	f3bf 8f4f 	dsb	sy
 8013b0e:	b662      	cpsie	i
 8013b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8013b12:	e7fe      	b.n	8013b12 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d10b      	bne.n	8013b32 <xQueueGenericCreateStatic+0x4a>
 8013b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b1e:	b672      	cpsid	i
 8013b20:	f383 8811 	msr	BASEPRI, r3
 8013b24:	f3bf 8f6f 	isb	sy
 8013b28:	f3bf 8f4f 	dsb	sy
 8013b2c:	b662      	cpsie	i
 8013b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8013b30:	e7fe      	b.n	8013b30 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d002      	beq.n	8013b3e <xQueueGenericCreateStatic+0x56>
 8013b38:	68bb      	ldr	r3, [r7, #8]
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	d001      	beq.n	8013b42 <xQueueGenericCreateStatic+0x5a>
 8013b3e:	2301      	movs	r3, #1
 8013b40:	e000      	b.n	8013b44 <xQueueGenericCreateStatic+0x5c>
 8013b42:	2300      	movs	r3, #0
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d10b      	bne.n	8013b60 <xQueueGenericCreateStatic+0x78>
 8013b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b4c:	b672      	cpsid	i
 8013b4e:	f383 8811 	msr	BASEPRI, r3
 8013b52:	f3bf 8f6f 	isb	sy
 8013b56:	f3bf 8f4f 	dsb	sy
 8013b5a:	b662      	cpsie	i
 8013b5c:	623b      	str	r3, [r7, #32]
 8013b5e:	e7fe      	b.n	8013b5e <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d102      	bne.n	8013b6c <xQueueGenericCreateStatic+0x84>
 8013b66:	68bb      	ldr	r3, [r7, #8]
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d101      	bne.n	8013b70 <xQueueGenericCreateStatic+0x88>
 8013b6c:	2301      	movs	r3, #1
 8013b6e:	e000      	b.n	8013b72 <xQueueGenericCreateStatic+0x8a>
 8013b70:	2300      	movs	r3, #0
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d10b      	bne.n	8013b8e <xQueueGenericCreateStatic+0xa6>
 8013b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b7a:	b672      	cpsid	i
 8013b7c:	f383 8811 	msr	BASEPRI, r3
 8013b80:	f3bf 8f6f 	isb	sy
 8013b84:	f3bf 8f4f 	dsb	sy
 8013b88:	b662      	cpsie	i
 8013b8a:	61fb      	str	r3, [r7, #28]
 8013b8c:	e7fe      	b.n	8013b8c <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013b8e:	2348      	movs	r3, #72	; 0x48
 8013b90:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013b92:	697b      	ldr	r3, [r7, #20]
 8013b94:	2b48      	cmp	r3, #72	; 0x48
 8013b96:	d00b      	beq.n	8013bb0 <xQueueGenericCreateStatic+0xc8>
 8013b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b9c:	b672      	cpsid	i
 8013b9e:	f383 8811 	msr	BASEPRI, r3
 8013ba2:	f3bf 8f6f 	isb	sy
 8013ba6:	f3bf 8f4f 	dsb	sy
 8013baa:	b662      	cpsie	i
 8013bac:	61bb      	str	r3, [r7, #24]
 8013bae:	e7fe      	b.n	8013bae <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013bb0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013bb2:	683b      	ldr	r3, [r7, #0]
 8013bb4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8013bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d00d      	beq.n	8013bd8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bbe:	2201      	movs	r2, #1
 8013bc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013bc4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8013bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bca:	9300      	str	r3, [sp, #0]
 8013bcc:	4613      	mov	r3, r2
 8013bce:	687a      	ldr	r2, [r7, #4]
 8013bd0:	68b9      	ldr	r1, [r7, #8]
 8013bd2:	68f8      	ldr	r0, [r7, #12]
 8013bd4:	f000 f846 	bl	8013c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8013bda:	4618      	mov	r0, r3
 8013bdc:	3730      	adds	r7, #48	; 0x30
 8013bde:	46bd      	mov	sp, r7
 8013be0:	bd80      	pop	{r7, pc}

08013be2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8013be2:	b580      	push	{r7, lr}
 8013be4:	b08a      	sub	sp, #40	; 0x28
 8013be6:	af02      	add	r7, sp, #8
 8013be8:	60f8      	str	r0, [r7, #12]
 8013bea:	60b9      	str	r1, [r7, #8]
 8013bec:	4613      	mov	r3, r2
 8013bee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013bf0:	68fb      	ldr	r3, [r7, #12]
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d10b      	bne.n	8013c0e <xQueueGenericCreate+0x2c>
 8013bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bfa:	b672      	cpsid	i
 8013bfc:	f383 8811 	msr	BASEPRI, r3
 8013c00:	f3bf 8f6f 	isb	sy
 8013c04:	f3bf 8f4f 	dsb	sy
 8013c08:	b662      	cpsie	i
 8013c0a:	613b      	str	r3, [r7, #16]
 8013c0c:	e7fe      	b.n	8013c0c <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8013c0e:	68bb      	ldr	r3, [r7, #8]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d102      	bne.n	8013c1a <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8013c14:	2300      	movs	r3, #0
 8013c16:	61fb      	str	r3, [r7, #28]
 8013c18:	e004      	b.n	8013c24 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	68ba      	ldr	r2, [r7, #8]
 8013c1e:	fb02 f303 	mul.w	r3, r2, r3
 8013c22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013c24:	69fb      	ldr	r3, [r7, #28]
 8013c26:	3348      	adds	r3, #72	; 0x48
 8013c28:	4618      	mov	r0, r3
 8013c2a:	f002 f82f 	bl	8015c8c <pvPortMalloc>
 8013c2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8013c30:	69bb      	ldr	r3, [r7, #24]
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	d011      	beq.n	8013c5a <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8013c36:	69bb      	ldr	r3, [r7, #24]
 8013c38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013c3a:	697b      	ldr	r3, [r7, #20]
 8013c3c:	3348      	adds	r3, #72	; 0x48
 8013c3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013c40:	69bb      	ldr	r3, [r7, #24]
 8013c42:	2200      	movs	r2, #0
 8013c44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013c48:	79fa      	ldrb	r2, [r7, #7]
 8013c4a:	69bb      	ldr	r3, [r7, #24]
 8013c4c:	9300      	str	r3, [sp, #0]
 8013c4e:	4613      	mov	r3, r2
 8013c50:	697a      	ldr	r2, [r7, #20]
 8013c52:	68b9      	ldr	r1, [r7, #8]
 8013c54:	68f8      	ldr	r0, [r7, #12]
 8013c56:	f000 f805 	bl	8013c64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8013c5c:	4618      	mov	r0, r3
 8013c5e:	3720      	adds	r7, #32
 8013c60:	46bd      	mov	sp, r7
 8013c62:	bd80      	pop	{r7, pc}

08013c64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013c64:	b580      	push	{r7, lr}
 8013c66:	b084      	sub	sp, #16
 8013c68:	af00      	add	r7, sp, #0
 8013c6a:	60f8      	str	r0, [r7, #12]
 8013c6c:	60b9      	str	r1, [r7, #8]
 8013c6e:	607a      	str	r2, [r7, #4]
 8013c70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8013c72:	68bb      	ldr	r3, [r7, #8]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d103      	bne.n	8013c80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013c78:	69bb      	ldr	r3, [r7, #24]
 8013c7a:	69ba      	ldr	r2, [r7, #24]
 8013c7c:	601a      	str	r2, [r3, #0]
 8013c7e:	e002      	b.n	8013c86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013c80:	69bb      	ldr	r3, [r7, #24]
 8013c82:	687a      	ldr	r2, [r7, #4]
 8013c84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8013c86:	69bb      	ldr	r3, [r7, #24]
 8013c88:	68fa      	ldr	r2, [r7, #12]
 8013c8a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013c8c:	69bb      	ldr	r3, [r7, #24]
 8013c8e:	68ba      	ldr	r2, [r7, #8]
 8013c90:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013c92:	2101      	movs	r1, #1
 8013c94:	69b8      	ldr	r0, [r7, #24]
 8013c96:	f7ff febd 	bl	8013a14 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013c9a:	bf00      	nop
 8013c9c:	3710      	adds	r7, #16
 8013c9e:	46bd      	mov	sp, r7
 8013ca0:	bd80      	pop	{r7, pc}
	...

08013ca4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8013ca4:	b580      	push	{r7, lr}
 8013ca6:	b08e      	sub	sp, #56	; 0x38
 8013ca8:	af00      	add	r7, sp, #0
 8013caa:	60f8      	str	r0, [r7, #12]
 8013cac:	60b9      	str	r1, [r7, #8]
 8013cae:	607a      	str	r2, [r7, #4]
 8013cb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013cb2:	2300      	movs	r3, #0
 8013cb4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013cb6:	68fb      	ldr	r3, [r7, #12]
 8013cb8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d10b      	bne.n	8013cd8 <xQueueGenericSend+0x34>
 8013cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cc4:	b672      	cpsid	i
 8013cc6:	f383 8811 	msr	BASEPRI, r3
 8013cca:	f3bf 8f6f 	isb	sy
 8013cce:	f3bf 8f4f 	dsb	sy
 8013cd2:	b662      	cpsie	i
 8013cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8013cd6:	e7fe      	b.n	8013cd6 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013cd8:	68bb      	ldr	r3, [r7, #8]
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d103      	bne.n	8013ce6 <xQueueGenericSend+0x42>
 8013cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d101      	bne.n	8013cea <xQueueGenericSend+0x46>
 8013ce6:	2301      	movs	r3, #1
 8013ce8:	e000      	b.n	8013cec <xQueueGenericSend+0x48>
 8013cea:	2300      	movs	r3, #0
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d10b      	bne.n	8013d08 <xQueueGenericSend+0x64>
 8013cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cf4:	b672      	cpsid	i
 8013cf6:	f383 8811 	msr	BASEPRI, r3
 8013cfa:	f3bf 8f6f 	isb	sy
 8013cfe:	f3bf 8f4f 	dsb	sy
 8013d02:	b662      	cpsie	i
 8013d04:	627b      	str	r3, [r7, #36]	; 0x24
 8013d06:	e7fe      	b.n	8013d06 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	2b02      	cmp	r3, #2
 8013d0c:	d103      	bne.n	8013d16 <xQueueGenericSend+0x72>
 8013d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d12:	2b01      	cmp	r3, #1
 8013d14:	d101      	bne.n	8013d1a <xQueueGenericSend+0x76>
 8013d16:	2301      	movs	r3, #1
 8013d18:	e000      	b.n	8013d1c <xQueueGenericSend+0x78>
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d10b      	bne.n	8013d38 <xQueueGenericSend+0x94>
 8013d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d24:	b672      	cpsid	i
 8013d26:	f383 8811 	msr	BASEPRI, r3
 8013d2a:	f3bf 8f6f 	isb	sy
 8013d2e:	f3bf 8f4f 	dsb	sy
 8013d32:	b662      	cpsie	i
 8013d34:	623b      	str	r3, [r7, #32]
 8013d36:	e7fe      	b.n	8013d36 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013d38:	f001 fb44 	bl	80153c4 <xTaskGetSchedulerState>
 8013d3c:	4603      	mov	r3, r0
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	d102      	bne.n	8013d48 <xQueueGenericSend+0xa4>
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d101      	bne.n	8013d4c <xQueueGenericSend+0xa8>
 8013d48:	2301      	movs	r3, #1
 8013d4a:	e000      	b.n	8013d4e <xQueueGenericSend+0xaa>
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d10b      	bne.n	8013d6a <xQueueGenericSend+0xc6>
 8013d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d56:	b672      	cpsid	i
 8013d58:	f383 8811 	msr	BASEPRI, r3
 8013d5c:	f3bf 8f6f 	isb	sy
 8013d60:	f3bf 8f4f 	dsb	sy
 8013d64:	b662      	cpsie	i
 8013d66:	61fb      	str	r3, [r7, #28]
 8013d68:	e7fe      	b.n	8013d68 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013d6a:	f001 fe6d 	bl	8015a48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d76:	429a      	cmp	r2, r3
 8013d78:	d302      	bcc.n	8013d80 <xQueueGenericSend+0xdc>
 8013d7a:	683b      	ldr	r3, [r7, #0]
 8013d7c:	2b02      	cmp	r3, #2
 8013d7e:	d129      	bne.n	8013dd4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013d80:	683a      	ldr	r2, [r7, #0]
 8013d82:	68b9      	ldr	r1, [r7, #8]
 8013d84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013d86:	f000 fb4a 	bl	801441e <prvCopyDataToQueue>
 8013d8a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d010      	beq.n	8013db6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d96:	3324      	adds	r3, #36	; 0x24
 8013d98:	4618      	mov	r0, r3
 8013d9a:	f001 f955 	bl	8015048 <xTaskRemoveFromEventList>
 8013d9e:	4603      	mov	r3, r0
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d013      	beq.n	8013dcc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013da4:	4b3f      	ldr	r3, [pc, #252]	; (8013ea4 <xQueueGenericSend+0x200>)
 8013da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013daa:	601a      	str	r2, [r3, #0]
 8013dac:	f3bf 8f4f 	dsb	sy
 8013db0:	f3bf 8f6f 	isb	sy
 8013db4:	e00a      	b.n	8013dcc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d007      	beq.n	8013dcc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013dbc:	4b39      	ldr	r3, [pc, #228]	; (8013ea4 <xQueueGenericSend+0x200>)
 8013dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013dc2:	601a      	str	r2, [r3, #0]
 8013dc4:	f3bf 8f4f 	dsb	sy
 8013dc8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013dcc:	f001 fe6e 	bl	8015aac <vPortExitCritical>
				return pdPASS;
 8013dd0:	2301      	movs	r3, #1
 8013dd2:	e063      	b.n	8013e9c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d103      	bne.n	8013de2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013dda:	f001 fe67 	bl	8015aac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8013dde:	2300      	movs	r3, #0
 8013de0:	e05c      	b.n	8013e9c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013de2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d106      	bne.n	8013df6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013de8:	f107 0314 	add.w	r3, r7, #20
 8013dec:	4618      	mov	r0, r3
 8013dee:	f001 f98f 	bl	8015110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013df2:	2301      	movs	r3, #1
 8013df4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013df6:	f001 fe59 	bl	8015aac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013dfa:	f000 ff3d 	bl	8014c78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013dfe:	f001 fe23 	bl	8015a48 <vPortEnterCritical>
 8013e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013e08:	b25b      	sxtb	r3, r3
 8013e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e0e:	d103      	bne.n	8013e18 <xQueueGenericSend+0x174>
 8013e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e12:	2200      	movs	r2, #0
 8013e14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013e1e:	b25b      	sxtb	r3, r3
 8013e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e24:	d103      	bne.n	8013e2e <xQueueGenericSend+0x18a>
 8013e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e28:	2200      	movs	r2, #0
 8013e2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013e2e:	f001 fe3d 	bl	8015aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013e32:	1d3a      	adds	r2, r7, #4
 8013e34:	f107 0314 	add.w	r3, r7, #20
 8013e38:	4611      	mov	r1, r2
 8013e3a:	4618      	mov	r0, r3
 8013e3c:	f001 f97e 	bl	801513c <xTaskCheckForTimeOut>
 8013e40:	4603      	mov	r3, r0
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d124      	bne.n	8013e90 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013e46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013e48:	f000 fbe1 	bl	801460e <prvIsQueueFull>
 8013e4c:	4603      	mov	r3, r0
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d018      	beq.n	8013e84 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8013e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e54:	3310      	adds	r3, #16
 8013e56:	687a      	ldr	r2, [r7, #4]
 8013e58:	4611      	mov	r1, r2
 8013e5a:	4618      	mov	r0, r3
 8013e5c:	f001 f8ce 	bl	8014ffc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8013e60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013e62:	f000 fb6c 	bl	801453e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013e66:	f000 ff15 	bl	8014c94 <xTaskResumeAll>
 8013e6a:	4603      	mov	r3, r0
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	f47f af7c 	bne.w	8013d6a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8013e72:	4b0c      	ldr	r3, [pc, #48]	; (8013ea4 <xQueueGenericSend+0x200>)
 8013e74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e78:	601a      	str	r2, [r3, #0]
 8013e7a:	f3bf 8f4f 	dsb	sy
 8013e7e:	f3bf 8f6f 	isb	sy
 8013e82:	e772      	b.n	8013d6a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013e84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013e86:	f000 fb5a 	bl	801453e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013e8a:	f000 ff03 	bl	8014c94 <xTaskResumeAll>
 8013e8e:	e76c      	b.n	8013d6a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8013e90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013e92:	f000 fb54 	bl	801453e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013e96:	f000 fefd 	bl	8014c94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8013e9a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013e9c:	4618      	mov	r0, r3
 8013e9e:	3738      	adds	r7, #56	; 0x38
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	bd80      	pop	{r7, pc}
 8013ea4:	e000ed04 	.word	0xe000ed04

08013ea8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b08e      	sub	sp, #56	; 0x38
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	6078      	str	r0, [r7, #4]
 8013eb0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8013eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d10b      	bne.n	8013ed4 <xQueueGiveFromISR+0x2c>
 8013ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ec0:	b672      	cpsid	i
 8013ec2:	f383 8811 	msr	BASEPRI, r3
 8013ec6:	f3bf 8f6f 	isb	sy
 8013eca:	f3bf 8f4f 	dsb	sy
 8013ece:	b662      	cpsie	i
 8013ed0:	623b      	str	r3, [r7, #32]
 8013ed2:	e7fe      	b.n	8013ed2 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ed8:	2b00      	cmp	r3, #0
 8013eda:	d00b      	beq.n	8013ef4 <xQueueGiveFromISR+0x4c>
 8013edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ee0:	b672      	cpsid	i
 8013ee2:	f383 8811 	msr	BASEPRI, r3
 8013ee6:	f3bf 8f6f 	isb	sy
 8013eea:	f3bf 8f4f 	dsb	sy
 8013eee:	b662      	cpsie	i
 8013ef0:	61fb      	str	r3, [r7, #28]
 8013ef2:	e7fe      	b.n	8013ef2 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8013ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d103      	bne.n	8013f04 <xQueueGiveFromISR+0x5c>
 8013efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013efe:	689b      	ldr	r3, [r3, #8]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d101      	bne.n	8013f08 <xQueueGiveFromISR+0x60>
 8013f04:	2301      	movs	r3, #1
 8013f06:	e000      	b.n	8013f0a <xQueueGiveFromISR+0x62>
 8013f08:	2300      	movs	r3, #0
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d10b      	bne.n	8013f26 <xQueueGiveFromISR+0x7e>
 8013f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f12:	b672      	cpsid	i
 8013f14:	f383 8811 	msr	BASEPRI, r3
 8013f18:	f3bf 8f6f 	isb	sy
 8013f1c:	f3bf 8f4f 	dsb	sy
 8013f20:	b662      	cpsie	i
 8013f22:	61bb      	str	r3, [r7, #24]
 8013f24:	e7fe      	b.n	8013f24 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013f26:	f001 fe6f 	bl	8015c08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013f2a:	f3ef 8211 	mrs	r2, BASEPRI
 8013f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f32:	b672      	cpsid	i
 8013f34:	f383 8811 	msr	BASEPRI, r3
 8013f38:	f3bf 8f6f 	isb	sy
 8013f3c:	f3bf 8f4f 	dsb	sy
 8013f40:	b662      	cpsie	i
 8013f42:	617a      	str	r2, [r7, #20]
 8013f44:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013f46:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013f48:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013f4e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8013f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013f54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013f56:	429a      	cmp	r2, r3
 8013f58:	d22b      	bcs.n	8013fb2 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013f60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013f66:	1c5a      	adds	r2, r3, #1
 8013f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f6a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013f6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f74:	d112      	bne.n	8013f9c <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d016      	beq.n	8013fac <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f80:	3324      	adds	r3, #36	; 0x24
 8013f82:	4618      	mov	r0, r3
 8013f84:	f001 f860 	bl	8015048 <xTaskRemoveFromEventList>
 8013f88:	4603      	mov	r3, r0
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d00e      	beq.n	8013fac <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013f8e:	683b      	ldr	r3, [r7, #0]
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d00b      	beq.n	8013fac <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013f94:	683b      	ldr	r3, [r7, #0]
 8013f96:	2201      	movs	r2, #1
 8013f98:	601a      	str	r2, [r3, #0]
 8013f9a:	e007      	b.n	8013fac <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013fa0:	3301      	adds	r3, #1
 8013fa2:	b2db      	uxtb	r3, r3
 8013fa4:	b25a      	sxtb	r2, r3
 8013fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013fa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013fac:	2301      	movs	r3, #1
 8013fae:	637b      	str	r3, [r7, #52]	; 0x34
 8013fb0:	e001      	b.n	8013fb6 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	637b      	str	r3, [r7, #52]	; 0x34
 8013fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fb8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	3738      	adds	r7, #56	; 0x38
 8013fc6:	46bd      	mov	sp, r7
 8013fc8:	bd80      	pop	{r7, pc}
	...

08013fcc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013fcc:	b580      	push	{r7, lr}
 8013fce:	b08c      	sub	sp, #48	; 0x30
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	60f8      	str	r0, [r7, #12]
 8013fd4:	60b9      	str	r1, [r7, #8]
 8013fd6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013fd8:	2300      	movs	r3, #0
 8013fda:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013fdc:	68fb      	ldr	r3, [r7, #12]
 8013fde:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d10b      	bne.n	8013ffe <xQueueReceive+0x32>
	__asm volatile
 8013fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fea:	b672      	cpsid	i
 8013fec:	f383 8811 	msr	BASEPRI, r3
 8013ff0:	f3bf 8f6f 	isb	sy
 8013ff4:	f3bf 8f4f 	dsb	sy
 8013ff8:	b662      	cpsie	i
 8013ffa:	623b      	str	r3, [r7, #32]
 8013ffc:	e7fe      	b.n	8013ffc <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013ffe:	68bb      	ldr	r3, [r7, #8]
 8014000:	2b00      	cmp	r3, #0
 8014002:	d103      	bne.n	801400c <xQueueReceive+0x40>
 8014004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014008:	2b00      	cmp	r3, #0
 801400a:	d101      	bne.n	8014010 <xQueueReceive+0x44>
 801400c:	2301      	movs	r3, #1
 801400e:	e000      	b.n	8014012 <xQueueReceive+0x46>
 8014010:	2300      	movs	r3, #0
 8014012:	2b00      	cmp	r3, #0
 8014014:	d10b      	bne.n	801402e <xQueueReceive+0x62>
 8014016:	f04f 0350 	mov.w	r3, #80	; 0x50
 801401a:	b672      	cpsid	i
 801401c:	f383 8811 	msr	BASEPRI, r3
 8014020:	f3bf 8f6f 	isb	sy
 8014024:	f3bf 8f4f 	dsb	sy
 8014028:	b662      	cpsie	i
 801402a:	61fb      	str	r3, [r7, #28]
 801402c:	e7fe      	b.n	801402c <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801402e:	f001 f9c9 	bl	80153c4 <xTaskGetSchedulerState>
 8014032:	4603      	mov	r3, r0
 8014034:	2b00      	cmp	r3, #0
 8014036:	d102      	bne.n	801403e <xQueueReceive+0x72>
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	2b00      	cmp	r3, #0
 801403c:	d101      	bne.n	8014042 <xQueueReceive+0x76>
 801403e:	2301      	movs	r3, #1
 8014040:	e000      	b.n	8014044 <xQueueReceive+0x78>
 8014042:	2300      	movs	r3, #0
 8014044:	2b00      	cmp	r3, #0
 8014046:	d10b      	bne.n	8014060 <xQueueReceive+0x94>
 8014048:	f04f 0350 	mov.w	r3, #80	; 0x50
 801404c:	b672      	cpsid	i
 801404e:	f383 8811 	msr	BASEPRI, r3
 8014052:	f3bf 8f6f 	isb	sy
 8014056:	f3bf 8f4f 	dsb	sy
 801405a:	b662      	cpsie	i
 801405c:	61bb      	str	r3, [r7, #24]
 801405e:	e7fe      	b.n	801405e <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014060:	f001 fcf2 	bl	8015a48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014068:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801406a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801406c:	2b00      	cmp	r3, #0
 801406e:	d01f      	beq.n	80140b0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014070:	68b9      	ldr	r1, [r7, #8]
 8014072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014074:	f000 fa3d 	bl	80144f2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801407a:	1e5a      	subs	r2, r3, #1
 801407c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801407e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014082:	691b      	ldr	r3, [r3, #16]
 8014084:	2b00      	cmp	r3, #0
 8014086:	d00f      	beq.n	80140a8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801408a:	3310      	adds	r3, #16
 801408c:	4618      	mov	r0, r3
 801408e:	f000 ffdb 	bl	8015048 <xTaskRemoveFromEventList>
 8014092:	4603      	mov	r3, r0
 8014094:	2b00      	cmp	r3, #0
 8014096:	d007      	beq.n	80140a8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014098:	4b3c      	ldr	r3, [pc, #240]	; (801418c <xQueueReceive+0x1c0>)
 801409a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801409e:	601a      	str	r2, [r3, #0]
 80140a0:	f3bf 8f4f 	dsb	sy
 80140a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80140a8:	f001 fd00 	bl	8015aac <vPortExitCritical>
				return pdPASS;
 80140ac:	2301      	movs	r3, #1
 80140ae:	e069      	b.n	8014184 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d103      	bne.n	80140be <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80140b6:	f001 fcf9 	bl	8015aac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80140ba:	2300      	movs	r3, #0
 80140bc:	e062      	b.n	8014184 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80140be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d106      	bne.n	80140d2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80140c4:	f107 0310 	add.w	r3, r7, #16
 80140c8:	4618      	mov	r0, r3
 80140ca:	f001 f821 	bl	8015110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80140ce:	2301      	movs	r3, #1
 80140d0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80140d2:	f001 fceb 	bl	8015aac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80140d6:	f000 fdcf 	bl	8014c78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80140da:	f001 fcb5 	bl	8015a48 <vPortEnterCritical>
 80140de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80140e4:	b25b      	sxtb	r3, r3
 80140e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80140ea:	d103      	bne.n	80140f4 <xQueueReceive+0x128>
 80140ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140ee:	2200      	movs	r2, #0
 80140f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80140f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80140fa:	b25b      	sxtb	r3, r3
 80140fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014100:	d103      	bne.n	801410a <xQueueReceive+0x13e>
 8014102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014104:	2200      	movs	r2, #0
 8014106:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801410a:	f001 fccf 	bl	8015aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801410e:	1d3a      	adds	r2, r7, #4
 8014110:	f107 0310 	add.w	r3, r7, #16
 8014114:	4611      	mov	r1, r2
 8014116:	4618      	mov	r0, r3
 8014118:	f001 f810 	bl	801513c <xTaskCheckForTimeOut>
 801411c:	4603      	mov	r3, r0
 801411e:	2b00      	cmp	r3, #0
 8014120:	d123      	bne.n	801416a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014122:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014124:	f000 fa5d 	bl	80145e2 <prvIsQueueEmpty>
 8014128:	4603      	mov	r3, r0
 801412a:	2b00      	cmp	r3, #0
 801412c:	d017      	beq.n	801415e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801412e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014130:	3324      	adds	r3, #36	; 0x24
 8014132:	687a      	ldr	r2, [r7, #4]
 8014134:	4611      	mov	r1, r2
 8014136:	4618      	mov	r0, r3
 8014138:	f000 ff60 	bl	8014ffc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801413c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801413e:	f000 f9fe 	bl	801453e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014142:	f000 fda7 	bl	8014c94 <xTaskResumeAll>
 8014146:	4603      	mov	r3, r0
 8014148:	2b00      	cmp	r3, #0
 801414a:	d189      	bne.n	8014060 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 801414c:	4b0f      	ldr	r3, [pc, #60]	; (801418c <xQueueReceive+0x1c0>)
 801414e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014152:	601a      	str	r2, [r3, #0]
 8014154:	f3bf 8f4f 	dsb	sy
 8014158:	f3bf 8f6f 	isb	sy
 801415c:	e780      	b.n	8014060 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801415e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014160:	f000 f9ed 	bl	801453e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014164:	f000 fd96 	bl	8014c94 <xTaskResumeAll>
 8014168:	e77a      	b.n	8014060 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801416a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801416c:	f000 f9e7 	bl	801453e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014170:	f000 fd90 	bl	8014c94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014174:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014176:	f000 fa34 	bl	80145e2 <prvIsQueueEmpty>
 801417a:	4603      	mov	r3, r0
 801417c:	2b00      	cmp	r3, #0
 801417e:	f43f af6f 	beq.w	8014060 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8014182:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8014184:	4618      	mov	r0, r3
 8014186:	3730      	adds	r7, #48	; 0x30
 8014188:	46bd      	mov	sp, r7
 801418a:	bd80      	pop	{r7, pc}
 801418c:	e000ed04 	.word	0xe000ed04

08014190 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8014190:	b580      	push	{r7, lr}
 8014192:	b08e      	sub	sp, #56	; 0x38
 8014194:	af00      	add	r7, sp, #0
 8014196:	6078      	str	r0, [r7, #4]
 8014198:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801419a:	2300      	movs	r3, #0
 801419c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80141a2:	2300      	movs	r3, #0
 80141a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80141a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d10b      	bne.n	80141c4 <xQueueSemaphoreTake+0x34>
 80141ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141b0:	b672      	cpsid	i
 80141b2:	f383 8811 	msr	BASEPRI, r3
 80141b6:	f3bf 8f6f 	isb	sy
 80141ba:	f3bf 8f4f 	dsb	sy
 80141be:	b662      	cpsie	i
 80141c0:	623b      	str	r3, [r7, #32]
 80141c2:	e7fe      	b.n	80141c2 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80141c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d00b      	beq.n	80141e4 <xQueueSemaphoreTake+0x54>
 80141cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141d0:	b672      	cpsid	i
 80141d2:	f383 8811 	msr	BASEPRI, r3
 80141d6:	f3bf 8f6f 	isb	sy
 80141da:	f3bf 8f4f 	dsb	sy
 80141de:	b662      	cpsie	i
 80141e0:	61fb      	str	r3, [r7, #28]
 80141e2:	e7fe      	b.n	80141e2 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80141e4:	f001 f8ee 	bl	80153c4 <xTaskGetSchedulerState>
 80141e8:	4603      	mov	r3, r0
 80141ea:	2b00      	cmp	r3, #0
 80141ec:	d102      	bne.n	80141f4 <xQueueSemaphoreTake+0x64>
 80141ee:	683b      	ldr	r3, [r7, #0]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d101      	bne.n	80141f8 <xQueueSemaphoreTake+0x68>
 80141f4:	2301      	movs	r3, #1
 80141f6:	e000      	b.n	80141fa <xQueueSemaphoreTake+0x6a>
 80141f8:	2300      	movs	r3, #0
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d10b      	bne.n	8014216 <xQueueSemaphoreTake+0x86>
 80141fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014202:	b672      	cpsid	i
 8014204:	f383 8811 	msr	BASEPRI, r3
 8014208:	f3bf 8f6f 	isb	sy
 801420c:	f3bf 8f4f 	dsb	sy
 8014210:	b662      	cpsie	i
 8014212:	61bb      	str	r3, [r7, #24]
 8014214:	e7fe      	b.n	8014214 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014216:	f001 fc17 	bl	8015a48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801421a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801421c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801421e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8014220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014222:	2b00      	cmp	r3, #0
 8014224:	d024      	beq.n	8014270 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8014226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014228:	1e5a      	subs	r2, r3, #1
 801422a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801422c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801422e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014230:	681b      	ldr	r3, [r3, #0]
 8014232:	2b00      	cmp	r3, #0
 8014234:	d104      	bne.n	8014240 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8014236:	f001 fa87 	bl	8015748 <pvTaskIncrementMutexHeldCount>
 801423a:	4602      	mov	r2, r0
 801423c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801423e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014242:	691b      	ldr	r3, [r3, #16]
 8014244:	2b00      	cmp	r3, #0
 8014246:	d00f      	beq.n	8014268 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801424a:	3310      	adds	r3, #16
 801424c:	4618      	mov	r0, r3
 801424e:	f000 fefb 	bl	8015048 <xTaskRemoveFromEventList>
 8014252:	4603      	mov	r3, r0
 8014254:	2b00      	cmp	r3, #0
 8014256:	d007      	beq.n	8014268 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014258:	4b54      	ldr	r3, [pc, #336]	; (80143ac <xQueueSemaphoreTake+0x21c>)
 801425a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801425e:	601a      	str	r2, [r3, #0]
 8014260:	f3bf 8f4f 	dsb	sy
 8014264:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014268:	f001 fc20 	bl	8015aac <vPortExitCritical>
				return pdPASS;
 801426c:	2301      	movs	r3, #1
 801426e:	e098      	b.n	80143a2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014270:	683b      	ldr	r3, [r7, #0]
 8014272:	2b00      	cmp	r3, #0
 8014274:	d112      	bne.n	801429c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8014276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014278:	2b00      	cmp	r3, #0
 801427a:	d00b      	beq.n	8014294 <xQueueSemaphoreTake+0x104>
 801427c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014280:	b672      	cpsid	i
 8014282:	f383 8811 	msr	BASEPRI, r3
 8014286:	f3bf 8f6f 	isb	sy
 801428a:	f3bf 8f4f 	dsb	sy
 801428e:	b662      	cpsie	i
 8014290:	617b      	str	r3, [r7, #20]
 8014292:	e7fe      	b.n	8014292 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8014294:	f001 fc0a 	bl	8015aac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8014298:	2300      	movs	r3, #0
 801429a:	e082      	b.n	80143a2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 801429c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d106      	bne.n	80142b0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80142a2:	f107 030c 	add.w	r3, r7, #12
 80142a6:	4618      	mov	r0, r3
 80142a8:	f000 ff32 	bl	8015110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80142ac:	2301      	movs	r3, #1
 80142ae:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80142b0:	f001 fbfc 	bl	8015aac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80142b4:	f000 fce0 	bl	8014c78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80142b8:	f001 fbc6 	bl	8015a48 <vPortEnterCritical>
 80142bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80142c2:	b25b      	sxtb	r3, r3
 80142c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142c8:	d103      	bne.n	80142d2 <xQueueSemaphoreTake+0x142>
 80142ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142cc:	2200      	movs	r2, #0
 80142ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80142d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80142d8:	b25b      	sxtb	r3, r3
 80142da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80142de:	d103      	bne.n	80142e8 <xQueueSemaphoreTake+0x158>
 80142e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142e2:	2200      	movs	r2, #0
 80142e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80142e8:	f001 fbe0 	bl	8015aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80142ec:	463a      	mov	r2, r7
 80142ee:	f107 030c 	add.w	r3, r7, #12
 80142f2:	4611      	mov	r1, r2
 80142f4:	4618      	mov	r0, r3
 80142f6:	f000 ff21 	bl	801513c <xTaskCheckForTimeOut>
 80142fa:	4603      	mov	r3, r0
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d132      	bne.n	8014366 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014300:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014302:	f000 f96e 	bl	80145e2 <prvIsQueueEmpty>
 8014306:	4603      	mov	r3, r0
 8014308:	2b00      	cmp	r3, #0
 801430a:	d026      	beq.n	801435a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801430c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	2b00      	cmp	r3, #0
 8014312:	d109      	bne.n	8014328 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8014314:	f001 fb98 	bl	8015a48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801431a:	689b      	ldr	r3, [r3, #8]
 801431c:	4618      	mov	r0, r3
 801431e:	f001 f86f 	bl	8015400 <xTaskPriorityInherit>
 8014322:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8014324:	f001 fbc2 	bl	8015aac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801432a:	3324      	adds	r3, #36	; 0x24
 801432c:	683a      	ldr	r2, [r7, #0]
 801432e:	4611      	mov	r1, r2
 8014330:	4618      	mov	r0, r3
 8014332:	f000 fe63 	bl	8014ffc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014336:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014338:	f000 f901 	bl	801453e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801433c:	f000 fcaa 	bl	8014c94 <xTaskResumeAll>
 8014340:	4603      	mov	r3, r0
 8014342:	2b00      	cmp	r3, #0
 8014344:	f47f af67 	bne.w	8014216 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8014348:	4b18      	ldr	r3, [pc, #96]	; (80143ac <xQueueSemaphoreTake+0x21c>)
 801434a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801434e:	601a      	str	r2, [r3, #0]
 8014350:	f3bf 8f4f 	dsb	sy
 8014354:	f3bf 8f6f 	isb	sy
 8014358:	e75d      	b.n	8014216 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801435a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801435c:	f000 f8ef 	bl	801453e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014360:	f000 fc98 	bl	8014c94 <xTaskResumeAll>
 8014364:	e757      	b.n	8014216 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8014366:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014368:	f000 f8e9 	bl	801453e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801436c:	f000 fc92 	bl	8014c94 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014370:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014372:	f000 f936 	bl	80145e2 <prvIsQueueEmpty>
 8014376:	4603      	mov	r3, r0
 8014378:	2b00      	cmp	r3, #0
 801437a:	f43f af4c 	beq.w	8014216 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801437e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014380:	2b00      	cmp	r3, #0
 8014382:	d00d      	beq.n	80143a0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8014384:	f001 fb60 	bl	8015a48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8014388:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801438a:	f000 f830 	bl	80143ee <prvGetDisinheritPriorityAfterTimeout>
 801438e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8014390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014392:	689b      	ldr	r3, [r3, #8]
 8014394:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8014396:	4618      	mov	r0, r3
 8014398:	f001 f93a 	bl	8015610 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801439c:	f001 fb86 	bl	8015aac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80143a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80143a2:	4618      	mov	r0, r3
 80143a4:	3738      	adds	r7, #56	; 0x38
 80143a6:	46bd      	mov	sp, r7
 80143a8:	bd80      	pop	{r7, pc}
 80143aa:	bf00      	nop
 80143ac:	e000ed04 	.word	0xe000ed04

080143b0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80143b0:	b580      	push	{r7, lr}
 80143b2:	b084      	sub	sp, #16
 80143b4:	af00      	add	r7, sp, #0
 80143b6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d10b      	bne.n	80143d6 <uxQueueMessagesWaiting+0x26>
 80143be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143c2:	b672      	cpsid	i
 80143c4:	f383 8811 	msr	BASEPRI, r3
 80143c8:	f3bf 8f6f 	isb	sy
 80143cc:	f3bf 8f4f 	dsb	sy
 80143d0:	b662      	cpsie	i
 80143d2:	60bb      	str	r3, [r7, #8]
 80143d4:	e7fe      	b.n	80143d4 <uxQueueMessagesWaiting+0x24>

	taskENTER_CRITICAL();
 80143d6:	f001 fb37 	bl	8015a48 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80143de:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80143e0:	f001 fb64 	bl	8015aac <vPortExitCritical>

	return uxReturn;
 80143e4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80143e6:	4618      	mov	r0, r3
 80143e8:	3710      	adds	r7, #16
 80143ea:	46bd      	mov	sp, r7
 80143ec:	bd80      	pop	{r7, pc}

080143ee <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80143ee:	b480      	push	{r7}
 80143f0:	b085      	sub	sp, #20
 80143f2:	af00      	add	r7, sp, #0
 80143f4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d006      	beq.n	801440c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80143fe:	687b      	ldr	r3, [r7, #4]
 8014400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014402:	681b      	ldr	r3, [r3, #0]
 8014404:	f1c3 0307 	rsb	r3, r3, #7
 8014408:	60fb      	str	r3, [r7, #12]
 801440a:	e001      	b.n	8014410 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801440c:	2300      	movs	r3, #0
 801440e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8014410:	68fb      	ldr	r3, [r7, #12]
	}
 8014412:	4618      	mov	r0, r3
 8014414:	3714      	adds	r7, #20
 8014416:	46bd      	mov	sp, r7
 8014418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801441c:	4770      	bx	lr

0801441e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801441e:	b580      	push	{r7, lr}
 8014420:	b086      	sub	sp, #24
 8014422:	af00      	add	r7, sp, #0
 8014424:	60f8      	str	r0, [r7, #12]
 8014426:	60b9      	str	r1, [r7, #8]
 8014428:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801442a:	2300      	movs	r3, #0
 801442c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014432:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014438:	2b00      	cmp	r3, #0
 801443a:	d10d      	bne.n	8014458 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	681b      	ldr	r3, [r3, #0]
 8014440:	2b00      	cmp	r3, #0
 8014442:	d14d      	bne.n	80144e0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014444:	68fb      	ldr	r3, [r7, #12]
 8014446:	689b      	ldr	r3, [r3, #8]
 8014448:	4618      	mov	r0, r3
 801444a:	f001 f859 	bl	8015500 <xTaskPriorityDisinherit>
 801444e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8014450:	68fb      	ldr	r3, [r7, #12]
 8014452:	2200      	movs	r2, #0
 8014454:	609a      	str	r2, [r3, #8]
 8014456:	e043      	b.n	80144e0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d119      	bne.n	8014492 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	6858      	ldr	r0, [r3, #4]
 8014462:	68fb      	ldr	r3, [r7, #12]
 8014464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014466:	461a      	mov	r2, r3
 8014468:	68b9      	ldr	r1, [r7, #8]
 801446a:	f001 fe19 	bl	80160a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	685a      	ldr	r2, [r3, #4]
 8014472:	68fb      	ldr	r3, [r7, #12]
 8014474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014476:	441a      	add	r2, r3
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801447c:	68fb      	ldr	r3, [r7, #12]
 801447e:	685a      	ldr	r2, [r3, #4]
 8014480:	68fb      	ldr	r3, [r7, #12]
 8014482:	689b      	ldr	r3, [r3, #8]
 8014484:	429a      	cmp	r2, r3
 8014486:	d32b      	bcc.n	80144e0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014488:	68fb      	ldr	r3, [r7, #12]
 801448a:	681a      	ldr	r2, [r3, #0]
 801448c:	68fb      	ldr	r3, [r7, #12]
 801448e:	605a      	str	r2, [r3, #4]
 8014490:	e026      	b.n	80144e0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8014492:	68fb      	ldr	r3, [r7, #12]
 8014494:	68d8      	ldr	r0, [r3, #12]
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801449a:	461a      	mov	r2, r3
 801449c:	68b9      	ldr	r1, [r7, #8]
 801449e:	f001 fdff 	bl	80160a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	68da      	ldr	r2, [r3, #12]
 80144a6:	68fb      	ldr	r3, [r7, #12]
 80144a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80144aa:	425b      	negs	r3, r3
 80144ac:	441a      	add	r2, r3
 80144ae:	68fb      	ldr	r3, [r7, #12]
 80144b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80144b2:	68fb      	ldr	r3, [r7, #12]
 80144b4:	68da      	ldr	r2, [r3, #12]
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	429a      	cmp	r2, r3
 80144bc:	d207      	bcs.n	80144ce <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	689a      	ldr	r2, [r3, #8]
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80144c6:	425b      	negs	r3, r3
 80144c8:	441a      	add	r2, r3
 80144ca:	68fb      	ldr	r3, [r7, #12]
 80144cc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	2b02      	cmp	r3, #2
 80144d2:	d105      	bne.n	80144e0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80144d4:	693b      	ldr	r3, [r7, #16]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d002      	beq.n	80144e0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80144da:	693b      	ldr	r3, [r7, #16]
 80144dc:	3b01      	subs	r3, #1
 80144de:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80144e0:	693b      	ldr	r3, [r7, #16]
 80144e2:	1c5a      	adds	r2, r3, #1
 80144e4:	68fb      	ldr	r3, [r7, #12]
 80144e6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80144e8:	697b      	ldr	r3, [r7, #20]
}
 80144ea:	4618      	mov	r0, r3
 80144ec:	3718      	adds	r7, #24
 80144ee:	46bd      	mov	sp, r7
 80144f0:	bd80      	pop	{r7, pc}

080144f2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80144f2:	b580      	push	{r7, lr}
 80144f4:	b082      	sub	sp, #8
 80144f6:	af00      	add	r7, sp, #0
 80144f8:	6078      	str	r0, [r7, #4]
 80144fa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014500:	2b00      	cmp	r3, #0
 8014502:	d018      	beq.n	8014536 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	68da      	ldr	r2, [r3, #12]
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801450c:	441a      	add	r2, r3
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	68da      	ldr	r2, [r3, #12]
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	689b      	ldr	r3, [r3, #8]
 801451a:	429a      	cmp	r2, r3
 801451c:	d303      	bcc.n	8014526 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	681a      	ldr	r2, [r3, #0]
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	68d9      	ldr	r1, [r3, #12]
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801452e:	461a      	mov	r2, r3
 8014530:	6838      	ldr	r0, [r7, #0]
 8014532:	f001 fdb5 	bl	80160a0 <memcpy>
	}
}
 8014536:	bf00      	nop
 8014538:	3708      	adds	r7, #8
 801453a:	46bd      	mov	sp, r7
 801453c:	bd80      	pop	{r7, pc}

0801453e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801453e:	b580      	push	{r7, lr}
 8014540:	b084      	sub	sp, #16
 8014542:	af00      	add	r7, sp, #0
 8014544:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014546:	f001 fa7f 	bl	8015a48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014550:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014552:	e011      	b.n	8014578 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014558:	2b00      	cmp	r3, #0
 801455a:	d012      	beq.n	8014582 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	3324      	adds	r3, #36	; 0x24
 8014560:	4618      	mov	r0, r3
 8014562:	f000 fd71 	bl	8015048 <xTaskRemoveFromEventList>
 8014566:	4603      	mov	r3, r0
 8014568:	2b00      	cmp	r3, #0
 801456a:	d001      	beq.n	8014570 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801456c:	f000 fe4a 	bl	8015204 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014570:	7bfb      	ldrb	r3, [r7, #15]
 8014572:	3b01      	subs	r3, #1
 8014574:	b2db      	uxtb	r3, r3
 8014576:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014578:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801457c:	2b00      	cmp	r3, #0
 801457e:	dce9      	bgt.n	8014554 <prvUnlockQueue+0x16>
 8014580:	e000      	b.n	8014584 <prvUnlockQueue+0x46>
					break;
 8014582:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	22ff      	movs	r2, #255	; 0xff
 8014588:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801458c:	f001 fa8e 	bl	8015aac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014590:	f001 fa5a 	bl	8015a48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801459a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801459c:	e011      	b.n	80145c2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	691b      	ldr	r3, [r3, #16]
 80145a2:	2b00      	cmp	r3, #0
 80145a4:	d012      	beq.n	80145cc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	3310      	adds	r3, #16
 80145aa:	4618      	mov	r0, r3
 80145ac:	f000 fd4c 	bl	8015048 <xTaskRemoveFromEventList>
 80145b0:	4603      	mov	r3, r0
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d001      	beq.n	80145ba <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80145b6:	f000 fe25 	bl	8015204 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80145ba:	7bbb      	ldrb	r3, [r7, #14]
 80145bc:	3b01      	subs	r3, #1
 80145be:	b2db      	uxtb	r3, r3
 80145c0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80145c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	dce9      	bgt.n	801459e <prvUnlockQueue+0x60>
 80145ca:	e000      	b.n	80145ce <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80145cc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	22ff      	movs	r2, #255	; 0xff
 80145d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80145d6:	f001 fa69 	bl	8015aac <vPortExitCritical>
}
 80145da:	bf00      	nop
 80145dc:	3710      	adds	r7, #16
 80145de:	46bd      	mov	sp, r7
 80145e0:	bd80      	pop	{r7, pc}

080145e2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80145e2:	b580      	push	{r7, lr}
 80145e4:	b084      	sub	sp, #16
 80145e6:	af00      	add	r7, sp, #0
 80145e8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80145ea:	f001 fa2d 	bl	8015a48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	d102      	bne.n	80145fc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80145f6:	2301      	movs	r3, #1
 80145f8:	60fb      	str	r3, [r7, #12]
 80145fa:	e001      	b.n	8014600 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80145fc:	2300      	movs	r3, #0
 80145fe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014600:	f001 fa54 	bl	8015aac <vPortExitCritical>

	return xReturn;
 8014604:	68fb      	ldr	r3, [r7, #12]
}
 8014606:	4618      	mov	r0, r3
 8014608:	3710      	adds	r7, #16
 801460a:	46bd      	mov	sp, r7
 801460c:	bd80      	pop	{r7, pc}

0801460e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801460e:	b580      	push	{r7, lr}
 8014610:	b084      	sub	sp, #16
 8014612:	af00      	add	r7, sp, #0
 8014614:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014616:	f001 fa17 	bl	8015a48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014622:	429a      	cmp	r2, r3
 8014624:	d102      	bne.n	801462c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014626:	2301      	movs	r3, #1
 8014628:	60fb      	str	r3, [r7, #12]
 801462a:	e001      	b.n	8014630 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801462c:	2300      	movs	r3, #0
 801462e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014630:	f001 fa3c 	bl	8015aac <vPortExitCritical>

	return xReturn;
 8014634:	68fb      	ldr	r3, [r7, #12]
}
 8014636:	4618      	mov	r0, r3
 8014638:	3710      	adds	r7, #16
 801463a:	46bd      	mov	sp, r7
 801463c:	bd80      	pop	{r7, pc}

0801463e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801463e:	b580      	push	{r7, lr}
 8014640:	b08e      	sub	sp, #56	; 0x38
 8014642:	af04      	add	r7, sp, #16
 8014644:	60f8      	str	r0, [r7, #12]
 8014646:	60b9      	str	r1, [r7, #8]
 8014648:	607a      	str	r2, [r7, #4]
 801464a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801464c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801464e:	2b00      	cmp	r3, #0
 8014650:	d10b      	bne.n	801466a <xTaskCreateStatic+0x2c>
 8014652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014656:	b672      	cpsid	i
 8014658:	f383 8811 	msr	BASEPRI, r3
 801465c:	f3bf 8f6f 	isb	sy
 8014660:	f3bf 8f4f 	dsb	sy
 8014664:	b662      	cpsie	i
 8014666:	623b      	str	r3, [r7, #32]
 8014668:	e7fe      	b.n	8014668 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 801466a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801466c:	2b00      	cmp	r3, #0
 801466e:	d10b      	bne.n	8014688 <xTaskCreateStatic+0x4a>
 8014670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014674:	b672      	cpsid	i
 8014676:	f383 8811 	msr	BASEPRI, r3
 801467a:	f3bf 8f6f 	isb	sy
 801467e:	f3bf 8f4f 	dsb	sy
 8014682:	b662      	cpsie	i
 8014684:	61fb      	str	r3, [r7, #28]
 8014686:	e7fe      	b.n	8014686 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014688:	2354      	movs	r3, #84	; 0x54
 801468a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801468c:	693b      	ldr	r3, [r7, #16]
 801468e:	2b54      	cmp	r3, #84	; 0x54
 8014690:	d00b      	beq.n	80146aa <xTaskCreateStatic+0x6c>
 8014692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014696:	b672      	cpsid	i
 8014698:	f383 8811 	msr	BASEPRI, r3
 801469c:	f3bf 8f6f 	isb	sy
 80146a0:	f3bf 8f4f 	dsb	sy
 80146a4:	b662      	cpsie	i
 80146a6:	61bb      	str	r3, [r7, #24]
 80146a8:	e7fe      	b.n	80146a8 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80146aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80146ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d01e      	beq.n	80146f0 <xTaskCreateStatic+0xb2>
 80146b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d01b      	beq.n	80146f0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80146b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80146bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80146c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80146c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146c4:	2202      	movs	r2, #2
 80146c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80146ca:	2300      	movs	r3, #0
 80146cc:	9303      	str	r3, [sp, #12]
 80146ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146d0:	9302      	str	r3, [sp, #8]
 80146d2:	f107 0314 	add.w	r3, r7, #20
 80146d6:	9301      	str	r3, [sp, #4]
 80146d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146da:	9300      	str	r3, [sp, #0]
 80146dc:	683b      	ldr	r3, [r7, #0]
 80146de:	687a      	ldr	r2, [r7, #4]
 80146e0:	68b9      	ldr	r1, [r7, #8]
 80146e2:	68f8      	ldr	r0, [r7, #12]
 80146e4:	f000 f850 	bl	8014788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80146e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80146ea:	f000 f8d5 	bl	8014898 <prvAddNewTaskToReadyList>
 80146ee:	e001      	b.n	80146f4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80146f0:	2300      	movs	r3, #0
 80146f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80146f4:	697b      	ldr	r3, [r7, #20]
	}
 80146f6:	4618      	mov	r0, r3
 80146f8:	3728      	adds	r7, #40	; 0x28
 80146fa:	46bd      	mov	sp, r7
 80146fc:	bd80      	pop	{r7, pc}

080146fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80146fe:	b580      	push	{r7, lr}
 8014700:	b08c      	sub	sp, #48	; 0x30
 8014702:	af04      	add	r7, sp, #16
 8014704:	60f8      	str	r0, [r7, #12]
 8014706:	60b9      	str	r1, [r7, #8]
 8014708:	603b      	str	r3, [r7, #0]
 801470a:	4613      	mov	r3, r2
 801470c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801470e:	88fb      	ldrh	r3, [r7, #6]
 8014710:	009b      	lsls	r3, r3, #2
 8014712:	4618      	mov	r0, r3
 8014714:	f001 faba 	bl	8015c8c <pvPortMalloc>
 8014718:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801471a:	697b      	ldr	r3, [r7, #20]
 801471c:	2b00      	cmp	r3, #0
 801471e:	d00e      	beq.n	801473e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014720:	2054      	movs	r0, #84	; 0x54
 8014722:	f001 fab3 	bl	8015c8c <pvPortMalloc>
 8014726:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014728:	69fb      	ldr	r3, [r7, #28]
 801472a:	2b00      	cmp	r3, #0
 801472c:	d003      	beq.n	8014736 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801472e:	69fb      	ldr	r3, [r7, #28]
 8014730:	697a      	ldr	r2, [r7, #20]
 8014732:	631a      	str	r2, [r3, #48]	; 0x30
 8014734:	e005      	b.n	8014742 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014736:	6978      	ldr	r0, [r7, #20]
 8014738:	f001 fb70 	bl	8015e1c <vPortFree>
 801473c:	e001      	b.n	8014742 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801473e:	2300      	movs	r3, #0
 8014740:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014742:	69fb      	ldr	r3, [r7, #28]
 8014744:	2b00      	cmp	r3, #0
 8014746:	d017      	beq.n	8014778 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014748:	69fb      	ldr	r3, [r7, #28]
 801474a:	2200      	movs	r2, #0
 801474c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014750:	88fa      	ldrh	r2, [r7, #6]
 8014752:	2300      	movs	r3, #0
 8014754:	9303      	str	r3, [sp, #12]
 8014756:	69fb      	ldr	r3, [r7, #28]
 8014758:	9302      	str	r3, [sp, #8]
 801475a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801475c:	9301      	str	r3, [sp, #4]
 801475e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014760:	9300      	str	r3, [sp, #0]
 8014762:	683b      	ldr	r3, [r7, #0]
 8014764:	68b9      	ldr	r1, [r7, #8]
 8014766:	68f8      	ldr	r0, [r7, #12]
 8014768:	f000 f80e 	bl	8014788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801476c:	69f8      	ldr	r0, [r7, #28]
 801476e:	f000 f893 	bl	8014898 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014772:	2301      	movs	r3, #1
 8014774:	61bb      	str	r3, [r7, #24]
 8014776:	e002      	b.n	801477e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014778:	f04f 33ff 	mov.w	r3, #4294967295
 801477c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801477e:	69bb      	ldr	r3, [r7, #24]
	}
 8014780:	4618      	mov	r0, r3
 8014782:	3720      	adds	r7, #32
 8014784:	46bd      	mov	sp, r7
 8014786:	bd80      	pop	{r7, pc}

08014788 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014788:	b580      	push	{r7, lr}
 801478a:	b088      	sub	sp, #32
 801478c:	af00      	add	r7, sp, #0
 801478e:	60f8      	str	r0, [r7, #12]
 8014790:	60b9      	str	r1, [r7, #8]
 8014792:	607a      	str	r2, [r7, #4]
 8014794:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801479a:	6879      	ldr	r1, [r7, #4]
 801479c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80147a0:	440b      	add	r3, r1
 80147a2:	009b      	lsls	r3, r3, #2
 80147a4:	4413      	add	r3, r2
 80147a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80147a8:	69bb      	ldr	r3, [r7, #24]
 80147aa:	f023 0307 	bic.w	r3, r3, #7
 80147ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80147b0:	69bb      	ldr	r3, [r7, #24]
 80147b2:	f003 0307 	and.w	r3, r3, #7
 80147b6:	2b00      	cmp	r3, #0
 80147b8:	d00b      	beq.n	80147d2 <prvInitialiseNewTask+0x4a>
 80147ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80147be:	b672      	cpsid	i
 80147c0:	f383 8811 	msr	BASEPRI, r3
 80147c4:	f3bf 8f6f 	isb	sy
 80147c8:	f3bf 8f4f 	dsb	sy
 80147cc:	b662      	cpsie	i
 80147ce:	617b      	str	r3, [r7, #20]
 80147d0:	e7fe      	b.n	80147d0 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80147d2:	68bb      	ldr	r3, [r7, #8]
 80147d4:	2b00      	cmp	r3, #0
 80147d6:	d01f      	beq.n	8014818 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80147d8:	2300      	movs	r3, #0
 80147da:	61fb      	str	r3, [r7, #28]
 80147dc:	e012      	b.n	8014804 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80147de:	68ba      	ldr	r2, [r7, #8]
 80147e0:	69fb      	ldr	r3, [r7, #28]
 80147e2:	4413      	add	r3, r2
 80147e4:	7819      	ldrb	r1, [r3, #0]
 80147e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80147e8:	69fb      	ldr	r3, [r7, #28]
 80147ea:	4413      	add	r3, r2
 80147ec:	3334      	adds	r3, #52	; 0x34
 80147ee:	460a      	mov	r2, r1
 80147f0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80147f2:	68ba      	ldr	r2, [r7, #8]
 80147f4:	69fb      	ldr	r3, [r7, #28]
 80147f6:	4413      	add	r3, r2
 80147f8:	781b      	ldrb	r3, [r3, #0]
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d006      	beq.n	801480c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80147fe:	69fb      	ldr	r3, [r7, #28]
 8014800:	3301      	adds	r3, #1
 8014802:	61fb      	str	r3, [r7, #28]
 8014804:	69fb      	ldr	r3, [r7, #28]
 8014806:	2b0f      	cmp	r3, #15
 8014808:	d9e9      	bls.n	80147de <prvInitialiseNewTask+0x56>
 801480a:	e000      	b.n	801480e <prvInitialiseNewTask+0x86>
			{
				break;
 801480c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801480e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014810:	2200      	movs	r2, #0
 8014812:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014816:	e003      	b.n	8014820 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801481a:	2200      	movs	r2, #0
 801481c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014822:	2b06      	cmp	r3, #6
 8014824:	d901      	bls.n	801482a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014826:	2306      	movs	r3, #6
 8014828:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801482a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801482c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801482e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014832:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014834:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8014836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014838:	2200      	movs	r2, #0
 801483a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801483c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801483e:	3304      	adds	r3, #4
 8014840:	4618      	mov	r0, r3
 8014842:	f7ff f852 	bl	80138ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014848:	3318      	adds	r3, #24
 801484a:	4618      	mov	r0, r3
 801484c:	f7ff f84d 	bl	80138ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014852:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014854:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014858:	f1c3 0207 	rsb	r2, r3, #7
 801485c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801485e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014862:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014864:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014868:	2200      	movs	r2, #0
 801486a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801486c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801486e:	2200      	movs	r2, #0
 8014870:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014874:	683a      	ldr	r2, [r7, #0]
 8014876:	68f9      	ldr	r1, [r7, #12]
 8014878:	69b8      	ldr	r0, [r7, #24]
 801487a:	f000 ffdf 	bl	801583c <pxPortInitialiseStack>
 801487e:	4602      	mov	r2, r0
 8014880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014882:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014886:	2b00      	cmp	r3, #0
 8014888:	d002      	beq.n	8014890 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801488a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801488c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801488e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014890:	bf00      	nop
 8014892:	3720      	adds	r7, #32
 8014894:	46bd      	mov	sp, r7
 8014896:	bd80      	pop	{r7, pc}

08014898 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014898:	b580      	push	{r7, lr}
 801489a:	b082      	sub	sp, #8
 801489c:	af00      	add	r7, sp, #0
 801489e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80148a0:	f001 f8d2 	bl	8015a48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80148a4:	4b2a      	ldr	r3, [pc, #168]	; (8014950 <prvAddNewTaskToReadyList+0xb8>)
 80148a6:	681b      	ldr	r3, [r3, #0]
 80148a8:	3301      	adds	r3, #1
 80148aa:	4a29      	ldr	r2, [pc, #164]	; (8014950 <prvAddNewTaskToReadyList+0xb8>)
 80148ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80148ae:	4b29      	ldr	r3, [pc, #164]	; (8014954 <prvAddNewTaskToReadyList+0xbc>)
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d109      	bne.n	80148ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80148b6:	4a27      	ldr	r2, [pc, #156]	; (8014954 <prvAddNewTaskToReadyList+0xbc>)
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80148bc:	4b24      	ldr	r3, [pc, #144]	; (8014950 <prvAddNewTaskToReadyList+0xb8>)
 80148be:	681b      	ldr	r3, [r3, #0]
 80148c0:	2b01      	cmp	r3, #1
 80148c2:	d110      	bne.n	80148e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80148c4:	f000 fcc2 	bl	801524c <prvInitialiseTaskLists>
 80148c8:	e00d      	b.n	80148e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80148ca:	4b23      	ldr	r3, [pc, #140]	; (8014958 <prvAddNewTaskToReadyList+0xc0>)
 80148cc:	681b      	ldr	r3, [r3, #0]
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d109      	bne.n	80148e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80148d2:	4b20      	ldr	r3, [pc, #128]	; (8014954 <prvAddNewTaskToReadyList+0xbc>)
 80148d4:	681b      	ldr	r3, [r3, #0]
 80148d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148dc:	429a      	cmp	r2, r3
 80148de:	d802      	bhi.n	80148e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80148e0:	4a1c      	ldr	r2, [pc, #112]	; (8014954 <prvAddNewTaskToReadyList+0xbc>)
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80148e6:	4b1d      	ldr	r3, [pc, #116]	; (801495c <prvAddNewTaskToReadyList+0xc4>)
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	3301      	adds	r3, #1
 80148ec:	4a1b      	ldr	r2, [pc, #108]	; (801495c <prvAddNewTaskToReadyList+0xc4>)
 80148ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80148f0:	687b      	ldr	r3, [r7, #4]
 80148f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148f4:	2201      	movs	r2, #1
 80148f6:	409a      	lsls	r2, r3
 80148f8:	4b19      	ldr	r3, [pc, #100]	; (8014960 <prvAddNewTaskToReadyList+0xc8>)
 80148fa:	681b      	ldr	r3, [r3, #0]
 80148fc:	4313      	orrs	r3, r2
 80148fe:	4a18      	ldr	r2, [pc, #96]	; (8014960 <prvAddNewTaskToReadyList+0xc8>)
 8014900:	6013      	str	r3, [r2, #0]
 8014902:	687b      	ldr	r3, [r7, #4]
 8014904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014906:	4613      	mov	r3, r2
 8014908:	009b      	lsls	r3, r3, #2
 801490a:	4413      	add	r3, r2
 801490c:	009b      	lsls	r3, r3, #2
 801490e:	4a15      	ldr	r2, [pc, #84]	; (8014964 <prvAddNewTaskToReadyList+0xcc>)
 8014910:	441a      	add	r2, r3
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	3304      	adds	r3, #4
 8014916:	4619      	mov	r1, r3
 8014918:	4610      	mov	r0, r2
 801491a:	f7fe fff3 	bl	8013904 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801491e:	f001 f8c5 	bl	8015aac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014922:	4b0d      	ldr	r3, [pc, #52]	; (8014958 <prvAddNewTaskToReadyList+0xc0>)
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	2b00      	cmp	r3, #0
 8014928:	d00e      	beq.n	8014948 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801492a:	4b0a      	ldr	r3, [pc, #40]	; (8014954 <prvAddNewTaskToReadyList+0xbc>)
 801492c:	681b      	ldr	r3, [r3, #0]
 801492e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014934:	429a      	cmp	r2, r3
 8014936:	d207      	bcs.n	8014948 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014938:	4b0b      	ldr	r3, [pc, #44]	; (8014968 <prvAddNewTaskToReadyList+0xd0>)
 801493a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801493e:	601a      	str	r2, [r3, #0]
 8014940:	f3bf 8f4f 	dsb	sy
 8014944:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014948:	bf00      	nop
 801494a:	3708      	adds	r7, #8
 801494c:	46bd      	mov	sp, r7
 801494e:	bd80      	pop	{r7, pc}
 8014950:	20000440 	.word	0x20000440
 8014954:	20000340 	.word	0x20000340
 8014958:	2000044c 	.word	0x2000044c
 801495c:	2000045c 	.word	0x2000045c
 8014960:	20000448 	.word	0x20000448
 8014964:	20000344 	.word	0x20000344
 8014968:	e000ed04 	.word	0xe000ed04

0801496c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 801496c:	b580      	push	{r7, lr}
 801496e:	b084      	sub	sp, #16
 8014970:	af00      	add	r7, sp, #0
 8014972:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014974:	f001 f868 	bl	8015a48 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	2b00      	cmp	r3, #0
 801497c:	d102      	bne.n	8014984 <vTaskSuspend+0x18>
 801497e:	4b3d      	ldr	r3, [pc, #244]	; (8014a74 <vTaskSuspend+0x108>)
 8014980:	681b      	ldr	r3, [r3, #0]
 8014982:	e000      	b.n	8014986 <vTaskSuspend+0x1a>
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	3304      	adds	r3, #4
 801498c:	4618      	mov	r0, r3
 801498e:	f7ff f816 	bl	80139be <uxListRemove>
 8014992:	4603      	mov	r3, r0
 8014994:	2b00      	cmp	r3, #0
 8014996:	d115      	bne.n	80149c4 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8014998:	68fb      	ldr	r3, [r7, #12]
 801499a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801499c:	4936      	ldr	r1, [pc, #216]	; (8014a78 <vTaskSuspend+0x10c>)
 801499e:	4613      	mov	r3, r2
 80149a0:	009b      	lsls	r3, r3, #2
 80149a2:	4413      	add	r3, r2
 80149a4:	009b      	lsls	r3, r3, #2
 80149a6:	440b      	add	r3, r1
 80149a8:	681b      	ldr	r3, [r3, #0]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d10a      	bne.n	80149c4 <vTaskSuspend+0x58>
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149b2:	2201      	movs	r2, #1
 80149b4:	fa02 f303 	lsl.w	r3, r2, r3
 80149b8:	43da      	mvns	r2, r3
 80149ba:	4b30      	ldr	r3, [pc, #192]	; (8014a7c <vTaskSuspend+0x110>)
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	4013      	ands	r3, r2
 80149c0:	4a2e      	ldr	r2, [pc, #184]	; (8014a7c <vTaskSuspend+0x110>)
 80149c2:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d004      	beq.n	80149d6 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80149cc:	68fb      	ldr	r3, [r7, #12]
 80149ce:	3318      	adds	r3, #24
 80149d0:	4618      	mov	r0, r3
 80149d2:	f7fe fff4 	bl	80139be <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80149d6:	68fb      	ldr	r3, [r7, #12]
 80149d8:	3304      	adds	r3, #4
 80149da:	4619      	mov	r1, r3
 80149dc:	4828      	ldr	r0, [pc, #160]	; (8014a80 <vTaskSuspend+0x114>)
 80149de:	f7fe ff91 	bl	8013904 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80149e2:	68fb      	ldr	r3, [r7, #12]
 80149e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80149e8:	b2db      	uxtb	r3, r3
 80149ea:	2b01      	cmp	r3, #1
 80149ec:	d103      	bne.n	80149f6 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	2200      	movs	r2, #0
 80149f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80149f6:	f001 f859 	bl	8015aac <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80149fa:	4b22      	ldr	r3, [pc, #136]	; (8014a84 <vTaskSuspend+0x118>)
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d005      	beq.n	8014a0e <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8014a02:	f001 f821 	bl	8015a48 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8014a06:	f000 fcbd 	bl	8015384 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8014a0a:	f001 f84f 	bl	8015aac <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8014a0e:	4b19      	ldr	r3, [pc, #100]	; (8014a74 <vTaskSuspend+0x108>)
 8014a10:	681b      	ldr	r3, [r3, #0]
 8014a12:	68fa      	ldr	r2, [r7, #12]
 8014a14:	429a      	cmp	r2, r3
 8014a16:	d128      	bne.n	8014a6a <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8014a18:	4b1a      	ldr	r3, [pc, #104]	; (8014a84 <vTaskSuspend+0x118>)
 8014a1a:	681b      	ldr	r3, [r3, #0]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d018      	beq.n	8014a52 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8014a20:	4b19      	ldr	r3, [pc, #100]	; (8014a88 <vTaskSuspend+0x11c>)
 8014a22:	681b      	ldr	r3, [r3, #0]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d00b      	beq.n	8014a40 <vTaskSuspend+0xd4>
 8014a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a2c:	b672      	cpsid	i
 8014a2e:	f383 8811 	msr	BASEPRI, r3
 8014a32:	f3bf 8f6f 	isb	sy
 8014a36:	f3bf 8f4f 	dsb	sy
 8014a3a:	b662      	cpsie	i
 8014a3c:	60bb      	str	r3, [r7, #8]
 8014a3e:	e7fe      	b.n	8014a3e <vTaskSuspend+0xd2>
				portYIELD_WITHIN_API();
 8014a40:	4b12      	ldr	r3, [pc, #72]	; (8014a8c <vTaskSuspend+0x120>)
 8014a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014a46:	601a      	str	r2, [r3, #0]
 8014a48:	f3bf 8f4f 	dsb	sy
 8014a4c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014a50:	e00b      	b.n	8014a6a <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8014a52:	4b0b      	ldr	r3, [pc, #44]	; (8014a80 <vTaskSuspend+0x114>)
 8014a54:	681a      	ldr	r2, [r3, #0]
 8014a56:	4b0e      	ldr	r3, [pc, #56]	; (8014a90 <vTaskSuspend+0x124>)
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	429a      	cmp	r2, r3
 8014a5c:	d103      	bne.n	8014a66 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 8014a5e:	4b05      	ldr	r3, [pc, #20]	; (8014a74 <vTaskSuspend+0x108>)
 8014a60:	2200      	movs	r2, #0
 8014a62:	601a      	str	r2, [r3, #0]
	}
 8014a64:	e001      	b.n	8014a6a <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8014a66:	f000 fa6d 	bl	8014f44 <vTaskSwitchContext>
	}
 8014a6a:	bf00      	nop
 8014a6c:	3710      	adds	r7, #16
 8014a6e:	46bd      	mov	sp, r7
 8014a70:	bd80      	pop	{r7, pc}
 8014a72:	bf00      	nop
 8014a74:	20000340 	.word	0x20000340
 8014a78:	20000344 	.word	0x20000344
 8014a7c:	20000448 	.word	0x20000448
 8014a80:	2000042c 	.word	0x2000042c
 8014a84:	2000044c 	.word	0x2000044c
 8014a88:	20000468 	.word	0x20000468
 8014a8c:	e000ed04 	.word	0xe000ed04
 8014a90:	20000440 	.word	0x20000440

08014a94 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8014a94:	b480      	push	{r7}
 8014a96:	b087      	sub	sp, #28
 8014a98:	af00      	add	r7, sp, #0
 8014a9a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8014a9c:	2300      	movs	r3, #0
 8014a9e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	d10b      	bne.n	8014ac2 <prvTaskIsTaskSuspended+0x2e>
 8014aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014aae:	b672      	cpsid	i
 8014ab0:	f383 8811 	msr	BASEPRI, r3
 8014ab4:	f3bf 8f6f 	isb	sy
 8014ab8:	f3bf 8f4f 	dsb	sy
 8014abc:	b662      	cpsie	i
 8014abe:	60fb      	str	r3, [r7, #12]
 8014ac0:	e7fe      	b.n	8014ac0 <prvTaskIsTaskSuspended+0x2c>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014ac2:	693b      	ldr	r3, [r7, #16]
 8014ac4:	695b      	ldr	r3, [r3, #20]
 8014ac6:	4a0a      	ldr	r2, [pc, #40]	; (8014af0 <prvTaskIsTaskSuspended+0x5c>)
 8014ac8:	4293      	cmp	r3, r2
 8014aca:	d10a      	bne.n	8014ae2 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8014acc:	693b      	ldr	r3, [r7, #16]
 8014ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ad0:	4a08      	ldr	r2, [pc, #32]	; (8014af4 <prvTaskIsTaskSuspended+0x60>)
 8014ad2:	4293      	cmp	r3, r2
 8014ad4:	d005      	beq.n	8014ae2 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8014ad6:	693b      	ldr	r3, [r7, #16]
 8014ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ada:	2b00      	cmp	r3, #0
 8014adc:	d101      	bne.n	8014ae2 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8014ade:	2301      	movs	r3, #1
 8014ae0:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014ae2:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8014ae4:	4618      	mov	r0, r3
 8014ae6:	371c      	adds	r7, #28
 8014ae8:	46bd      	mov	sp, r7
 8014aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aee:	4770      	bx	lr
 8014af0:	2000042c 	.word	0x2000042c
 8014af4:	20000400 	.word	0x20000400

08014af8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8014af8:	b580      	push	{r7, lr}
 8014afa:	b084      	sub	sp, #16
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	2b00      	cmp	r3, #0
 8014b08:	d10b      	bne.n	8014b22 <vTaskResume+0x2a>
 8014b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b0e:	b672      	cpsid	i
 8014b10:	f383 8811 	msr	BASEPRI, r3
 8014b14:	f3bf 8f6f 	isb	sy
 8014b18:	f3bf 8f4f 	dsb	sy
 8014b1c:	b662      	cpsie	i
 8014b1e:	60bb      	str	r3, [r7, #8]
 8014b20:	e7fe      	b.n	8014b20 <vTaskResume+0x28>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8014b22:	4b20      	ldr	r3, [pc, #128]	; (8014ba4 <vTaskResume+0xac>)
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	68fa      	ldr	r2, [r7, #12]
 8014b28:	429a      	cmp	r2, r3
 8014b2a:	d037      	beq.n	8014b9c <vTaskResume+0xa4>
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	2b00      	cmp	r3, #0
 8014b30:	d034      	beq.n	8014b9c <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8014b32:	f000 ff89 	bl	8015a48 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8014b36:	68f8      	ldr	r0, [r7, #12]
 8014b38:	f7ff ffac 	bl	8014a94 <prvTaskIsTaskSuspended>
 8014b3c:	4603      	mov	r3, r0
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d02a      	beq.n	8014b98 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8014b42:	68fb      	ldr	r3, [r7, #12]
 8014b44:	3304      	adds	r3, #4
 8014b46:	4618      	mov	r0, r3
 8014b48:	f7fe ff39 	bl	80139be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b50:	2201      	movs	r2, #1
 8014b52:	409a      	lsls	r2, r3
 8014b54:	4b14      	ldr	r3, [pc, #80]	; (8014ba8 <vTaskResume+0xb0>)
 8014b56:	681b      	ldr	r3, [r3, #0]
 8014b58:	4313      	orrs	r3, r2
 8014b5a:	4a13      	ldr	r2, [pc, #76]	; (8014ba8 <vTaskResume+0xb0>)
 8014b5c:	6013      	str	r3, [r2, #0]
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b62:	4613      	mov	r3, r2
 8014b64:	009b      	lsls	r3, r3, #2
 8014b66:	4413      	add	r3, r2
 8014b68:	009b      	lsls	r3, r3, #2
 8014b6a:	4a10      	ldr	r2, [pc, #64]	; (8014bac <vTaskResume+0xb4>)
 8014b6c:	441a      	add	r2, r3
 8014b6e:	68fb      	ldr	r3, [r7, #12]
 8014b70:	3304      	adds	r3, #4
 8014b72:	4619      	mov	r1, r3
 8014b74:	4610      	mov	r0, r2
 8014b76:	f7fe fec5 	bl	8013904 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014b7a:	68fb      	ldr	r3, [r7, #12]
 8014b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b7e:	4b09      	ldr	r3, [pc, #36]	; (8014ba4 <vTaskResume+0xac>)
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b84:	429a      	cmp	r2, r3
 8014b86:	d307      	bcc.n	8014b98 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8014b88:	4b09      	ldr	r3, [pc, #36]	; (8014bb0 <vTaskResume+0xb8>)
 8014b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014b8e:	601a      	str	r2, [r3, #0]
 8014b90:	f3bf 8f4f 	dsb	sy
 8014b94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8014b98:	f000 ff88 	bl	8015aac <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014b9c:	bf00      	nop
 8014b9e:	3710      	adds	r7, #16
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	bd80      	pop	{r7, pc}
 8014ba4:	20000340 	.word	0x20000340
 8014ba8:	20000448 	.word	0x20000448
 8014bac:	20000344 	.word	0x20000344
 8014bb0:	e000ed04 	.word	0xe000ed04

08014bb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014bb4:	b580      	push	{r7, lr}
 8014bb6:	b08a      	sub	sp, #40	; 0x28
 8014bb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8014bba:	2300      	movs	r3, #0
 8014bbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014bc2:	463a      	mov	r2, r7
 8014bc4:	1d39      	adds	r1, r7, #4
 8014bc6:	f107 0308 	add.w	r3, r7, #8
 8014bca:	4618      	mov	r0, r3
 8014bcc:	f7f7 fa64 	bl	800c098 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014bd0:	6839      	ldr	r1, [r7, #0]
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	68ba      	ldr	r2, [r7, #8]
 8014bd6:	9202      	str	r2, [sp, #8]
 8014bd8:	9301      	str	r3, [sp, #4]
 8014bda:	2300      	movs	r3, #0
 8014bdc:	9300      	str	r3, [sp, #0]
 8014bde:	2300      	movs	r3, #0
 8014be0:	460a      	mov	r2, r1
 8014be2:	491f      	ldr	r1, [pc, #124]	; (8014c60 <vTaskStartScheduler+0xac>)
 8014be4:	481f      	ldr	r0, [pc, #124]	; (8014c64 <vTaskStartScheduler+0xb0>)
 8014be6:	f7ff fd2a 	bl	801463e <xTaskCreateStatic>
 8014bea:	4602      	mov	r2, r0
 8014bec:	4b1e      	ldr	r3, [pc, #120]	; (8014c68 <vTaskStartScheduler+0xb4>)
 8014bee:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8014bf0:	4b1d      	ldr	r3, [pc, #116]	; (8014c68 <vTaskStartScheduler+0xb4>)
 8014bf2:	681b      	ldr	r3, [r3, #0]
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d002      	beq.n	8014bfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014bf8:	2301      	movs	r3, #1
 8014bfa:	617b      	str	r3, [r7, #20]
 8014bfc:	e001      	b.n	8014c02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8014bfe:	2300      	movs	r3, #0
 8014c00:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014c02:	697b      	ldr	r3, [r7, #20]
 8014c04:	2b01      	cmp	r3, #1
 8014c06:	d117      	bne.n	8014c38 <vTaskStartScheduler+0x84>
 8014c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c0c:	b672      	cpsid	i
 8014c0e:	f383 8811 	msr	BASEPRI, r3
 8014c12:	f3bf 8f6f 	isb	sy
 8014c16:	f3bf 8f4f 	dsb	sy
 8014c1a:	b662      	cpsie	i
 8014c1c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8014c1e:	4b13      	ldr	r3, [pc, #76]	; (8014c6c <vTaskStartScheduler+0xb8>)
 8014c20:	f04f 32ff 	mov.w	r2, #4294967295
 8014c24:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014c26:	4b12      	ldr	r3, [pc, #72]	; (8014c70 <vTaskStartScheduler+0xbc>)
 8014c28:	2201      	movs	r2, #1
 8014c2a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014c2c:	4b11      	ldr	r3, [pc, #68]	; (8014c74 <vTaskStartScheduler+0xc0>)
 8014c2e:	2200      	movs	r2, #0
 8014c30:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014c32:	f000 fe8d 	bl	8015950 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014c36:	e00f      	b.n	8014c58 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014c38:	697b      	ldr	r3, [r7, #20]
 8014c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c3e:	d10b      	bne.n	8014c58 <vTaskStartScheduler+0xa4>
 8014c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c44:	b672      	cpsid	i
 8014c46:	f383 8811 	msr	BASEPRI, r3
 8014c4a:	f3bf 8f6f 	isb	sy
 8014c4e:	f3bf 8f4f 	dsb	sy
 8014c52:	b662      	cpsie	i
 8014c54:	60fb      	str	r3, [r7, #12]
 8014c56:	e7fe      	b.n	8014c56 <vTaskStartScheduler+0xa2>
}
 8014c58:	bf00      	nop
 8014c5a:	3718      	adds	r7, #24
 8014c5c:	46bd      	mov	sp, r7
 8014c5e:	bd80      	pop	{r7, pc}
 8014c60:	08016f30 	.word	0x08016f30
 8014c64:	0801521d 	.word	0x0801521d
 8014c68:	20000464 	.word	0x20000464
 8014c6c:	20000460 	.word	0x20000460
 8014c70:	2000044c 	.word	0x2000044c
 8014c74:	20000444 	.word	0x20000444

08014c78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014c78:	b480      	push	{r7}
 8014c7a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8014c7c:	4b04      	ldr	r3, [pc, #16]	; (8014c90 <vTaskSuspendAll+0x18>)
 8014c7e:	681b      	ldr	r3, [r3, #0]
 8014c80:	3301      	adds	r3, #1
 8014c82:	4a03      	ldr	r2, [pc, #12]	; (8014c90 <vTaskSuspendAll+0x18>)
 8014c84:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8014c86:	bf00      	nop
 8014c88:	46bd      	mov	sp, r7
 8014c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c8e:	4770      	bx	lr
 8014c90:	20000468 	.word	0x20000468

08014c94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014c94:	b580      	push	{r7, lr}
 8014c96:	b084      	sub	sp, #16
 8014c98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8014c9e:	2300      	movs	r3, #0
 8014ca0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014ca2:	4b42      	ldr	r3, [pc, #264]	; (8014dac <xTaskResumeAll+0x118>)
 8014ca4:	681b      	ldr	r3, [r3, #0]
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d10b      	bne.n	8014cc2 <xTaskResumeAll+0x2e>
 8014caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014cae:	b672      	cpsid	i
 8014cb0:	f383 8811 	msr	BASEPRI, r3
 8014cb4:	f3bf 8f6f 	isb	sy
 8014cb8:	f3bf 8f4f 	dsb	sy
 8014cbc:	b662      	cpsie	i
 8014cbe:	603b      	str	r3, [r7, #0]
 8014cc0:	e7fe      	b.n	8014cc0 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014cc2:	f000 fec1 	bl	8015a48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014cc6:	4b39      	ldr	r3, [pc, #228]	; (8014dac <xTaskResumeAll+0x118>)
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	3b01      	subs	r3, #1
 8014ccc:	4a37      	ldr	r2, [pc, #220]	; (8014dac <xTaskResumeAll+0x118>)
 8014cce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014cd0:	4b36      	ldr	r3, [pc, #216]	; (8014dac <xTaskResumeAll+0x118>)
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d161      	bne.n	8014d9c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014cd8:	4b35      	ldr	r3, [pc, #212]	; (8014db0 <xTaskResumeAll+0x11c>)
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d05d      	beq.n	8014d9c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014ce0:	e02e      	b.n	8014d40 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014ce2:	4b34      	ldr	r3, [pc, #208]	; (8014db4 <xTaskResumeAll+0x120>)
 8014ce4:	68db      	ldr	r3, [r3, #12]
 8014ce6:	68db      	ldr	r3, [r3, #12]
 8014ce8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014cea:	68fb      	ldr	r3, [r7, #12]
 8014cec:	3318      	adds	r3, #24
 8014cee:	4618      	mov	r0, r3
 8014cf0:	f7fe fe65 	bl	80139be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014cf4:	68fb      	ldr	r3, [r7, #12]
 8014cf6:	3304      	adds	r3, #4
 8014cf8:	4618      	mov	r0, r3
 8014cfa:	f7fe fe60 	bl	80139be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d02:	2201      	movs	r2, #1
 8014d04:	409a      	lsls	r2, r3
 8014d06:	4b2c      	ldr	r3, [pc, #176]	; (8014db8 <xTaskResumeAll+0x124>)
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	4313      	orrs	r3, r2
 8014d0c:	4a2a      	ldr	r2, [pc, #168]	; (8014db8 <xTaskResumeAll+0x124>)
 8014d0e:	6013      	str	r3, [r2, #0]
 8014d10:	68fb      	ldr	r3, [r7, #12]
 8014d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d14:	4613      	mov	r3, r2
 8014d16:	009b      	lsls	r3, r3, #2
 8014d18:	4413      	add	r3, r2
 8014d1a:	009b      	lsls	r3, r3, #2
 8014d1c:	4a27      	ldr	r2, [pc, #156]	; (8014dbc <xTaskResumeAll+0x128>)
 8014d1e:	441a      	add	r2, r3
 8014d20:	68fb      	ldr	r3, [r7, #12]
 8014d22:	3304      	adds	r3, #4
 8014d24:	4619      	mov	r1, r3
 8014d26:	4610      	mov	r0, r2
 8014d28:	f7fe fdec 	bl	8013904 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014d2c:	68fb      	ldr	r3, [r7, #12]
 8014d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d30:	4b23      	ldr	r3, [pc, #140]	; (8014dc0 <xTaskResumeAll+0x12c>)
 8014d32:	681b      	ldr	r3, [r3, #0]
 8014d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d36:	429a      	cmp	r2, r3
 8014d38:	d302      	bcc.n	8014d40 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8014d3a:	4b22      	ldr	r3, [pc, #136]	; (8014dc4 <xTaskResumeAll+0x130>)
 8014d3c:	2201      	movs	r2, #1
 8014d3e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014d40:	4b1c      	ldr	r3, [pc, #112]	; (8014db4 <xTaskResumeAll+0x120>)
 8014d42:	681b      	ldr	r3, [r3, #0]
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d1cc      	bne.n	8014ce2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	d001      	beq.n	8014d52 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014d4e:	f000 fb19 	bl	8015384 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8014d52:	4b1d      	ldr	r3, [pc, #116]	; (8014dc8 <xTaskResumeAll+0x134>)
 8014d54:	681b      	ldr	r3, [r3, #0]
 8014d56:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	2b00      	cmp	r3, #0
 8014d5c:	d010      	beq.n	8014d80 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014d5e:	f000 f837 	bl	8014dd0 <xTaskIncrementTick>
 8014d62:	4603      	mov	r3, r0
 8014d64:	2b00      	cmp	r3, #0
 8014d66:	d002      	beq.n	8014d6e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8014d68:	4b16      	ldr	r3, [pc, #88]	; (8014dc4 <xTaskResumeAll+0x130>)
 8014d6a:	2201      	movs	r2, #1
 8014d6c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	3b01      	subs	r3, #1
 8014d72:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8014d74:	687b      	ldr	r3, [r7, #4]
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d1f1      	bne.n	8014d5e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8014d7a:	4b13      	ldr	r3, [pc, #76]	; (8014dc8 <xTaskResumeAll+0x134>)
 8014d7c:	2200      	movs	r2, #0
 8014d7e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014d80:	4b10      	ldr	r3, [pc, #64]	; (8014dc4 <xTaskResumeAll+0x130>)
 8014d82:	681b      	ldr	r3, [r3, #0]
 8014d84:	2b00      	cmp	r3, #0
 8014d86:	d009      	beq.n	8014d9c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8014d88:	2301      	movs	r3, #1
 8014d8a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014d8c:	4b0f      	ldr	r3, [pc, #60]	; (8014dcc <xTaskResumeAll+0x138>)
 8014d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014d92:	601a      	str	r2, [r3, #0]
 8014d94:	f3bf 8f4f 	dsb	sy
 8014d98:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014d9c:	f000 fe86 	bl	8015aac <vPortExitCritical>

	return xAlreadyYielded;
 8014da0:	68bb      	ldr	r3, [r7, #8]
}
 8014da2:	4618      	mov	r0, r3
 8014da4:	3710      	adds	r7, #16
 8014da6:	46bd      	mov	sp, r7
 8014da8:	bd80      	pop	{r7, pc}
 8014daa:	bf00      	nop
 8014dac:	20000468 	.word	0x20000468
 8014db0:	20000440 	.word	0x20000440
 8014db4:	20000400 	.word	0x20000400
 8014db8:	20000448 	.word	0x20000448
 8014dbc:	20000344 	.word	0x20000344
 8014dc0:	20000340 	.word	0x20000340
 8014dc4:	20000454 	.word	0x20000454
 8014dc8:	20000450 	.word	0x20000450
 8014dcc:	e000ed04 	.word	0xe000ed04

08014dd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014dd0:	b580      	push	{r7, lr}
 8014dd2:	b086      	sub	sp, #24
 8014dd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014dda:	4b4f      	ldr	r3, [pc, #316]	; (8014f18 <xTaskIncrementTick+0x148>)
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	2b00      	cmp	r3, #0
 8014de0:	f040 8089 	bne.w	8014ef6 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014de4:	4b4d      	ldr	r3, [pc, #308]	; (8014f1c <xTaskIncrementTick+0x14c>)
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	3301      	adds	r3, #1
 8014dea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014dec:	4a4b      	ldr	r2, [pc, #300]	; (8014f1c <xTaskIncrementTick+0x14c>)
 8014dee:	693b      	ldr	r3, [r7, #16]
 8014df0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014df2:	693b      	ldr	r3, [r7, #16]
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	d121      	bne.n	8014e3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8014df8:	4b49      	ldr	r3, [pc, #292]	; (8014f20 <xTaskIncrementTick+0x150>)
 8014dfa:	681b      	ldr	r3, [r3, #0]
 8014dfc:	681b      	ldr	r3, [r3, #0]
 8014dfe:	2b00      	cmp	r3, #0
 8014e00:	d00b      	beq.n	8014e1a <xTaskIncrementTick+0x4a>
 8014e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e06:	b672      	cpsid	i
 8014e08:	f383 8811 	msr	BASEPRI, r3
 8014e0c:	f3bf 8f6f 	isb	sy
 8014e10:	f3bf 8f4f 	dsb	sy
 8014e14:	b662      	cpsie	i
 8014e16:	603b      	str	r3, [r7, #0]
 8014e18:	e7fe      	b.n	8014e18 <xTaskIncrementTick+0x48>
 8014e1a:	4b41      	ldr	r3, [pc, #260]	; (8014f20 <xTaskIncrementTick+0x150>)
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	60fb      	str	r3, [r7, #12]
 8014e20:	4b40      	ldr	r3, [pc, #256]	; (8014f24 <xTaskIncrementTick+0x154>)
 8014e22:	681b      	ldr	r3, [r3, #0]
 8014e24:	4a3e      	ldr	r2, [pc, #248]	; (8014f20 <xTaskIncrementTick+0x150>)
 8014e26:	6013      	str	r3, [r2, #0]
 8014e28:	4a3e      	ldr	r2, [pc, #248]	; (8014f24 <xTaskIncrementTick+0x154>)
 8014e2a:	68fb      	ldr	r3, [r7, #12]
 8014e2c:	6013      	str	r3, [r2, #0]
 8014e2e:	4b3e      	ldr	r3, [pc, #248]	; (8014f28 <xTaskIncrementTick+0x158>)
 8014e30:	681b      	ldr	r3, [r3, #0]
 8014e32:	3301      	adds	r3, #1
 8014e34:	4a3c      	ldr	r2, [pc, #240]	; (8014f28 <xTaskIncrementTick+0x158>)
 8014e36:	6013      	str	r3, [r2, #0]
 8014e38:	f000 faa4 	bl	8015384 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014e3c:	4b3b      	ldr	r3, [pc, #236]	; (8014f2c <xTaskIncrementTick+0x15c>)
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	693a      	ldr	r2, [r7, #16]
 8014e42:	429a      	cmp	r2, r3
 8014e44:	d348      	bcc.n	8014ed8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014e46:	4b36      	ldr	r3, [pc, #216]	; (8014f20 <xTaskIncrementTick+0x150>)
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	681b      	ldr	r3, [r3, #0]
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	d104      	bne.n	8014e5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014e50:	4b36      	ldr	r3, [pc, #216]	; (8014f2c <xTaskIncrementTick+0x15c>)
 8014e52:	f04f 32ff 	mov.w	r2, #4294967295
 8014e56:	601a      	str	r2, [r3, #0]
					break;
 8014e58:	e03e      	b.n	8014ed8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014e5a:	4b31      	ldr	r3, [pc, #196]	; (8014f20 <xTaskIncrementTick+0x150>)
 8014e5c:	681b      	ldr	r3, [r3, #0]
 8014e5e:	68db      	ldr	r3, [r3, #12]
 8014e60:	68db      	ldr	r3, [r3, #12]
 8014e62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014e64:	68bb      	ldr	r3, [r7, #8]
 8014e66:	685b      	ldr	r3, [r3, #4]
 8014e68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014e6a:	693a      	ldr	r2, [r7, #16]
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	429a      	cmp	r2, r3
 8014e70:	d203      	bcs.n	8014e7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014e72:	4a2e      	ldr	r2, [pc, #184]	; (8014f2c <xTaskIncrementTick+0x15c>)
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014e78:	e02e      	b.n	8014ed8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014e7a:	68bb      	ldr	r3, [r7, #8]
 8014e7c:	3304      	adds	r3, #4
 8014e7e:	4618      	mov	r0, r3
 8014e80:	f7fe fd9d 	bl	80139be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014e84:	68bb      	ldr	r3, [r7, #8]
 8014e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d004      	beq.n	8014e96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014e8c:	68bb      	ldr	r3, [r7, #8]
 8014e8e:	3318      	adds	r3, #24
 8014e90:	4618      	mov	r0, r3
 8014e92:	f7fe fd94 	bl	80139be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014e96:	68bb      	ldr	r3, [r7, #8]
 8014e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e9a:	2201      	movs	r2, #1
 8014e9c:	409a      	lsls	r2, r3
 8014e9e:	4b24      	ldr	r3, [pc, #144]	; (8014f30 <xTaskIncrementTick+0x160>)
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	4313      	orrs	r3, r2
 8014ea4:	4a22      	ldr	r2, [pc, #136]	; (8014f30 <xTaskIncrementTick+0x160>)
 8014ea6:	6013      	str	r3, [r2, #0]
 8014ea8:	68bb      	ldr	r3, [r7, #8]
 8014eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014eac:	4613      	mov	r3, r2
 8014eae:	009b      	lsls	r3, r3, #2
 8014eb0:	4413      	add	r3, r2
 8014eb2:	009b      	lsls	r3, r3, #2
 8014eb4:	4a1f      	ldr	r2, [pc, #124]	; (8014f34 <xTaskIncrementTick+0x164>)
 8014eb6:	441a      	add	r2, r3
 8014eb8:	68bb      	ldr	r3, [r7, #8]
 8014eba:	3304      	adds	r3, #4
 8014ebc:	4619      	mov	r1, r3
 8014ebe:	4610      	mov	r0, r2
 8014ec0:	f7fe fd20 	bl	8013904 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014ec4:	68bb      	ldr	r3, [r7, #8]
 8014ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ec8:	4b1b      	ldr	r3, [pc, #108]	; (8014f38 <xTaskIncrementTick+0x168>)
 8014eca:	681b      	ldr	r3, [r3, #0]
 8014ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ece:	429a      	cmp	r2, r3
 8014ed0:	d3b9      	bcc.n	8014e46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8014ed2:	2301      	movs	r3, #1
 8014ed4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014ed6:	e7b6      	b.n	8014e46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014ed8:	4b17      	ldr	r3, [pc, #92]	; (8014f38 <xTaskIncrementTick+0x168>)
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ede:	4915      	ldr	r1, [pc, #84]	; (8014f34 <xTaskIncrementTick+0x164>)
 8014ee0:	4613      	mov	r3, r2
 8014ee2:	009b      	lsls	r3, r3, #2
 8014ee4:	4413      	add	r3, r2
 8014ee6:	009b      	lsls	r3, r3, #2
 8014ee8:	440b      	add	r3, r1
 8014eea:	681b      	ldr	r3, [r3, #0]
 8014eec:	2b01      	cmp	r3, #1
 8014eee:	d907      	bls.n	8014f00 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8014ef0:	2301      	movs	r3, #1
 8014ef2:	617b      	str	r3, [r7, #20]
 8014ef4:	e004      	b.n	8014f00 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8014ef6:	4b11      	ldr	r3, [pc, #68]	; (8014f3c <xTaskIncrementTick+0x16c>)
 8014ef8:	681b      	ldr	r3, [r3, #0]
 8014efa:	3301      	adds	r3, #1
 8014efc:	4a0f      	ldr	r2, [pc, #60]	; (8014f3c <xTaskIncrementTick+0x16c>)
 8014efe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8014f00:	4b0f      	ldr	r3, [pc, #60]	; (8014f40 <xTaskIncrementTick+0x170>)
 8014f02:	681b      	ldr	r3, [r3, #0]
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d001      	beq.n	8014f0c <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8014f08:	2301      	movs	r3, #1
 8014f0a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8014f0c:	697b      	ldr	r3, [r7, #20]
}
 8014f0e:	4618      	mov	r0, r3
 8014f10:	3718      	adds	r7, #24
 8014f12:	46bd      	mov	sp, r7
 8014f14:	bd80      	pop	{r7, pc}
 8014f16:	bf00      	nop
 8014f18:	20000468 	.word	0x20000468
 8014f1c:	20000444 	.word	0x20000444
 8014f20:	200003f8 	.word	0x200003f8
 8014f24:	200003fc 	.word	0x200003fc
 8014f28:	20000458 	.word	0x20000458
 8014f2c:	20000460 	.word	0x20000460
 8014f30:	20000448 	.word	0x20000448
 8014f34:	20000344 	.word	0x20000344
 8014f38:	20000340 	.word	0x20000340
 8014f3c:	20000450 	.word	0x20000450
 8014f40:	20000454 	.word	0x20000454

08014f44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014f44:	b480      	push	{r7}
 8014f46:	b087      	sub	sp, #28
 8014f48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014f4a:	4b27      	ldr	r3, [pc, #156]	; (8014fe8 <vTaskSwitchContext+0xa4>)
 8014f4c:	681b      	ldr	r3, [r3, #0]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d003      	beq.n	8014f5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014f52:	4b26      	ldr	r3, [pc, #152]	; (8014fec <vTaskSwitchContext+0xa8>)
 8014f54:	2201      	movs	r2, #1
 8014f56:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014f58:	e040      	b.n	8014fdc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8014f5a:	4b24      	ldr	r3, [pc, #144]	; (8014fec <vTaskSwitchContext+0xa8>)
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014f60:	4b23      	ldr	r3, [pc, #140]	; (8014ff0 <vTaskSwitchContext+0xac>)
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8014f66:	68fb      	ldr	r3, [r7, #12]
 8014f68:	fab3 f383 	clz	r3, r3
 8014f6c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8014f6e:	7afb      	ldrb	r3, [r7, #11]
 8014f70:	f1c3 031f 	rsb	r3, r3, #31
 8014f74:	617b      	str	r3, [r7, #20]
 8014f76:	491f      	ldr	r1, [pc, #124]	; (8014ff4 <vTaskSwitchContext+0xb0>)
 8014f78:	697a      	ldr	r2, [r7, #20]
 8014f7a:	4613      	mov	r3, r2
 8014f7c:	009b      	lsls	r3, r3, #2
 8014f7e:	4413      	add	r3, r2
 8014f80:	009b      	lsls	r3, r3, #2
 8014f82:	440b      	add	r3, r1
 8014f84:	681b      	ldr	r3, [r3, #0]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d10b      	bne.n	8014fa2 <vTaskSwitchContext+0x5e>
	__asm volatile
 8014f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f8e:	b672      	cpsid	i
 8014f90:	f383 8811 	msr	BASEPRI, r3
 8014f94:	f3bf 8f6f 	isb	sy
 8014f98:	f3bf 8f4f 	dsb	sy
 8014f9c:	b662      	cpsie	i
 8014f9e:	607b      	str	r3, [r7, #4]
 8014fa0:	e7fe      	b.n	8014fa0 <vTaskSwitchContext+0x5c>
 8014fa2:	697a      	ldr	r2, [r7, #20]
 8014fa4:	4613      	mov	r3, r2
 8014fa6:	009b      	lsls	r3, r3, #2
 8014fa8:	4413      	add	r3, r2
 8014faa:	009b      	lsls	r3, r3, #2
 8014fac:	4a11      	ldr	r2, [pc, #68]	; (8014ff4 <vTaskSwitchContext+0xb0>)
 8014fae:	4413      	add	r3, r2
 8014fb0:	613b      	str	r3, [r7, #16]
 8014fb2:	693b      	ldr	r3, [r7, #16]
 8014fb4:	685b      	ldr	r3, [r3, #4]
 8014fb6:	685a      	ldr	r2, [r3, #4]
 8014fb8:	693b      	ldr	r3, [r7, #16]
 8014fba:	605a      	str	r2, [r3, #4]
 8014fbc:	693b      	ldr	r3, [r7, #16]
 8014fbe:	685a      	ldr	r2, [r3, #4]
 8014fc0:	693b      	ldr	r3, [r7, #16]
 8014fc2:	3308      	adds	r3, #8
 8014fc4:	429a      	cmp	r2, r3
 8014fc6:	d104      	bne.n	8014fd2 <vTaskSwitchContext+0x8e>
 8014fc8:	693b      	ldr	r3, [r7, #16]
 8014fca:	685b      	ldr	r3, [r3, #4]
 8014fcc:	685a      	ldr	r2, [r3, #4]
 8014fce:	693b      	ldr	r3, [r7, #16]
 8014fd0:	605a      	str	r2, [r3, #4]
 8014fd2:	693b      	ldr	r3, [r7, #16]
 8014fd4:	685b      	ldr	r3, [r3, #4]
 8014fd6:	68db      	ldr	r3, [r3, #12]
 8014fd8:	4a07      	ldr	r2, [pc, #28]	; (8014ff8 <vTaskSwitchContext+0xb4>)
 8014fda:	6013      	str	r3, [r2, #0]
}
 8014fdc:	bf00      	nop
 8014fde:	371c      	adds	r7, #28
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fe6:	4770      	bx	lr
 8014fe8:	20000468 	.word	0x20000468
 8014fec:	20000454 	.word	0x20000454
 8014ff0:	20000448 	.word	0x20000448
 8014ff4:	20000344 	.word	0x20000344
 8014ff8:	20000340 	.word	0x20000340

08014ffc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b084      	sub	sp, #16
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
 8015004:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	2b00      	cmp	r3, #0
 801500a:	d10b      	bne.n	8015024 <vTaskPlaceOnEventList+0x28>
 801500c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015010:	b672      	cpsid	i
 8015012:	f383 8811 	msr	BASEPRI, r3
 8015016:	f3bf 8f6f 	isb	sy
 801501a:	f3bf 8f4f 	dsb	sy
 801501e:	b662      	cpsie	i
 8015020:	60fb      	str	r3, [r7, #12]
 8015022:	e7fe      	b.n	8015022 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015024:	4b07      	ldr	r3, [pc, #28]	; (8015044 <vTaskPlaceOnEventList+0x48>)
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	3318      	adds	r3, #24
 801502a:	4619      	mov	r1, r3
 801502c:	6878      	ldr	r0, [r7, #4]
 801502e:	f7fe fc8d 	bl	801394c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015032:	2101      	movs	r1, #1
 8015034:	6838      	ldr	r0, [r7, #0]
 8015036:	f000 fb9b 	bl	8015770 <prvAddCurrentTaskToDelayedList>
}
 801503a:	bf00      	nop
 801503c:	3710      	adds	r7, #16
 801503e:	46bd      	mov	sp, r7
 8015040:	bd80      	pop	{r7, pc}
 8015042:	bf00      	nop
 8015044:	20000340 	.word	0x20000340

08015048 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8015048:	b580      	push	{r7, lr}
 801504a:	b086      	sub	sp, #24
 801504c:	af00      	add	r7, sp, #0
 801504e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	68db      	ldr	r3, [r3, #12]
 8015054:	68db      	ldr	r3, [r3, #12]
 8015056:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8015058:	693b      	ldr	r3, [r7, #16]
 801505a:	2b00      	cmp	r3, #0
 801505c:	d10b      	bne.n	8015076 <xTaskRemoveFromEventList+0x2e>
 801505e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015062:	b672      	cpsid	i
 8015064:	f383 8811 	msr	BASEPRI, r3
 8015068:	f3bf 8f6f 	isb	sy
 801506c:	f3bf 8f4f 	dsb	sy
 8015070:	b662      	cpsie	i
 8015072:	60fb      	str	r3, [r7, #12]
 8015074:	e7fe      	b.n	8015074 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8015076:	693b      	ldr	r3, [r7, #16]
 8015078:	3318      	adds	r3, #24
 801507a:	4618      	mov	r0, r3
 801507c:	f7fe fc9f 	bl	80139be <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015080:	4b1d      	ldr	r3, [pc, #116]	; (80150f8 <xTaskRemoveFromEventList+0xb0>)
 8015082:	681b      	ldr	r3, [r3, #0]
 8015084:	2b00      	cmp	r3, #0
 8015086:	d11c      	bne.n	80150c2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015088:	693b      	ldr	r3, [r7, #16]
 801508a:	3304      	adds	r3, #4
 801508c:	4618      	mov	r0, r3
 801508e:	f7fe fc96 	bl	80139be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8015092:	693b      	ldr	r3, [r7, #16]
 8015094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015096:	2201      	movs	r2, #1
 8015098:	409a      	lsls	r2, r3
 801509a:	4b18      	ldr	r3, [pc, #96]	; (80150fc <xTaskRemoveFromEventList+0xb4>)
 801509c:	681b      	ldr	r3, [r3, #0]
 801509e:	4313      	orrs	r3, r2
 80150a0:	4a16      	ldr	r2, [pc, #88]	; (80150fc <xTaskRemoveFromEventList+0xb4>)
 80150a2:	6013      	str	r3, [r2, #0]
 80150a4:	693b      	ldr	r3, [r7, #16]
 80150a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150a8:	4613      	mov	r3, r2
 80150aa:	009b      	lsls	r3, r3, #2
 80150ac:	4413      	add	r3, r2
 80150ae:	009b      	lsls	r3, r3, #2
 80150b0:	4a13      	ldr	r2, [pc, #76]	; (8015100 <xTaskRemoveFromEventList+0xb8>)
 80150b2:	441a      	add	r2, r3
 80150b4:	693b      	ldr	r3, [r7, #16]
 80150b6:	3304      	adds	r3, #4
 80150b8:	4619      	mov	r1, r3
 80150ba:	4610      	mov	r0, r2
 80150bc:	f7fe fc22 	bl	8013904 <vListInsertEnd>
 80150c0:	e005      	b.n	80150ce <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80150c2:	693b      	ldr	r3, [r7, #16]
 80150c4:	3318      	adds	r3, #24
 80150c6:	4619      	mov	r1, r3
 80150c8:	480e      	ldr	r0, [pc, #56]	; (8015104 <xTaskRemoveFromEventList+0xbc>)
 80150ca:	f7fe fc1b 	bl	8013904 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80150ce:	693b      	ldr	r3, [r7, #16]
 80150d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150d2:	4b0d      	ldr	r3, [pc, #52]	; (8015108 <xTaskRemoveFromEventList+0xc0>)
 80150d4:	681b      	ldr	r3, [r3, #0]
 80150d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150d8:	429a      	cmp	r2, r3
 80150da:	d905      	bls.n	80150e8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80150dc:	2301      	movs	r3, #1
 80150de:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80150e0:	4b0a      	ldr	r3, [pc, #40]	; (801510c <xTaskRemoveFromEventList+0xc4>)
 80150e2:	2201      	movs	r2, #1
 80150e4:	601a      	str	r2, [r3, #0]
 80150e6:	e001      	b.n	80150ec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80150e8:	2300      	movs	r3, #0
 80150ea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80150ec:	697b      	ldr	r3, [r7, #20]
}
 80150ee:	4618      	mov	r0, r3
 80150f0:	3718      	adds	r7, #24
 80150f2:	46bd      	mov	sp, r7
 80150f4:	bd80      	pop	{r7, pc}
 80150f6:	bf00      	nop
 80150f8:	20000468 	.word	0x20000468
 80150fc:	20000448 	.word	0x20000448
 8015100:	20000344 	.word	0x20000344
 8015104:	20000400 	.word	0x20000400
 8015108:	20000340 	.word	0x20000340
 801510c:	20000454 	.word	0x20000454

08015110 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8015110:	b480      	push	{r7}
 8015112:	b083      	sub	sp, #12
 8015114:	af00      	add	r7, sp, #0
 8015116:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8015118:	4b06      	ldr	r3, [pc, #24]	; (8015134 <vTaskInternalSetTimeOutState+0x24>)
 801511a:	681a      	ldr	r2, [r3, #0]
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8015120:	4b05      	ldr	r3, [pc, #20]	; (8015138 <vTaskInternalSetTimeOutState+0x28>)
 8015122:	681a      	ldr	r2, [r3, #0]
 8015124:	687b      	ldr	r3, [r7, #4]
 8015126:	605a      	str	r2, [r3, #4]
}
 8015128:	bf00      	nop
 801512a:	370c      	adds	r7, #12
 801512c:	46bd      	mov	sp, r7
 801512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015132:	4770      	bx	lr
 8015134:	20000458 	.word	0x20000458
 8015138:	20000444 	.word	0x20000444

0801513c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801513c:	b580      	push	{r7, lr}
 801513e:	b088      	sub	sp, #32
 8015140:	af00      	add	r7, sp, #0
 8015142:	6078      	str	r0, [r7, #4]
 8015144:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8015146:	687b      	ldr	r3, [r7, #4]
 8015148:	2b00      	cmp	r3, #0
 801514a:	d10b      	bne.n	8015164 <xTaskCheckForTimeOut+0x28>
 801514c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015150:	b672      	cpsid	i
 8015152:	f383 8811 	msr	BASEPRI, r3
 8015156:	f3bf 8f6f 	isb	sy
 801515a:	f3bf 8f4f 	dsb	sy
 801515e:	b662      	cpsie	i
 8015160:	613b      	str	r3, [r7, #16]
 8015162:	e7fe      	b.n	8015162 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8015164:	683b      	ldr	r3, [r7, #0]
 8015166:	2b00      	cmp	r3, #0
 8015168:	d10b      	bne.n	8015182 <xTaskCheckForTimeOut+0x46>
 801516a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801516e:	b672      	cpsid	i
 8015170:	f383 8811 	msr	BASEPRI, r3
 8015174:	f3bf 8f6f 	isb	sy
 8015178:	f3bf 8f4f 	dsb	sy
 801517c:	b662      	cpsie	i
 801517e:	60fb      	str	r3, [r7, #12]
 8015180:	e7fe      	b.n	8015180 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8015182:	f000 fc61 	bl	8015a48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8015186:	4b1d      	ldr	r3, [pc, #116]	; (80151fc <xTaskCheckForTimeOut+0xc0>)
 8015188:	681b      	ldr	r3, [r3, #0]
 801518a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	685b      	ldr	r3, [r3, #4]
 8015190:	69ba      	ldr	r2, [r7, #24]
 8015192:	1ad3      	subs	r3, r2, r3
 8015194:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8015196:	683b      	ldr	r3, [r7, #0]
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801519e:	d102      	bne.n	80151a6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80151a0:	2300      	movs	r3, #0
 80151a2:	61fb      	str	r3, [r7, #28]
 80151a4:	e023      	b.n	80151ee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	681a      	ldr	r2, [r3, #0]
 80151aa:	4b15      	ldr	r3, [pc, #84]	; (8015200 <xTaskCheckForTimeOut+0xc4>)
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	429a      	cmp	r2, r3
 80151b0:	d007      	beq.n	80151c2 <xTaskCheckForTimeOut+0x86>
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	685b      	ldr	r3, [r3, #4]
 80151b6:	69ba      	ldr	r2, [r7, #24]
 80151b8:	429a      	cmp	r2, r3
 80151ba:	d302      	bcc.n	80151c2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80151bc:	2301      	movs	r3, #1
 80151be:	61fb      	str	r3, [r7, #28]
 80151c0:	e015      	b.n	80151ee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80151c2:	683b      	ldr	r3, [r7, #0]
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	697a      	ldr	r2, [r7, #20]
 80151c8:	429a      	cmp	r2, r3
 80151ca:	d20b      	bcs.n	80151e4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80151cc:	683b      	ldr	r3, [r7, #0]
 80151ce:	681a      	ldr	r2, [r3, #0]
 80151d0:	697b      	ldr	r3, [r7, #20]
 80151d2:	1ad2      	subs	r2, r2, r3
 80151d4:	683b      	ldr	r3, [r7, #0]
 80151d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80151d8:	6878      	ldr	r0, [r7, #4]
 80151da:	f7ff ff99 	bl	8015110 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80151de:	2300      	movs	r3, #0
 80151e0:	61fb      	str	r3, [r7, #28]
 80151e2:	e004      	b.n	80151ee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80151e4:	683b      	ldr	r3, [r7, #0]
 80151e6:	2200      	movs	r2, #0
 80151e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80151ea:	2301      	movs	r3, #1
 80151ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80151ee:	f000 fc5d 	bl	8015aac <vPortExitCritical>

	return xReturn;
 80151f2:	69fb      	ldr	r3, [r7, #28]
}
 80151f4:	4618      	mov	r0, r3
 80151f6:	3720      	adds	r7, #32
 80151f8:	46bd      	mov	sp, r7
 80151fa:	bd80      	pop	{r7, pc}
 80151fc:	20000444 	.word	0x20000444
 8015200:	20000458 	.word	0x20000458

08015204 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8015204:	b480      	push	{r7}
 8015206:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8015208:	4b03      	ldr	r3, [pc, #12]	; (8015218 <vTaskMissedYield+0x14>)
 801520a:	2201      	movs	r2, #1
 801520c:	601a      	str	r2, [r3, #0]
}
 801520e:	bf00      	nop
 8015210:	46bd      	mov	sp, r7
 8015212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015216:	4770      	bx	lr
 8015218:	20000454 	.word	0x20000454

0801521c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801521c:	b580      	push	{r7, lr}
 801521e:	b082      	sub	sp, #8
 8015220:	af00      	add	r7, sp, #0
 8015222:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8015224:	f000 f852 	bl	80152cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8015228:	4b06      	ldr	r3, [pc, #24]	; (8015244 <prvIdleTask+0x28>)
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	2b01      	cmp	r3, #1
 801522e:	d9f9      	bls.n	8015224 <prvIdleTask+0x8>
			{
				taskYIELD();
 8015230:	4b05      	ldr	r3, [pc, #20]	; (8015248 <prvIdleTask+0x2c>)
 8015232:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015236:	601a      	str	r2, [r3, #0]
 8015238:	f3bf 8f4f 	dsb	sy
 801523c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8015240:	e7f0      	b.n	8015224 <prvIdleTask+0x8>
 8015242:	bf00      	nop
 8015244:	20000344 	.word	0x20000344
 8015248:	e000ed04 	.word	0xe000ed04

0801524c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801524c:	b580      	push	{r7, lr}
 801524e:	b082      	sub	sp, #8
 8015250:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015252:	2300      	movs	r3, #0
 8015254:	607b      	str	r3, [r7, #4]
 8015256:	e00c      	b.n	8015272 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8015258:	687a      	ldr	r2, [r7, #4]
 801525a:	4613      	mov	r3, r2
 801525c:	009b      	lsls	r3, r3, #2
 801525e:	4413      	add	r3, r2
 8015260:	009b      	lsls	r3, r3, #2
 8015262:	4a12      	ldr	r2, [pc, #72]	; (80152ac <prvInitialiseTaskLists+0x60>)
 8015264:	4413      	add	r3, r2
 8015266:	4618      	mov	r0, r3
 8015268:	f7fe fb1f 	bl	80138aa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	3301      	adds	r3, #1
 8015270:	607b      	str	r3, [r7, #4]
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	2b06      	cmp	r3, #6
 8015276:	d9ef      	bls.n	8015258 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015278:	480d      	ldr	r0, [pc, #52]	; (80152b0 <prvInitialiseTaskLists+0x64>)
 801527a:	f7fe fb16 	bl	80138aa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801527e:	480d      	ldr	r0, [pc, #52]	; (80152b4 <prvInitialiseTaskLists+0x68>)
 8015280:	f7fe fb13 	bl	80138aa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015284:	480c      	ldr	r0, [pc, #48]	; (80152b8 <prvInitialiseTaskLists+0x6c>)
 8015286:	f7fe fb10 	bl	80138aa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801528a:	480c      	ldr	r0, [pc, #48]	; (80152bc <prvInitialiseTaskLists+0x70>)
 801528c:	f7fe fb0d 	bl	80138aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8015290:	480b      	ldr	r0, [pc, #44]	; (80152c0 <prvInitialiseTaskLists+0x74>)
 8015292:	f7fe fb0a 	bl	80138aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8015296:	4b0b      	ldr	r3, [pc, #44]	; (80152c4 <prvInitialiseTaskLists+0x78>)
 8015298:	4a05      	ldr	r2, [pc, #20]	; (80152b0 <prvInitialiseTaskLists+0x64>)
 801529a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801529c:	4b0a      	ldr	r3, [pc, #40]	; (80152c8 <prvInitialiseTaskLists+0x7c>)
 801529e:	4a05      	ldr	r2, [pc, #20]	; (80152b4 <prvInitialiseTaskLists+0x68>)
 80152a0:	601a      	str	r2, [r3, #0]
}
 80152a2:	bf00      	nop
 80152a4:	3708      	adds	r7, #8
 80152a6:	46bd      	mov	sp, r7
 80152a8:	bd80      	pop	{r7, pc}
 80152aa:	bf00      	nop
 80152ac:	20000344 	.word	0x20000344
 80152b0:	200003d0 	.word	0x200003d0
 80152b4:	200003e4 	.word	0x200003e4
 80152b8:	20000400 	.word	0x20000400
 80152bc:	20000414 	.word	0x20000414
 80152c0:	2000042c 	.word	0x2000042c
 80152c4:	200003f8 	.word	0x200003f8
 80152c8:	200003fc 	.word	0x200003fc

080152cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80152cc:	b580      	push	{r7, lr}
 80152ce:	b082      	sub	sp, #8
 80152d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80152d2:	e019      	b.n	8015308 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80152d4:	f000 fbb8 	bl	8015a48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80152d8:	4b0f      	ldr	r3, [pc, #60]	; (8015318 <prvCheckTasksWaitingTermination+0x4c>)
 80152da:	68db      	ldr	r3, [r3, #12]
 80152dc:	68db      	ldr	r3, [r3, #12]
 80152de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	3304      	adds	r3, #4
 80152e4:	4618      	mov	r0, r3
 80152e6:	f7fe fb6a 	bl	80139be <uxListRemove>
				--uxCurrentNumberOfTasks;
 80152ea:	4b0c      	ldr	r3, [pc, #48]	; (801531c <prvCheckTasksWaitingTermination+0x50>)
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	3b01      	subs	r3, #1
 80152f0:	4a0a      	ldr	r2, [pc, #40]	; (801531c <prvCheckTasksWaitingTermination+0x50>)
 80152f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80152f4:	4b0a      	ldr	r3, [pc, #40]	; (8015320 <prvCheckTasksWaitingTermination+0x54>)
 80152f6:	681b      	ldr	r3, [r3, #0]
 80152f8:	3b01      	subs	r3, #1
 80152fa:	4a09      	ldr	r2, [pc, #36]	; (8015320 <prvCheckTasksWaitingTermination+0x54>)
 80152fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80152fe:	f000 fbd5 	bl	8015aac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8015302:	6878      	ldr	r0, [r7, #4]
 8015304:	f000 f80e 	bl	8015324 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015308:	4b05      	ldr	r3, [pc, #20]	; (8015320 <prvCheckTasksWaitingTermination+0x54>)
 801530a:	681b      	ldr	r3, [r3, #0]
 801530c:	2b00      	cmp	r3, #0
 801530e:	d1e1      	bne.n	80152d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8015310:	bf00      	nop
 8015312:	3708      	adds	r7, #8
 8015314:	46bd      	mov	sp, r7
 8015316:	bd80      	pop	{r7, pc}
 8015318:	20000414 	.word	0x20000414
 801531c:	20000440 	.word	0x20000440
 8015320:	20000428 	.word	0x20000428

08015324 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8015324:	b580      	push	{r7, lr}
 8015326:	b084      	sub	sp, #16
 8015328:	af00      	add	r7, sp, #0
 801532a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8015332:	2b00      	cmp	r3, #0
 8015334:	d108      	bne.n	8015348 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8015336:	687b      	ldr	r3, [r7, #4]
 8015338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801533a:	4618      	mov	r0, r3
 801533c:	f000 fd6e 	bl	8015e1c <vPortFree>
				vPortFree( pxTCB );
 8015340:	6878      	ldr	r0, [r7, #4]
 8015342:	f000 fd6b 	bl	8015e1c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015346:	e019      	b.n	801537c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801534e:	2b01      	cmp	r3, #1
 8015350:	d103      	bne.n	801535a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8015352:	6878      	ldr	r0, [r7, #4]
 8015354:	f000 fd62 	bl	8015e1c <vPortFree>
	}
 8015358:	e010      	b.n	801537c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8015360:	2b02      	cmp	r3, #2
 8015362:	d00b      	beq.n	801537c <prvDeleteTCB+0x58>
 8015364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015368:	b672      	cpsid	i
 801536a:	f383 8811 	msr	BASEPRI, r3
 801536e:	f3bf 8f6f 	isb	sy
 8015372:	f3bf 8f4f 	dsb	sy
 8015376:	b662      	cpsie	i
 8015378:	60fb      	str	r3, [r7, #12]
 801537a:	e7fe      	b.n	801537a <prvDeleteTCB+0x56>
	}
 801537c:	bf00      	nop
 801537e:	3710      	adds	r7, #16
 8015380:	46bd      	mov	sp, r7
 8015382:	bd80      	pop	{r7, pc}

08015384 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015384:	b480      	push	{r7}
 8015386:	b083      	sub	sp, #12
 8015388:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801538a:	4b0c      	ldr	r3, [pc, #48]	; (80153bc <prvResetNextTaskUnblockTime+0x38>)
 801538c:	681b      	ldr	r3, [r3, #0]
 801538e:	681b      	ldr	r3, [r3, #0]
 8015390:	2b00      	cmp	r3, #0
 8015392:	d104      	bne.n	801539e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015394:	4b0a      	ldr	r3, [pc, #40]	; (80153c0 <prvResetNextTaskUnblockTime+0x3c>)
 8015396:	f04f 32ff 	mov.w	r2, #4294967295
 801539a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801539c:	e008      	b.n	80153b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801539e:	4b07      	ldr	r3, [pc, #28]	; (80153bc <prvResetNextTaskUnblockTime+0x38>)
 80153a0:	681b      	ldr	r3, [r3, #0]
 80153a2:	68db      	ldr	r3, [r3, #12]
 80153a4:	68db      	ldr	r3, [r3, #12]
 80153a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	685b      	ldr	r3, [r3, #4]
 80153ac:	4a04      	ldr	r2, [pc, #16]	; (80153c0 <prvResetNextTaskUnblockTime+0x3c>)
 80153ae:	6013      	str	r3, [r2, #0]
}
 80153b0:	bf00      	nop
 80153b2:	370c      	adds	r7, #12
 80153b4:	46bd      	mov	sp, r7
 80153b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ba:	4770      	bx	lr
 80153bc:	200003f8 	.word	0x200003f8
 80153c0:	20000460 	.word	0x20000460

080153c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80153c4:	b480      	push	{r7}
 80153c6:	b083      	sub	sp, #12
 80153c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80153ca:	4b0b      	ldr	r3, [pc, #44]	; (80153f8 <xTaskGetSchedulerState+0x34>)
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	d102      	bne.n	80153d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80153d2:	2301      	movs	r3, #1
 80153d4:	607b      	str	r3, [r7, #4]
 80153d6:	e008      	b.n	80153ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80153d8:	4b08      	ldr	r3, [pc, #32]	; (80153fc <xTaskGetSchedulerState+0x38>)
 80153da:	681b      	ldr	r3, [r3, #0]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d102      	bne.n	80153e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80153e0:	2302      	movs	r3, #2
 80153e2:	607b      	str	r3, [r7, #4]
 80153e4:	e001      	b.n	80153ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80153e6:	2300      	movs	r3, #0
 80153e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80153ea:	687b      	ldr	r3, [r7, #4]
	}
 80153ec:	4618      	mov	r0, r3
 80153ee:	370c      	adds	r7, #12
 80153f0:	46bd      	mov	sp, r7
 80153f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153f6:	4770      	bx	lr
 80153f8:	2000044c 	.word	0x2000044c
 80153fc:	20000468 	.word	0x20000468

08015400 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8015400:	b580      	push	{r7, lr}
 8015402:	b084      	sub	sp, #16
 8015404:	af00      	add	r7, sp, #0
 8015406:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801540c:	2300      	movs	r3, #0
 801540e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	2b00      	cmp	r3, #0
 8015414:	d069      	beq.n	80154ea <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8015416:	68bb      	ldr	r3, [r7, #8]
 8015418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801541a:	4b36      	ldr	r3, [pc, #216]	; (80154f4 <xTaskPriorityInherit+0xf4>)
 801541c:	681b      	ldr	r3, [r3, #0]
 801541e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015420:	429a      	cmp	r2, r3
 8015422:	d259      	bcs.n	80154d8 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015424:	68bb      	ldr	r3, [r7, #8]
 8015426:	699b      	ldr	r3, [r3, #24]
 8015428:	2b00      	cmp	r3, #0
 801542a:	db06      	blt.n	801543a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801542c:	4b31      	ldr	r3, [pc, #196]	; (80154f4 <xTaskPriorityInherit+0xf4>)
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015432:	f1c3 0207 	rsb	r2, r3, #7
 8015436:	68bb      	ldr	r3, [r7, #8]
 8015438:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801543a:	68bb      	ldr	r3, [r7, #8]
 801543c:	6959      	ldr	r1, [r3, #20]
 801543e:	68bb      	ldr	r3, [r7, #8]
 8015440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015442:	4613      	mov	r3, r2
 8015444:	009b      	lsls	r3, r3, #2
 8015446:	4413      	add	r3, r2
 8015448:	009b      	lsls	r3, r3, #2
 801544a:	4a2b      	ldr	r2, [pc, #172]	; (80154f8 <xTaskPriorityInherit+0xf8>)
 801544c:	4413      	add	r3, r2
 801544e:	4299      	cmp	r1, r3
 8015450:	d13a      	bne.n	80154c8 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015452:	68bb      	ldr	r3, [r7, #8]
 8015454:	3304      	adds	r3, #4
 8015456:	4618      	mov	r0, r3
 8015458:	f7fe fab1 	bl	80139be <uxListRemove>
 801545c:	4603      	mov	r3, r0
 801545e:	2b00      	cmp	r3, #0
 8015460:	d115      	bne.n	801548e <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8015462:	68bb      	ldr	r3, [r7, #8]
 8015464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015466:	4924      	ldr	r1, [pc, #144]	; (80154f8 <xTaskPriorityInherit+0xf8>)
 8015468:	4613      	mov	r3, r2
 801546a:	009b      	lsls	r3, r3, #2
 801546c:	4413      	add	r3, r2
 801546e:	009b      	lsls	r3, r3, #2
 8015470:	440b      	add	r3, r1
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	2b00      	cmp	r3, #0
 8015476:	d10a      	bne.n	801548e <xTaskPriorityInherit+0x8e>
 8015478:	68bb      	ldr	r3, [r7, #8]
 801547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801547c:	2201      	movs	r2, #1
 801547e:	fa02 f303 	lsl.w	r3, r2, r3
 8015482:	43da      	mvns	r2, r3
 8015484:	4b1d      	ldr	r3, [pc, #116]	; (80154fc <xTaskPriorityInherit+0xfc>)
 8015486:	681b      	ldr	r3, [r3, #0]
 8015488:	4013      	ands	r3, r2
 801548a:	4a1c      	ldr	r2, [pc, #112]	; (80154fc <xTaskPriorityInherit+0xfc>)
 801548c:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801548e:	4b19      	ldr	r3, [pc, #100]	; (80154f4 <xTaskPriorityInherit+0xf4>)
 8015490:	681b      	ldr	r3, [r3, #0]
 8015492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015494:	68bb      	ldr	r3, [r7, #8]
 8015496:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015498:	68bb      	ldr	r3, [r7, #8]
 801549a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801549c:	2201      	movs	r2, #1
 801549e:	409a      	lsls	r2, r3
 80154a0:	4b16      	ldr	r3, [pc, #88]	; (80154fc <xTaskPriorityInherit+0xfc>)
 80154a2:	681b      	ldr	r3, [r3, #0]
 80154a4:	4313      	orrs	r3, r2
 80154a6:	4a15      	ldr	r2, [pc, #84]	; (80154fc <xTaskPriorityInherit+0xfc>)
 80154a8:	6013      	str	r3, [r2, #0]
 80154aa:	68bb      	ldr	r3, [r7, #8]
 80154ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80154ae:	4613      	mov	r3, r2
 80154b0:	009b      	lsls	r3, r3, #2
 80154b2:	4413      	add	r3, r2
 80154b4:	009b      	lsls	r3, r3, #2
 80154b6:	4a10      	ldr	r2, [pc, #64]	; (80154f8 <xTaskPriorityInherit+0xf8>)
 80154b8:	441a      	add	r2, r3
 80154ba:	68bb      	ldr	r3, [r7, #8]
 80154bc:	3304      	adds	r3, #4
 80154be:	4619      	mov	r1, r3
 80154c0:	4610      	mov	r0, r2
 80154c2:	f7fe fa1f 	bl	8013904 <vListInsertEnd>
 80154c6:	e004      	b.n	80154d2 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80154c8:	4b0a      	ldr	r3, [pc, #40]	; (80154f4 <xTaskPriorityInherit+0xf4>)
 80154ca:	681b      	ldr	r3, [r3, #0]
 80154cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80154ce:	68bb      	ldr	r3, [r7, #8]
 80154d0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80154d2:	2301      	movs	r3, #1
 80154d4:	60fb      	str	r3, [r7, #12]
 80154d6:	e008      	b.n	80154ea <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80154d8:	68bb      	ldr	r3, [r7, #8]
 80154da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80154dc:	4b05      	ldr	r3, [pc, #20]	; (80154f4 <xTaskPriorityInherit+0xf4>)
 80154de:	681b      	ldr	r3, [r3, #0]
 80154e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80154e2:	429a      	cmp	r2, r3
 80154e4:	d201      	bcs.n	80154ea <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80154e6:	2301      	movs	r3, #1
 80154e8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80154ea:	68fb      	ldr	r3, [r7, #12]
	}
 80154ec:	4618      	mov	r0, r3
 80154ee:	3710      	adds	r7, #16
 80154f0:	46bd      	mov	sp, r7
 80154f2:	bd80      	pop	{r7, pc}
 80154f4:	20000340 	.word	0x20000340
 80154f8:	20000344 	.word	0x20000344
 80154fc:	20000448 	.word	0x20000448

08015500 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015500:	b580      	push	{r7, lr}
 8015502:	b086      	sub	sp, #24
 8015504:	af00      	add	r7, sp, #0
 8015506:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801550c:	2300      	movs	r3, #0
 801550e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	2b00      	cmp	r3, #0
 8015514:	d070      	beq.n	80155f8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015516:	4b3b      	ldr	r3, [pc, #236]	; (8015604 <xTaskPriorityDisinherit+0x104>)
 8015518:	681b      	ldr	r3, [r3, #0]
 801551a:	693a      	ldr	r2, [r7, #16]
 801551c:	429a      	cmp	r2, r3
 801551e:	d00b      	beq.n	8015538 <xTaskPriorityDisinherit+0x38>
 8015520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015524:	b672      	cpsid	i
 8015526:	f383 8811 	msr	BASEPRI, r3
 801552a:	f3bf 8f6f 	isb	sy
 801552e:	f3bf 8f4f 	dsb	sy
 8015532:	b662      	cpsie	i
 8015534:	60fb      	str	r3, [r7, #12]
 8015536:	e7fe      	b.n	8015536 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8015538:	693b      	ldr	r3, [r7, #16]
 801553a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801553c:	2b00      	cmp	r3, #0
 801553e:	d10b      	bne.n	8015558 <xTaskPriorityDisinherit+0x58>
 8015540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015544:	b672      	cpsid	i
 8015546:	f383 8811 	msr	BASEPRI, r3
 801554a:	f3bf 8f6f 	isb	sy
 801554e:	f3bf 8f4f 	dsb	sy
 8015552:	b662      	cpsie	i
 8015554:	60bb      	str	r3, [r7, #8]
 8015556:	e7fe      	b.n	8015556 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8015558:	693b      	ldr	r3, [r7, #16]
 801555a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801555c:	1e5a      	subs	r2, r3, #1
 801555e:	693b      	ldr	r3, [r7, #16]
 8015560:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015562:	693b      	ldr	r3, [r7, #16]
 8015564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015566:	693b      	ldr	r3, [r7, #16]
 8015568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801556a:	429a      	cmp	r2, r3
 801556c:	d044      	beq.n	80155f8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801556e:	693b      	ldr	r3, [r7, #16]
 8015570:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8015572:	2b00      	cmp	r3, #0
 8015574:	d140      	bne.n	80155f8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015576:	693b      	ldr	r3, [r7, #16]
 8015578:	3304      	adds	r3, #4
 801557a:	4618      	mov	r0, r3
 801557c:	f7fe fa1f 	bl	80139be <uxListRemove>
 8015580:	4603      	mov	r3, r0
 8015582:	2b00      	cmp	r3, #0
 8015584:	d115      	bne.n	80155b2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8015586:	693b      	ldr	r3, [r7, #16]
 8015588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801558a:	491f      	ldr	r1, [pc, #124]	; (8015608 <xTaskPriorityDisinherit+0x108>)
 801558c:	4613      	mov	r3, r2
 801558e:	009b      	lsls	r3, r3, #2
 8015590:	4413      	add	r3, r2
 8015592:	009b      	lsls	r3, r3, #2
 8015594:	440b      	add	r3, r1
 8015596:	681b      	ldr	r3, [r3, #0]
 8015598:	2b00      	cmp	r3, #0
 801559a:	d10a      	bne.n	80155b2 <xTaskPriorityDisinherit+0xb2>
 801559c:	693b      	ldr	r3, [r7, #16]
 801559e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80155a0:	2201      	movs	r2, #1
 80155a2:	fa02 f303 	lsl.w	r3, r2, r3
 80155a6:	43da      	mvns	r2, r3
 80155a8:	4b18      	ldr	r3, [pc, #96]	; (801560c <xTaskPriorityDisinherit+0x10c>)
 80155aa:	681b      	ldr	r3, [r3, #0]
 80155ac:	4013      	ands	r3, r2
 80155ae:	4a17      	ldr	r2, [pc, #92]	; (801560c <xTaskPriorityDisinherit+0x10c>)
 80155b0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80155b2:	693b      	ldr	r3, [r7, #16]
 80155b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80155b6:	693b      	ldr	r3, [r7, #16]
 80155b8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80155ba:	693b      	ldr	r3, [r7, #16]
 80155bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80155be:	f1c3 0207 	rsb	r2, r3, #7
 80155c2:	693b      	ldr	r3, [r7, #16]
 80155c4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80155c6:	693b      	ldr	r3, [r7, #16]
 80155c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80155ca:	2201      	movs	r2, #1
 80155cc:	409a      	lsls	r2, r3
 80155ce:	4b0f      	ldr	r3, [pc, #60]	; (801560c <xTaskPriorityDisinherit+0x10c>)
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	4313      	orrs	r3, r2
 80155d4:	4a0d      	ldr	r2, [pc, #52]	; (801560c <xTaskPriorityDisinherit+0x10c>)
 80155d6:	6013      	str	r3, [r2, #0]
 80155d8:	693b      	ldr	r3, [r7, #16]
 80155da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80155dc:	4613      	mov	r3, r2
 80155de:	009b      	lsls	r3, r3, #2
 80155e0:	4413      	add	r3, r2
 80155e2:	009b      	lsls	r3, r3, #2
 80155e4:	4a08      	ldr	r2, [pc, #32]	; (8015608 <xTaskPriorityDisinherit+0x108>)
 80155e6:	441a      	add	r2, r3
 80155e8:	693b      	ldr	r3, [r7, #16]
 80155ea:	3304      	adds	r3, #4
 80155ec:	4619      	mov	r1, r3
 80155ee:	4610      	mov	r0, r2
 80155f0:	f7fe f988 	bl	8013904 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80155f4:	2301      	movs	r3, #1
 80155f6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80155f8:	697b      	ldr	r3, [r7, #20]
	}
 80155fa:	4618      	mov	r0, r3
 80155fc:	3718      	adds	r7, #24
 80155fe:	46bd      	mov	sp, r7
 8015600:	bd80      	pop	{r7, pc}
 8015602:	bf00      	nop
 8015604:	20000340 	.word	0x20000340
 8015608:	20000344 	.word	0x20000344
 801560c:	20000448 	.word	0x20000448

08015610 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8015610:	b580      	push	{r7, lr}
 8015612:	b088      	sub	sp, #32
 8015614:	af00      	add	r7, sp, #0
 8015616:	6078      	str	r0, [r7, #4]
 8015618:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801561e:	2301      	movs	r3, #1
 8015620:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	2b00      	cmp	r3, #0
 8015626:	f000 8085 	beq.w	8015734 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801562a:	69bb      	ldr	r3, [r7, #24]
 801562c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801562e:	2b00      	cmp	r3, #0
 8015630:	d10b      	bne.n	801564a <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8015632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015636:	b672      	cpsid	i
 8015638:	f383 8811 	msr	BASEPRI, r3
 801563c:	f3bf 8f6f 	isb	sy
 8015640:	f3bf 8f4f 	dsb	sy
 8015644:	b662      	cpsie	i
 8015646:	60fb      	str	r3, [r7, #12]
 8015648:	e7fe      	b.n	8015648 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801564a:	69bb      	ldr	r3, [r7, #24]
 801564c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801564e:	683a      	ldr	r2, [r7, #0]
 8015650:	429a      	cmp	r2, r3
 8015652:	d902      	bls.n	801565a <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8015654:	683b      	ldr	r3, [r7, #0]
 8015656:	61fb      	str	r3, [r7, #28]
 8015658:	e002      	b.n	8015660 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801565a:	69bb      	ldr	r3, [r7, #24]
 801565c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801565e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8015660:	69bb      	ldr	r3, [r7, #24]
 8015662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015664:	69fa      	ldr	r2, [r7, #28]
 8015666:	429a      	cmp	r2, r3
 8015668:	d064      	beq.n	8015734 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801566a:	69bb      	ldr	r3, [r7, #24]
 801566c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801566e:	697a      	ldr	r2, [r7, #20]
 8015670:	429a      	cmp	r2, r3
 8015672:	d15f      	bne.n	8015734 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8015674:	4b31      	ldr	r3, [pc, #196]	; (801573c <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8015676:	681b      	ldr	r3, [r3, #0]
 8015678:	69ba      	ldr	r2, [r7, #24]
 801567a:	429a      	cmp	r2, r3
 801567c:	d10b      	bne.n	8015696 <vTaskPriorityDisinheritAfterTimeout+0x86>
 801567e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015682:	b672      	cpsid	i
 8015684:	f383 8811 	msr	BASEPRI, r3
 8015688:	f3bf 8f6f 	isb	sy
 801568c:	f3bf 8f4f 	dsb	sy
 8015690:	b662      	cpsie	i
 8015692:	60bb      	str	r3, [r7, #8]
 8015694:	e7fe      	b.n	8015694 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8015696:	69bb      	ldr	r3, [r7, #24]
 8015698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801569a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801569c:	69bb      	ldr	r3, [r7, #24]
 801569e:	69fa      	ldr	r2, [r7, #28]
 80156a0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80156a2:	69bb      	ldr	r3, [r7, #24]
 80156a4:	699b      	ldr	r3, [r3, #24]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	db04      	blt.n	80156b4 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80156aa:	69fb      	ldr	r3, [r7, #28]
 80156ac:	f1c3 0207 	rsb	r2, r3, #7
 80156b0:	69bb      	ldr	r3, [r7, #24]
 80156b2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80156b4:	69bb      	ldr	r3, [r7, #24]
 80156b6:	6959      	ldr	r1, [r3, #20]
 80156b8:	693a      	ldr	r2, [r7, #16]
 80156ba:	4613      	mov	r3, r2
 80156bc:	009b      	lsls	r3, r3, #2
 80156be:	4413      	add	r3, r2
 80156c0:	009b      	lsls	r3, r3, #2
 80156c2:	4a1f      	ldr	r2, [pc, #124]	; (8015740 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 80156c4:	4413      	add	r3, r2
 80156c6:	4299      	cmp	r1, r3
 80156c8:	d134      	bne.n	8015734 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80156ca:	69bb      	ldr	r3, [r7, #24]
 80156cc:	3304      	adds	r3, #4
 80156ce:	4618      	mov	r0, r3
 80156d0:	f7fe f975 	bl	80139be <uxListRemove>
 80156d4:	4603      	mov	r3, r0
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d115      	bne.n	8015706 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80156da:	69bb      	ldr	r3, [r7, #24]
 80156dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80156de:	4918      	ldr	r1, [pc, #96]	; (8015740 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 80156e0:	4613      	mov	r3, r2
 80156e2:	009b      	lsls	r3, r3, #2
 80156e4:	4413      	add	r3, r2
 80156e6:	009b      	lsls	r3, r3, #2
 80156e8:	440b      	add	r3, r1
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d10a      	bne.n	8015706 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 80156f0:	69bb      	ldr	r3, [r7, #24]
 80156f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80156f4:	2201      	movs	r2, #1
 80156f6:	fa02 f303 	lsl.w	r3, r2, r3
 80156fa:	43da      	mvns	r2, r3
 80156fc:	4b11      	ldr	r3, [pc, #68]	; (8015744 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80156fe:	681b      	ldr	r3, [r3, #0]
 8015700:	4013      	ands	r3, r2
 8015702:	4a10      	ldr	r2, [pc, #64]	; (8015744 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8015704:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8015706:	69bb      	ldr	r3, [r7, #24]
 8015708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801570a:	2201      	movs	r2, #1
 801570c:	409a      	lsls	r2, r3
 801570e:	4b0d      	ldr	r3, [pc, #52]	; (8015744 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8015710:	681b      	ldr	r3, [r3, #0]
 8015712:	4313      	orrs	r3, r2
 8015714:	4a0b      	ldr	r2, [pc, #44]	; (8015744 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8015716:	6013      	str	r3, [r2, #0]
 8015718:	69bb      	ldr	r3, [r7, #24]
 801571a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801571c:	4613      	mov	r3, r2
 801571e:	009b      	lsls	r3, r3, #2
 8015720:	4413      	add	r3, r2
 8015722:	009b      	lsls	r3, r3, #2
 8015724:	4a06      	ldr	r2, [pc, #24]	; (8015740 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8015726:	441a      	add	r2, r3
 8015728:	69bb      	ldr	r3, [r7, #24]
 801572a:	3304      	adds	r3, #4
 801572c:	4619      	mov	r1, r3
 801572e:	4610      	mov	r0, r2
 8015730:	f7fe f8e8 	bl	8013904 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015734:	bf00      	nop
 8015736:	3720      	adds	r7, #32
 8015738:	46bd      	mov	sp, r7
 801573a:	bd80      	pop	{r7, pc}
 801573c:	20000340 	.word	0x20000340
 8015740:	20000344 	.word	0x20000344
 8015744:	20000448 	.word	0x20000448

08015748 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015748:	b480      	push	{r7}
 801574a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801574c:	4b07      	ldr	r3, [pc, #28]	; (801576c <pvTaskIncrementMutexHeldCount+0x24>)
 801574e:	681b      	ldr	r3, [r3, #0]
 8015750:	2b00      	cmp	r3, #0
 8015752:	d004      	beq.n	801575e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015754:	4b05      	ldr	r3, [pc, #20]	; (801576c <pvTaskIncrementMutexHeldCount+0x24>)
 8015756:	681b      	ldr	r3, [r3, #0]
 8015758:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801575a:	3201      	adds	r2, #1
 801575c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801575e:	4b03      	ldr	r3, [pc, #12]	; (801576c <pvTaskIncrementMutexHeldCount+0x24>)
 8015760:	681b      	ldr	r3, [r3, #0]
	}
 8015762:	4618      	mov	r0, r3
 8015764:	46bd      	mov	sp, r7
 8015766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801576a:	4770      	bx	lr
 801576c:	20000340 	.word	0x20000340

08015770 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015770:	b580      	push	{r7, lr}
 8015772:	b084      	sub	sp, #16
 8015774:	af00      	add	r7, sp, #0
 8015776:	6078      	str	r0, [r7, #4]
 8015778:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801577a:	4b29      	ldr	r3, [pc, #164]	; (8015820 <prvAddCurrentTaskToDelayedList+0xb0>)
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015780:	4b28      	ldr	r3, [pc, #160]	; (8015824 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	3304      	adds	r3, #4
 8015786:	4618      	mov	r0, r3
 8015788:	f7fe f919 	bl	80139be <uxListRemove>
 801578c:	4603      	mov	r3, r0
 801578e:	2b00      	cmp	r3, #0
 8015790:	d10b      	bne.n	80157aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8015792:	4b24      	ldr	r3, [pc, #144]	; (8015824 <prvAddCurrentTaskToDelayedList+0xb4>)
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015798:	2201      	movs	r2, #1
 801579a:	fa02 f303 	lsl.w	r3, r2, r3
 801579e:	43da      	mvns	r2, r3
 80157a0:	4b21      	ldr	r3, [pc, #132]	; (8015828 <prvAddCurrentTaskToDelayedList+0xb8>)
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	4013      	ands	r3, r2
 80157a6:	4a20      	ldr	r2, [pc, #128]	; (8015828 <prvAddCurrentTaskToDelayedList+0xb8>)
 80157a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157b0:	d10a      	bne.n	80157c8 <prvAddCurrentTaskToDelayedList+0x58>
 80157b2:	683b      	ldr	r3, [r7, #0]
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	d007      	beq.n	80157c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80157b8:	4b1a      	ldr	r3, [pc, #104]	; (8015824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80157ba:	681b      	ldr	r3, [r3, #0]
 80157bc:	3304      	adds	r3, #4
 80157be:	4619      	mov	r1, r3
 80157c0:	481a      	ldr	r0, [pc, #104]	; (801582c <prvAddCurrentTaskToDelayedList+0xbc>)
 80157c2:	f7fe f89f 	bl	8013904 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80157c6:	e026      	b.n	8015816 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80157c8:	68fa      	ldr	r2, [r7, #12]
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	4413      	add	r3, r2
 80157ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80157d0:	4b14      	ldr	r3, [pc, #80]	; (8015824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80157d2:	681b      	ldr	r3, [r3, #0]
 80157d4:	68ba      	ldr	r2, [r7, #8]
 80157d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80157d8:	68ba      	ldr	r2, [r7, #8]
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	429a      	cmp	r2, r3
 80157de:	d209      	bcs.n	80157f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80157e0:	4b13      	ldr	r3, [pc, #76]	; (8015830 <prvAddCurrentTaskToDelayedList+0xc0>)
 80157e2:	681a      	ldr	r2, [r3, #0]
 80157e4:	4b0f      	ldr	r3, [pc, #60]	; (8015824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80157e6:	681b      	ldr	r3, [r3, #0]
 80157e8:	3304      	adds	r3, #4
 80157ea:	4619      	mov	r1, r3
 80157ec:	4610      	mov	r0, r2
 80157ee:	f7fe f8ad 	bl	801394c <vListInsert>
}
 80157f2:	e010      	b.n	8015816 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80157f4:	4b0f      	ldr	r3, [pc, #60]	; (8015834 <prvAddCurrentTaskToDelayedList+0xc4>)
 80157f6:	681a      	ldr	r2, [r3, #0]
 80157f8:	4b0a      	ldr	r3, [pc, #40]	; (8015824 <prvAddCurrentTaskToDelayedList+0xb4>)
 80157fa:	681b      	ldr	r3, [r3, #0]
 80157fc:	3304      	adds	r3, #4
 80157fe:	4619      	mov	r1, r3
 8015800:	4610      	mov	r0, r2
 8015802:	f7fe f8a3 	bl	801394c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015806:	4b0c      	ldr	r3, [pc, #48]	; (8015838 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015808:	681b      	ldr	r3, [r3, #0]
 801580a:	68ba      	ldr	r2, [r7, #8]
 801580c:	429a      	cmp	r2, r3
 801580e:	d202      	bcs.n	8015816 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8015810:	4a09      	ldr	r2, [pc, #36]	; (8015838 <prvAddCurrentTaskToDelayedList+0xc8>)
 8015812:	68bb      	ldr	r3, [r7, #8]
 8015814:	6013      	str	r3, [r2, #0]
}
 8015816:	bf00      	nop
 8015818:	3710      	adds	r7, #16
 801581a:	46bd      	mov	sp, r7
 801581c:	bd80      	pop	{r7, pc}
 801581e:	bf00      	nop
 8015820:	20000444 	.word	0x20000444
 8015824:	20000340 	.word	0x20000340
 8015828:	20000448 	.word	0x20000448
 801582c:	2000042c 	.word	0x2000042c
 8015830:	200003fc 	.word	0x200003fc
 8015834:	200003f8 	.word	0x200003f8
 8015838:	20000460 	.word	0x20000460

0801583c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801583c:	b480      	push	{r7}
 801583e:	b085      	sub	sp, #20
 8015840:	af00      	add	r7, sp, #0
 8015842:	60f8      	str	r0, [r7, #12]
 8015844:	60b9      	str	r1, [r7, #8]
 8015846:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	3b04      	subs	r3, #4
 801584c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801584e:	68fb      	ldr	r3, [r7, #12]
 8015850:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8015854:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015856:	68fb      	ldr	r3, [r7, #12]
 8015858:	3b04      	subs	r3, #4
 801585a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801585c:	68bb      	ldr	r3, [r7, #8]
 801585e:	f023 0201 	bic.w	r2, r3, #1
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015866:	68fb      	ldr	r3, [r7, #12]
 8015868:	3b04      	subs	r3, #4
 801586a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801586c:	4a0c      	ldr	r2, [pc, #48]	; (80158a0 <pxPortInitialiseStack+0x64>)
 801586e:	68fb      	ldr	r3, [r7, #12]
 8015870:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	3b14      	subs	r3, #20
 8015876:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015878:	687a      	ldr	r2, [r7, #4]
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	3b04      	subs	r3, #4
 8015882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015884:	68fb      	ldr	r3, [r7, #12]
 8015886:	f06f 0202 	mvn.w	r2, #2
 801588a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	3b20      	subs	r3, #32
 8015890:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8015892:	68fb      	ldr	r3, [r7, #12]
}
 8015894:	4618      	mov	r0, r3
 8015896:	3714      	adds	r7, #20
 8015898:	46bd      	mov	sp, r7
 801589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801589e:	4770      	bx	lr
 80158a0:	080158a5 	.word	0x080158a5

080158a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80158a4:	b480      	push	{r7}
 80158a6:	b085      	sub	sp, #20
 80158a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80158aa:	2300      	movs	r3, #0
 80158ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80158ae:	4b13      	ldr	r3, [pc, #76]	; (80158fc <prvTaskExitError+0x58>)
 80158b0:	681b      	ldr	r3, [r3, #0]
 80158b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80158b6:	d00b      	beq.n	80158d0 <prvTaskExitError+0x2c>
 80158b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158bc:	b672      	cpsid	i
 80158be:	f383 8811 	msr	BASEPRI, r3
 80158c2:	f3bf 8f6f 	isb	sy
 80158c6:	f3bf 8f4f 	dsb	sy
 80158ca:	b662      	cpsie	i
 80158cc:	60fb      	str	r3, [r7, #12]
 80158ce:	e7fe      	b.n	80158ce <prvTaskExitError+0x2a>
 80158d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158d4:	b672      	cpsid	i
 80158d6:	f383 8811 	msr	BASEPRI, r3
 80158da:	f3bf 8f6f 	isb	sy
 80158de:	f3bf 8f4f 	dsb	sy
 80158e2:	b662      	cpsie	i
 80158e4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80158e6:	bf00      	nop
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	d0fc      	beq.n	80158e8 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80158ee:	bf00      	nop
 80158f0:	3714      	adds	r7, #20
 80158f2:	46bd      	mov	sp, r7
 80158f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158f8:	4770      	bx	lr
 80158fa:	bf00      	nop
 80158fc:	20000024 	.word	0x20000024

08015900 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015900:	4b07      	ldr	r3, [pc, #28]	; (8015920 <pxCurrentTCBConst2>)
 8015902:	6819      	ldr	r1, [r3, #0]
 8015904:	6808      	ldr	r0, [r1, #0]
 8015906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801590a:	f380 8809 	msr	PSP, r0
 801590e:	f3bf 8f6f 	isb	sy
 8015912:	f04f 0000 	mov.w	r0, #0
 8015916:	f380 8811 	msr	BASEPRI, r0
 801591a:	4770      	bx	lr
 801591c:	f3af 8000 	nop.w

08015920 <pxCurrentTCBConst2>:
 8015920:	20000340 	.word	0x20000340
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015924:	bf00      	nop
 8015926:	bf00      	nop

08015928 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015928:	4808      	ldr	r0, [pc, #32]	; (801594c <prvPortStartFirstTask+0x24>)
 801592a:	6800      	ldr	r0, [r0, #0]
 801592c:	6800      	ldr	r0, [r0, #0]
 801592e:	f380 8808 	msr	MSP, r0
 8015932:	f04f 0000 	mov.w	r0, #0
 8015936:	f380 8814 	msr	CONTROL, r0
 801593a:	b662      	cpsie	i
 801593c:	b661      	cpsie	f
 801593e:	f3bf 8f4f 	dsb	sy
 8015942:	f3bf 8f6f 	isb	sy
 8015946:	df00      	svc	0
 8015948:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801594a:	bf00      	nop
 801594c:	e000ed08 	.word	0xe000ed08

08015950 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015950:	b580      	push	{r7, lr}
 8015952:	b084      	sub	sp, #16
 8015954:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015956:	4b36      	ldr	r3, [pc, #216]	; (8015a30 <xPortStartScheduler+0xe0>)
 8015958:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801595a:	68fb      	ldr	r3, [r7, #12]
 801595c:	781b      	ldrb	r3, [r3, #0]
 801595e:	b2db      	uxtb	r3, r3
 8015960:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015962:	68fb      	ldr	r3, [r7, #12]
 8015964:	22ff      	movs	r2, #255	; 0xff
 8015966:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	781b      	ldrb	r3, [r3, #0]
 801596c:	b2db      	uxtb	r3, r3
 801596e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015970:	78fb      	ldrb	r3, [r7, #3]
 8015972:	b2db      	uxtb	r3, r3
 8015974:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8015978:	b2da      	uxtb	r2, r3
 801597a:	4b2e      	ldr	r3, [pc, #184]	; (8015a34 <xPortStartScheduler+0xe4>)
 801597c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801597e:	4b2e      	ldr	r3, [pc, #184]	; (8015a38 <xPortStartScheduler+0xe8>)
 8015980:	2207      	movs	r2, #7
 8015982:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015984:	e009      	b.n	801599a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8015986:	4b2c      	ldr	r3, [pc, #176]	; (8015a38 <xPortStartScheduler+0xe8>)
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	3b01      	subs	r3, #1
 801598c:	4a2a      	ldr	r2, [pc, #168]	; (8015a38 <xPortStartScheduler+0xe8>)
 801598e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015990:	78fb      	ldrb	r3, [r7, #3]
 8015992:	b2db      	uxtb	r3, r3
 8015994:	005b      	lsls	r3, r3, #1
 8015996:	b2db      	uxtb	r3, r3
 8015998:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801599a:	78fb      	ldrb	r3, [r7, #3]
 801599c:	b2db      	uxtb	r3, r3
 801599e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80159a2:	2b80      	cmp	r3, #128	; 0x80
 80159a4:	d0ef      	beq.n	8015986 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80159a6:	4b24      	ldr	r3, [pc, #144]	; (8015a38 <xPortStartScheduler+0xe8>)
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	f1c3 0307 	rsb	r3, r3, #7
 80159ae:	2b04      	cmp	r3, #4
 80159b0:	d00b      	beq.n	80159ca <xPortStartScheduler+0x7a>
 80159b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159b6:	b672      	cpsid	i
 80159b8:	f383 8811 	msr	BASEPRI, r3
 80159bc:	f3bf 8f6f 	isb	sy
 80159c0:	f3bf 8f4f 	dsb	sy
 80159c4:	b662      	cpsie	i
 80159c6:	60bb      	str	r3, [r7, #8]
 80159c8:	e7fe      	b.n	80159c8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80159ca:	4b1b      	ldr	r3, [pc, #108]	; (8015a38 <xPortStartScheduler+0xe8>)
 80159cc:	681b      	ldr	r3, [r3, #0]
 80159ce:	021b      	lsls	r3, r3, #8
 80159d0:	4a19      	ldr	r2, [pc, #100]	; (8015a38 <xPortStartScheduler+0xe8>)
 80159d2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80159d4:	4b18      	ldr	r3, [pc, #96]	; (8015a38 <xPortStartScheduler+0xe8>)
 80159d6:	681b      	ldr	r3, [r3, #0]
 80159d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80159dc:	4a16      	ldr	r2, [pc, #88]	; (8015a38 <xPortStartScheduler+0xe8>)
 80159de:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	b2da      	uxtb	r2, r3
 80159e4:	68fb      	ldr	r3, [r7, #12]
 80159e6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80159e8:	4b14      	ldr	r3, [pc, #80]	; (8015a3c <xPortStartScheduler+0xec>)
 80159ea:	681b      	ldr	r3, [r3, #0]
 80159ec:	4a13      	ldr	r2, [pc, #76]	; (8015a3c <xPortStartScheduler+0xec>)
 80159ee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80159f2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80159f4:	4b11      	ldr	r3, [pc, #68]	; (8015a3c <xPortStartScheduler+0xec>)
 80159f6:	681b      	ldr	r3, [r3, #0]
 80159f8:	4a10      	ldr	r2, [pc, #64]	; (8015a3c <xPortStartScheduler+0xec>)
 80159fa:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80159fe:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015a00:	f000 f8d4 	bl	8015bac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015a04:	4b0e      	ldr	r3, [pc, #56]	; (8015a40 <xPortStartScheduler+0xf0>)
 8015a06:	2200      	movs	r2, #0
 8015a08:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015a0a:	f000 f8f3 	bl	8015bf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015a0e:	4b0d      	ldr	r3, [pc, #52]	; (8015a44 <xPortStartScheduler+0xf4>)
 8015a10:	681b      	ldr	r3, [r3, #0]
 8015a12:	4a0c      	ldr	r2, [pc, #48]	; (8015a44 <xPortStartScheduler+0xf4>)
 8015a14:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015a18:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015a1a:	f7ff ff85 	bl	8015928 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015a1e:	f7ff fa91 	bl	8014f44 <vTaskSwitchContext>
	prvTaskExitError();
 8015a22:	f7ff ff3f 	bl	80158a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015a26:	2300      	movs	r3, #0
}
 8015a28:	4618      	mov	r0, r3
 8015a2a:	3710      	adds	r7, #16
 8015a2c:	46bd      	mov	sp, r7
 8015a2e:	bd80      	pop	{r7, pc}
 8015a30:	e000e400 	.word	0xe000e400
 8015a34:	2000046c 	.word	0x2000046c
 8015a38:	20000470 	.word	0x20000470
 8015a3c:	e000ed20 	.word	0xe000ed20
 8015a40:	20000024 	.word	0x20000024
 8015a44:	e000ef34 	.word	0xe000ef34

08015a48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015a48:	b480      	push	{r7}
 8015a4a:	b083      	sub	sp, #12
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a52:	b672      	cpsid	i
 8015a54:	f383 8811 	msr	BASEPRI, r3
 8015a58:	f3bf 8f6f 	isb	sy
 8015a5c:	f3bf 8f4f 	dsb	sy
 8015a60:	b662      	cpsie	i
 8015a62:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015a64:	4b0f      	ldr	r3, [pc, #60]	; (8015aa4 <vPortEnterCritical+0x5c>)
 8015a66:	681b      	ldr	r3, [r3, #0]
 8015a68:	3301      	adds	r3, #1
 8015a6a:	4a0e      	ldr	r2, [pc, #56]	; (8015aa4 <vPortEnterCritical+0x5c>)
 8015a6c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015a6e:	4b0d      	ldr	r3, [pc, #52]	; (8015aa4 <vPortEnterCritical+0x5c>)
 8015a70:	681b      	ldr	r3, [r3, #0]
 8015a72:	2b01      	cmp	r3, #1
 8015a74:	d110      	bne.n	8015a98 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015a76:	4b0c      	ldr	r3, [pc, #48]	; (8015aa8 <vPortEnterCritical+0x60>)
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	b2db      	uxtb	r3, r3
 8015a7c:	2b00      	cmp	r3, #0
 8015a7e:	d00b      	beq.n	8015a98 <vPortEnterCritical+0x50>
 8015a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a84:	b672      	cpsid	i
 8015a86:	f383 8811 	msr	BASEPRI, r3
 8015a8a:	f3bf 8f6f 	isb	sy
 8015a8e:	f3bf 8f4f 	dsb	sy
 8015a92:	b662      	cpsie	i
 8015a94:	603b      	str	r3, [r7, #0]
 8015a96:	e7fe      	b.n	8015a96 <vPortEnterCritical+0x4e>
	}
}
 8015a98:	bf00      	nop
 8015a9a:	370c      	adds	r7, #12
 8015a9c:	46bd      	mov	sp, r7
 8015a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aa2:	4770      	bx	lr
 8015aa4:	20000024 	.word	0x20000024
 8015aa8:	e000ed04 	.word	0xe000ed04

08015aac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015aac:	b480      	push	{r7}
 8015aae:	b083      	sub	sp, #12
 8015ab0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015ab2:	4b12      	ldr	r3, [pc, #72]	; (8015afc <vPortExitCritical+0x50>)
 8015ab4:	681b      	ldr	r3, [r3, #0]
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d10b      	bne.n	8015ad2 <vPortExitCritical+0x26>
 8015aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015abe:	b672      	cpsid	i
 8015ac0:	f383 8811 	msr	BASEPRI, r3
 8015ac4:	f3bf 8f6f 	isb	sy
 8015ac8:	f3bf 8f4f 	dsb	sy
 8015acc:	b662      	cpsie	i
 8015ace:	607b      	str	r3, [r7, #4]
 8015ad0:	e7fe      	b.n	8015ad0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8015ad2:	4b0a      	ldr	r3, [pc, #40]	; (8015afc <vPortExitCritical+0x50>)
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	3b01      	subs	r3, #1
 8015ad8:	4a08      	ldr	r2, [pc, #32]	; (8015afc <vPortExitCritical+0x50>)
 8015ada:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015adc:	4b07      	ldr	r3, [pc, #28]	; (8015afc <vPortExitCritical+0x50>)
 8015ade:	681b      	ldr	r3, [r3, #0]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d104      	bne.n	8015aee <vPortExitCritical+0x42>
 8015ae4:	2300      	movs	r3, #0
 8015ae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015ae8:	683b      	ldr	r3, [r7, #0]
 8015aea:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8015aee:	bf00      	nop
 8015af0:	370c      	adds	r7, #12
 8015af2:	46bd      	mov	sp, r7
 8015af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015af8:	4770      	bx	lr
 8015afa:	bf00      	nop
 8015afc:	20000024 	.word	0x20000024

08015b00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015b00:	f3ef 8009 	mrs	r0, PSP
 8015b04:	f3bf 8f6f 	isb	sy
 8015b08:	4b15      	ldr	r3, [pc, #84]	; (8015b60 <pxCurrentTCBConst>)
 8015b0a:	681a      	ldr	r2, [r3, #0]
 8015b0c:	f01e 0f10 	tst.w	lr, #16
 8015b10:	bf08      	it	eq
 8015b12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015b16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b1a:	6010      	str	r0, [r2, #0]
 8015b1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015b20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015b24:	b672      	cpsid	i
 8015b26:	f380 8811 	msr	BASEPRI, r0
 8015b2a:	f3bf 8f4f 	dsb	sy
 8015b2e:	f3bf 8f6f 	isb	sy
 8015b32:	b662      	cpsie	i
 8015b34:	f7ff fa06 	bl	8014f44 <vTaskSwitchContext>
 8015b38:	f04f 0000 	mov.w	r0, #0
 8015b3c:	f380 8811 	msr	BASEPRI, r0
 8015b40:	bc09      	pop	{r0, r3}
 8015b42:	6819      	ldr	r1, [r3, #0]
 8015b44:	6808      	ldr	r0, [r1, #0]
 8015b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b4a:	f01e 0f10 	tst.w	lr, #16
 8015b4e:	bf08      	it	eq
 8015b50:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015b54:	f380 8809 	msr	PSP, r0
 8015b58:	f3bf 8f6f 	isb	sy
 8015b5c:	4770      	bx	lr
 8015b5e:	bf00      	nop

08015b60 <pxCurrentTCBConst>:
 8015b60:	20000340 	.word	0x20000340
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015b64:	bf00      	nop
 8015b66:	bf00      	nop

08015b68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015b68:	b580      	push	{r7, lr}
 8015b6a:	b082      	sub	sp, #8
 8015b6c:	af00      	add	r7, sp, #0
	__asm volatile
 8015b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b72:	b672      	cpsid	i
 8015b74:	f383 8811 	msr	BASEPRI, r3
 8015b78:	f3bf 8f6f 	isb	sy
 8015b7c:	f3bf 8f4f 	dsb	sy
 8015b80:	b662      	cpsie	i
 8015b82:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015b84:	f7ff f924 	bl	8014dd0 <xTaskIncrementTick>
 8015b88:	4603      	mov	r3, r0
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d003      	beq.n	8015b96 <xPortSysTickHandler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015b8e:	4b06      	ldr	r3, [pc, #24]	; (8015ba8 <xPortSysTickHandler+0x40>)
 8015b90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015b94:	601a      	str	r2, [r3, #0]
 8015b96:	2300      	movs	r3, #0
 8015b98:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015b9a:	683b      	ldr	r3, [r7, #0]
 8015b9c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8015ba0:	bf00      	nop
 8015ba2:	3708      	adds	r7, #8
 8015ba4:	46bd      	mov	sp, r7
 8015ba6:	bd80      	pop	{r7, pc}
 8015ba8:	e000ed04 	.word	0xe000ed04

08015bac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015bac:	b480      	push	{r7}
 8015bae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015bb0:	4b0b      	ldr	r3, [pc, #44]	; (8015be0 <vPortSetupTimerInterrupt+0x34>)
 8015bb2:	2200      	movs	r2, #0
 8015bb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015bb6:	4b0b      	ldr	r3, [pc, #44]	; (8015be4 <vPortSetupTimerInterrupt+0x38>)
 8015bb8:	2200      	movs	r2, #0
 8015bba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015bbc:	4b0a      	ldr	r3, [pc, #40]	; (8015be8 <vPortSetupTimerInterrupt+0x3c>)
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	4a0a      	ldr	r2, [pc, #40]	; (8015bec <vPortSetupTimerInterrupt+0x40>)
 8015bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8015bc6:	099b      	lsrs	r3, r3, #6
 8015bc8:	4a09      	ldr	r2, [pc, #36]	; (8015bf0 <vPortSetupTimerInterrupt+0x44>)
 8015bca:	3b01      	subs	r3, #1
 8015bcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015bce:	4b04      	ldr	r3, [pc, #16]	; (8015be0 <vPortSetupTimerInterrupt+0x34>)
 8015bd0:	2207      	movs	r2, #7
 8015bd2:	601a      	str	r2, [r3, #0]
}
 8015bd4:	bf00      	nop
 8015bd6:	46bd      	mov	sp, r7
 8015bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bdc:	4770      	bx	lr
 8015bde:	bf00      	nop
 8015be0:	e000e010 	.word	0xe000e010
 8015be4:	e000e018 	.word	0xe000e018
 8015be8:	20000018 	.word	0x20000018
 8015bec:	10624dd3 	.word	0x10624dd3
 8015bf0:	e000e014 	.word	0xe000e014

08015bf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015bf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015c04 <vPortEnableVFP+0x10>
 8015bf8:	6801      	ldr	r1, [r0, #0]
 8015bfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015bfe:	6001      	str	r1, [r0, #0]
 8015c00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015c02:	bf00      	nop
 8015c04:	e000ed88 	.word	0xe000ed88

08015c08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015c08:	b480      	push	{r7}
 8015c0a:	b085      	sub	sp, #20
 8015c0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015c0e:	f3ef 8305 	mrs	r3, IPSR
 8015c12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015c14:	68fb      	ldr	r3, [r7, #12]
 8015c16:	2b0f      	cmp	r3, #15
 8015c18:	d915      	bls.n	8015c46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015c1a:	4a18      	ldr	r2, [pc, #96]	; (8015c7c <vPortValidateInterruptPriority+0x74>)
 8015c1c:	68fb      	ldr	r3, [r7, #12]
 8015c1e:	4413      	add	r3, r2
 8015c20:	781b      	ldrb	r3, [r3, #0]
 8015c22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015c24:	4b16      	ldr	r3, [pc, #88]	; (8015c80 <vPortValidateInterruptPriority+0x78>)
 8015c26:	781b      	ldrb	r3, [r3, #0]
 8015c28:	7afa      	ldrb	r2, [r7, #11]
 8015c2a:	429a      	cmp	r2, r3
 8015c2c:	d20b      	bcs.n	8015c46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8015c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c32:	b672      	cpsid	i
 8015c34:	f383 8811 	msr	BASEPRI, r3
 8015c38:	f3bf 8f6f 	isb	sy
 8015c3c:	f3bf 8f4f 	dsb	sy
 8015c40:	b662      	cpsie	i
 8015c42:	607b      	str	r3, [r7, #4]
 8015c44:	e7fe      	b.n	8015c44 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015c46:	4b0f      	ldr	r3, [pc, #60]	; (8015c84 <vPortValidateInterruptPriority+0x7c>)
 8015c48:	681b      	ldr	r3, [r3, #0]
 8015c4a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015c4e:	4b0e      	ldr	r3, [pc, #56]	; (8015c88 <vPortValidateInterruptPriority+0x80>)
 8015c50:	681b      	ldr	r3, [r3, #0]
 8015c52:	429a      	cmp	r2, r3
 8015c54:	d90b      	bls.n	8015c6e <vPortValidateInterruptPriority+0x66>
 8015c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c5a:	b672      	cpsid	i
 8015c5c:	f383 8811 	msr	BASEPRI, r3
 8015c60:	f3bf 8f6f 	isb	sy
 8015c64:	f3bf 8f4f 	dsb	sy
 8015c68:	b662      	cpsie	i
 8015c6a:	603b      	str	r3, [r7, #0]
 8015c6c:	e7fe      	b.n	8015c6c <vPortValidateInterruptPriority+0x64>
	}
 8015c6e:	bf00      	nop
 8015c70:	3714      	adds	r7, #20
 8015c72:	46bd      	mov	sp, r7
 8015c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c78:	4770      	bx	lr
 8015c7a:	bf00      	nop
 8015c7c:	e000e3f0 	.word	0xe000e3f0
 8015c80:	2000046c 	.word	0x2000046c
 8015c84:	e000ed0c 	.word	0xe000ed0c
 8015c88:	20000470 	.word	0x20000470

08015c8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8015c8c:	b580      	push	{r7, lr}
 8015c8e:	b08a      	sub	sp, #40	; 0x28
 8015c90:	af00      	add	r7, sp, #0
 8015c92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015c94:	2300      	movs	r3, #0
 8015c96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015c98:	f7fe ffee 	bl	8014c78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8015c9c:	4b5a      	ldr	r3, [pc, #360]	; (8015e08 <pvPortMalloc+0x17c>)
 8015c9e:	681b      	ldr	r3, [r3, #0]
 8015ca0:	2b00      	cmp	r3, #0
 8015ca2:	d101      	bne.n	8015ca8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015ca4:	f000 f916 	bl	8015ed4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015ca8:	4b58      	ldr	r3, [pc, #352]	; (8015e0c <pvPortMalloc+0x180>)
 8015caa:	681a      	ldr	r2, [r3, #0]
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	4013      	ands	r3, r2
 8015cb0:	2b00      	cmp	r3, #0
 8015cb2:	f040 8090 	bne.w	8015dd6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d01e      	beq.n	8015cfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8015cbc:	2208      	movs	r2, #8
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	4413      	add	r3, r2
 8015cc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015cc4:	687b      	ldr	r3, [r7, #4]
 8015cc6:	f003 0307 	and.w	r3, r3, #7
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d015      	beq.n	8015cfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	f023 0307 	bic.w	r3, r3, #7
 8015cd4:	3308      	adds	r3, #8
 8015cd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	f003 0307 	and.w	r3, r3, #7
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d00b      	beq.n	8015cfa <pvPortMalloc+0x6e>
 8015ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ce6:	b672      	cpsid	i
 8015ce8:	f383 8811 	msr	BASEPRI, r3
 8015cec:	f3bf 8f6f 	isb	sy
 8015cf0:	f3bf 8f4f 	dsb	sy
 8015cf4:	b662      	cpsie	i
 8015cf6:	617b      	str	r3, [r7, #20]
 8015cf8:	e7fe      	b.n	8015cf8 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	d06a      	beq.n	8015dd6 <pvPortMalloc+0x14a>
 8015d00:	4b43      	ldr	r3, [pc, #268]	; (8015e10 <pvPortMalloc+0x184>)
 8015d02:	681b      	ldr	r3, [r3, #0]
 8015d04:	687a      	ldr	r2, [r7, #4]
 8015d06:	429a      	cmp	r2, r3
 8015d08:	d865      	bhi.n	8015dd6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8015d0a:	4b42      	ldr	r3, [pc, #264]	; (8015e14 <pvPortMalloc+0x188>)
 8015d0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8015d0e:	4b41      	ldr	r3, [pc, #260]	; (8015e14 <pvPortMalloc+0x188>)
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015d14:	e004      	b.n	8015d20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8015d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d1c:	681b      	ldr	r3, [r3, #0]
 8015d1e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d22:	685b      	ldr	r3, [r3, #4]
 8015d24:	687a      	ldr	r2, [r7, #4]
 8015d26:	429a      	cmp	r2, r3
 8015d28:	d903      	bls.n	8015d32 <pvPortMalloc+0xa6>
 8015d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d2c:	681b      	ldr	r3, [r3, #0]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d1f1      	bne.n	8015d16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015d32:	4b35      	ldr	r3, [pc, #212]	; (8015e08 <pvPortMalloc+0x17c>)
 8015d34:	681b      	ldr	r3, [r3, #0]
 8015d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015d38:	429a      	cmp	r2, r3
 8015d3a:	d04c      	beq.n	8015dd6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015d3c:	6a3b      	ldr	r3, [r7, #32]
 8015d3e:	681b      	ldr	r3, [r3, #0]
 8015d40:	2208      	movs	r2, #8
 8015d42:	4413      	add	r3, r2
 8015d44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d48:	681a      	ldr	r2, [r3, #0]
 8015d4a:	6a3b      	ldr	r3, [r7, #32]
 8015d4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d50:	685a      	ldr	r2, [r3, #4]
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	1ad2      	subs	r2, r2, r3
 8015d56:	2308      	movs	r3, #8
 8015d58:	005b      	lsls	r3, r3, #1
 8015d5a:	429a      	cmp	r2, r3
 8015d5c:	d920      	bls.n	8015da0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	4413      	add	r3, r2
 8015d64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015d66:	69bb      	ldr	r3, [r7, #24]
 8015d68:	f003 0307 	and.w	r3, r3, #7
 8015d6c:	2b00      	cmp	r3, #0
 8015d6e:	d00b      	beq.n	8015d88 <pvPortMalloc+0xfc>
 8015d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d74:	b672      	cpsid	i
 8015d76:	f383 8811 	msr	BASEPRI, r3
 8015d7a:	f3bf 8f6f 	isb	sy
 8015d7e:	f3bf 8f4f 	dsb	sy
 8015d82:	b662      	cpsie	i
 8015d84:	613b      	str	r3, [r7, #16]
 8015d86:	e7fe      	b.n	8015d86 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d8a:	685a      	ldr	r2, [r3, #4]
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	1ad2      	subs	r2, r2, r3
 8015d90:	69bb      	ldr	r3, [r7, #24]
 8015d92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d96:	687a      	ldr	r2, [r7, #4]
 8015d98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015d9a:	69b8      	ldr	r0, [r7, #24]
 8015d9c:	f000 f8fc 	bl	8015f98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015da0:	4b1b      	ldr	r3, [pc, #108]	; (8015e10 <pvPortMalloc+0x184>)
 8015da2:	681a      	ldr	r2, [r3, #0]
 8015da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015da6:	685b      	ldr	r3, [r3, #4]
 8015da8:	1ad3      	subs	r3, r2, r3
 8015daa:	4a19      	ldr	r2, [pc, #100]	; (8015e10 <pvPortMalloc+0x184>)
 8015dac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015dae:	4b18      	ldr	r3, [pc, #96]	; (8015e10 <pvPortMalloc+0x184>)
 8015db0:	681a      	ldr	r2, [r3, #0]
 8015db2:	4b19      	ldr	r3, [pc, #100]	; (8015e18 <pvPortMalloc+0x18c>)
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	429a      	cmp	r2, r3
 8015db8:	d203      	bcs.n	8015dc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015dba:	4b15      	ldr	r3, [pc, #84]	; (8015e10 <pvPortMalloc+0x184>)
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	4a16      	ldr	r2, [pc, #88]	; (8015e18 <pvPortMalloc+0x18c>)
 8015dc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dc4:	685a      	ldr	r2, [r3, #4]
 8015dc6:	4b11      	ldr	r3, [pc, #68]	; (8015e0c <pvPortMalloc+0x180>)
 8015dc8:	681b      	ldr	r3, [r3, #0]
 8015dca:	431a      	orrs	r2, r3
 8015dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dd2:	2200      	movs	r2, #0
 8015dd4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015dd6:	f7fe ff5d 	bl	8014c94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015dda:	69fb      	ldr	r3, [r7, #28]
 8015ddc:	f003 0307 	and.w	r3, r3, #7
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d00b      	beq.n	8015dfc <pvPortMalloc+0x170>
 8015de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015de8:	b672      	cpsid	i
 8015dea:	f383 8811 	msr	BASEPRI, r3
 8015dee:	f3bf 8f6f 	isb	sy
 8015df2:	f3bf 8f4f 	dsb	sy
 8015df6:	b662      	cpsie	i
 8015df8:	60fb      	str	r3, [r7, #12]
 8015dfa:	e7fe      	b.n	8015dfa <pvPortMalloc+0x16e>
	return pvReturn;
 8015dfc:	69fb      	ldr	r3, [r7, #28]
}
 8015dfe:	4618      	mov	r0, r3
 8015e00:	3728      	adds	r7, #40	; 0x28
 8015e02:	46bd      	mov	sp, r7
 8015e04:	bd80      	pop	{r7, pc}
 8015e06:	bf00      	nop
 8015e08:	2000407c 	.word	0x2000407c
 8015e0c:	20004088 	.word	0x20004088
 8015e10:	20004080 	.word	0x20004080
 8015e14:	20004074 	.word	0x20004074
 8015e18:	20004084 	.word	0x20004084

08015e1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015e1c:	b580      	push	{r7, lr}
 8015e1e:	b086      	sub	sp, #24
 8015e20:	af00      	add	r7, sp, #0
 8015e22:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d04a      	beq.n	8015ec4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015e2e:	2308      	movs	r3, #8
 8015e30:	425b      	negs	r3, r3
 8015e32:	697a      	ldr	r2, [r7, #20]
 8015e34:	4413      	add	r3, r2
 8015e36:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015e38:	697b      	ldr	r3, [r7, #20]
 8015e3a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015e3c:	693b      	ldr	r3, [r7, #16]
 8015e3e:	685a      	ldr	r2, [r3, #4]
 8015e40:	4b22      	ldr	r3, [pc, #136]	; (8015ecc <vPortFree+0xb0>)
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	4013      	ands	r3, r2
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d10b      	bne.n	8015e62 <vPortFree+0x46>
 8015e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e4e:	b672      	cpsid	i
 8015e50:	f383 8811 	msr	BASEPRI, r3
 8015e54:	f3bf 8f6f 	isb	sy
 8015e58:	f3bf 8f4f 	dsb	sy
 8015e5c:	b662      	cpsie	i
 8015e5e:	60fb      	str	r3, [r7, #12]
 8015e60:	e7fe      	b.n	8015e60 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015e62:	693b      	ldr	r3, [r7, #16]
 8015e64:	681b      	ldr	r3, [r3, #0]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	d00b      	beq.n	8015e82 <vPortFree+0x66>
 8015e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e6e:	b672      	cpsid	i
 8015e70:	f383 8811 	msr	BASEPRI, r3
 8015e74:	f3bf 8f6f 	isb	sy
 8015e78:	f3bf 8f4f 	dsb	sy
 8015e7c:	b662      	cpsie	i
 8015e7e:	60bb      	str	r3, [r7, #8]
 8015e80:	e7fe      	b.n	8015e80 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015e82:	693b      	ldr	r3, [r7, #16]
 8015e84:	685a      	ldr	r2, [r3, #4]
 8015e86:	4b11      	ldr	r3, [pc, #68]	; (8015ecc <vPortFree+0xb0>)
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	4013      	ands	r3, r2
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	d019      	beq.n	8015ec4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015e90:	693b      	ldr	r3, [r7, #16]
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d115      	bne.n	8015ec4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015e98:	693b      	ldr	r3, [r7, #16]
 8015e9a:	685a      	ldr	r2, [r3, #4]
 8015e9c:	4b0b      	ldr	r3, [pc, #44]	; (8015ecc <vPortFree+0xb0>)
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	43db      	mvns	r3, r3
 8015ea2:	401a      	ands	r2, r3
 8015ea4:	693b      	ldr	r3, [r7, #16]
 8015ea6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015ea8:	f7fe fee6 	bl	8014c78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015eac:	693b      	ldr	r3, [r7, #16]
 8015eae:	685a      	ldr	r2, [r3, #4]
 8015eb0:	4b07      	ldr	r3, [pc, #28]	; (8015ed0 <vPortFree+0xb4>)
 8015eb2:	681b      	ldr	r3, [r3, #0]
 8015eb4:	4413      	add	r3, r2
 8015eb6:	4a06      	ldr	r2, [pc, #24]	; (8015ed0 <vPortFree+0xb4>)
 8015eb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015eba:	6938      	ldr	r0, [r7, #16]
 8015ebc:	f000 f86c 	bl	8015f98 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8015ec0:	f7fe fee8 	bl	8014c94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015ec4:	bf00      	nop
 8015ec6:	3718      	adds	r7, #24
 8015ec8:	46bd      	mov	sp, r7
 8015eca:	bd80      	pop	{r7, pc}
 8015ecc:	20004088 	.word	0x20004088
 8015ed0:	20004080 	.word	0x20004080

08015ed4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015ed4:	b480      	push	{r7}
 8015ed6:	b085      	sub	sp, #20
 8015ed8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015eda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8015ede:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8015ee0:	4b27      	ldr	r3, [pc, #156]	; (8015f80 <prvHeapInit+0xac>)
 8015ee2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	f003 0307 	and.w	r3, r3, #7
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d00c      	beq.n	8015f08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015eee:	68fb      	ldr	r3, [r7, #12]
 8015ef0:	3307      	adds	r3, #7
 8015ef2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015ef4:	68fb      	ldr	r3, [r7, #12]
 8015ef6:	f023 0307 	bic.w	r3, r3, #7
 8015efa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015efc:	68ba      	ldr	r2, [r7, #8]
 8015efe:	68fb      	ldr	r3, [r7, #12]
 8015f00:	1ad3      	subs	r3, r2, r3
 8015f02:	4a1f      	ldr	r2, [pc, #124]	; (8015f80 <prvHeapInit+0xac>)
 8015f04:	4413      	add	r3, r2
 8015f06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015f08:	68fb      	ldr	r3, [r7, #12]
 8015f0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015f0c:	4a1d      	ldr	r2, [pc, #116]	; (8015f84 <prvHeapInit+0xb0>)
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8015f12:	4b1c      	ldr	r3, [pc, #112]	; (8015f84 <prvHeapInit+0xb0>)
 8015f14:	2200      	movs	r2, #0
 8015f16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	68ba      	ldr	r2, [r7, #8]
 8015f1c:	4413      	add	r3, r2
 8015f1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8015f20:	2208      	movs	r2, #8
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	1a9b      	subs	r3, r3, r2
 8015f26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015f28:	68fb      	ldr	r3, [r7, #12]
 8015f2a:	f023 0307 	bic.w	r3, r3, #7
 8015f2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015f30:	68fb      	ldr	r3, [r7, #12]
 8015f32:	4a15      	ldr	r2, [pc, #84]	; (8015f88 <prvHeapInit+0xb4>)
 8015f34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015f36:	4b14      	ldr	r3, [pc, #80]	; (8015f88 <prvHeapInit+0xb4>)
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	2200      	movs	r2, #0
 8015f3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8015f3e:	4b12      	ldr	r3, [pc, #72]	; (8015f88 <prvHeapInit+0xb4>)
 8015f40:	681b      	ldr	r3, [r3, #0]
 8015f42:	2200      	movs	r2, #0
 8015f44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015f4a:	683b      	ldr	r3, [r7, #0]
 8015f4c:	68fa      	ldr	r2, [r7, #12]
 8015f4e:	1ad2      	subs	r2, r2, r3
 8015f50:	683b      	ldr	r3, [r7, #0]
 8015f52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015f54:	4b0c      	ldr	r3, [pc, #48]	; (8015f88 <prvHeapInit+0xb4>)
 8015f56:	681a      	ldr	r2, [r3, #0]
 8015f58:	683b      	ldr	r3, [r7, #0]
 8015f5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015f5c:	683b      	ldr	r3, [r7, #0]
 8015f5e:	685b      	ldr	r3, [r3, #4]
 8015f60:	4a0a      	ldr	r2, [pc, #40]	; (8015f8c <prvHeapInit+0xb8>)
 8015f62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015f64:	683b      	ldr	r3, [r7, #0]
 8015f66:	685b      	ldr	r3, [r3, #4]
 8015f68:	4a09      	ldr	r2, [pc, #36]	; (8015f90 <prvHeapInit+0xbc>)
 8015f6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015f6c:	4b09      	ldr	r3, [pc, #36]	; (8015f94 <prvHeapInit+0xc0>)
 8015f6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015f72:	601a      	str	r2, [r3, #0]
}
 8015f74:	bf00      	nop
 8015f76:	3714      	adds	r7, #20
 8015f78:	46bd      	mov	sp, r7
 8015f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f7e:	4770      	bx	lr
 8015f80:	20000474 	.word	0x20000474
 8015f84:	20004074 	.word	0x20004074
 8015f88:	2000407c 	.word	0x2000407c
 8015f8c:	20004084 	.word	0x20004084
 8015f90:	20004080 	.word	0x20004080
 8015f94:	20004088 	.word	0x20004088

08015f98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015f98:	b480      	push	{r7}
 8015f9a:	b085      	sub	sp, #20
 8015f9c:	af00      	add	r7, sp, #0
 8015f9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015fa0:	4b28      	ldr	r3, [pc, #160]	; (8016044 <prvInsertBlockIntoFreeList+0xac>)
 8015fa2:	60fb      	str	r3, [r7, #12]
 8015fa4:	e002      	b.n	8015fac <prvInsertBlockIntoFreeList+0x14>
 8015fa6:	68fb      	ldr	r3, [r7, #12]
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	60fb      	str	r3, [r7, #12]
 8015fac:	68fb      	ldr	r3, [r7, #12]
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	687a      	ldr	r2, [r7, #4]
 8015fb2:	429a      	cmp	r2, r3
 8015fb4:	d8f7      	bhi.n	8015fa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015fb6:	68fb      	ldr	r3, [r7, #12]
 8015fb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	685b      	ldr	r3, [r3, #4]
 8015fbe:	68ba      	ldr	r2, [r7, #8]
 8015fc0:	4413      	add	r3, r2
 8015fc2:	687a      	ldr	r2, [r7, #4]
 8015fc4:	429a      	cmp	r2, r3
 8015fc6:	d108      	bne.n	8015fda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015fc8:	68fb      	ldr	r3, [r7, #12]
 8015fca:	685a      	ldr	r2, [r3, #4]
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	685b      	ldr	r3, [r3, #4]
 8015fd0:	441a      	add	r2, r3
 8015fd2:	68fb      	ldr	r3, [r7, #12]
 8015fd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015fd6:	68fb      	ldr	r3, [r7, #12]
 8015fd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	685b      	ldr	r3, [r3, #4]
 8015fe2:	68ba      	ldr	r2, [r7, #8]
 8015fe4:	441a      	add	r2, r3
 8015fe6:	68fb      	ldr	r3, [r7, #12]
 8015fe8:	681b      	ldr	r3, [r3, #0]
 8015fea:	429a      	cmp	r2, r3
 8015fec:	d118      	bne.n	8016020 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015fee:	68fb      	ldr	r3, [r7, #12]
 8015ff0:	681a      	ldr	r2, [r3, #0]
 8015ff2:	4b15      	ldr	r3, [pc, #84]	; (8016048 <prvInsertBlockIntoFreeList+0xb0>)
 8015ff4:	681b      	ldr	r3, [r3, #0]
 8015ff6:	429a      	cmp	r2, r3
 8015ff8:	d00d      	beq.n	8016016 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	685a      	ldr	r2, [r3, #4]
 8015ffe:	68fb      	ldr	r3, [r7, #12]
 8016000:	681b      	ldr	r3, [r3, #0]
 8016002:	685b      	ldr	r3, [r3, #4]
 8016004:	441a      	add	r2, r3
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801600a:	68fb      	ldr	r3, [r7, #12]
 801600c:	681b      	ldr	r3, [r3, #0]
 801600e:	681a      	ldr	r2, [r3, #0]
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	601a      	str	r2, [r3, #0]
 8016014:	e008      	b.n	8016028 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016016:	4b0c      	ldr	r3, [pc, #48]	; (8016048 <prvInsertBlockIntoFreeList+0xb0>)
 8016018:	681a      	ldr	r2, [r3, #0]
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	601a      	str	r2, [r3, #0]
 801601e:	e003      	b.n	8016028 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016020:	68fb      	ldr	r3, [r7, #12]
 8016022:	681a      	ldr	r2, [r3, #0]
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016028:	68fa      	ldr	r2, [r7, #12]
 801602a:	687b      	ldr	r3, [r7, #4]
 801602c:	429a      	cmp	r2, r3
 801602e:	d002      	beq.n	8016036 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016030:	68fb      	ldr	r3, [r7, #12]
 8016032:	687a      	ldr	r2, [r7, #4]
 8016034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016036:	bf00      	nop
 8016038:	3714      	adds	r7, #20
 801603a:	46bd      	mov	sp, r7
 801603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016040:	4770      	bx	lr
 8016042:	bf00      	nop
 8016044:	20004074 	.word	0x20004074
 8016048:	2000407c 	.word	0x2000407c

0801604c <__errno>:
 801604c:	4b01      	ldr	r3, [pc, #4]	; (8016054 <__errno+0x8>)
 801604e:	6818      	ldr	r0, [r3, #0]
 8016050:	4770      	bx	lr
 8016052:	bf00      	nop
 8016054:	20000028 	.word	0x20000028

08016058 <__libc_init_array>:
 8016058:	b570      	push	{r4, r5, r6, lr}
 801605a:	4e0d      	ldr	r6, [pc, #52]	; (8016090 <__libc_init_array+0x38>)
 801605c:	4c0d      	ldr	r4, [pc, #52]	; (8016094 <__libc_init_array+0x3c>)
 801605e:	1ba4      	subs	r4, r4, r6
 8016060:	10a4      	asrs	r4, r4, #2
 8016062:	2500      	movs	r5, #0
 8016064:	42a5      	cmp	r5, r4
 8016066:	d109      	bne.n	801607c <__libc_init_array+0x24>
 8016068:	4e0b      	ldr	r6, [pc, #44]	; (8016098 <__libc_init_array+0x40>)
 801606a:	4c0c      	ldr	r4, [pc, #48]	; (801609c <__libc_init_array+0x44>)
 801606c:	f000 fee6 	bl	8016e3c <_init>
 8016070:	1ba4      	subs	r4, r4, r6
 8016072:	10a4      	asrs	r4, r4, #2
 8016074:	2500      	movs	r5, #0
 8016076:	42a5      	cmp	r5, r4
 8016078:	d105      	bne.n	8016086 <__libc_init_array+0x2e>
 801607a:	bd70      	pop	{r4, r5, r6, pc}
 801607c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8016080:	4798      	blx	r3
 8016082:	3501      	adds	r5, #1
 8016084:	e7ee      	b.n	8016064 <__libc_init_array+0xc>
 8016086:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801608a:	4798      	blx	r3
 801608c:	3501      	adds	r5, #1
 801608e:	e7f2      	b.n	8016076 <__libc_init_array+0x1e>
 8016090:	08020f90 	.word	0x08020f90
 8016094:	08020f90 	.word	0x08020f90
 8016098:	08020f90 	.word	0x08020f90
 801609c:	08020f94 	.word	0x08020f94

080160a0 <memcpy>:
 80160a0:	b510      	push	{r4, lr}
 80160a2:	1e43      	subs	r3, r0, #1
 80160a4:	440a      	add	r2, r1
 80160a6:	4291      	cmp	r1, r2
 80160a8:	d100      	bne.n	80160ac <memcpy+0xc>
 80160aa:	bd10      	pop	{r4, pc}
 80160ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80160b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80160b4:	e7f7      	b.n	80160a6 <memcpy+0x6>

080160b6 <memset>:
 80160b6:	4402      	add	r2, r0
 80160b8:	4603      	mov	r3, r0
 80160ba:	4293      	cmp	r3, r2
 80160bc:	d100      	bne.n	80160c0 <memset+0xa>
 80160be:	4770      	bx	lr
 80160c0:	f803 1b01 	strb.w	r1, [r3], #1
 80160c4:	e7f9      	b.n	80160ba <memset+0x4>

080160c6 <strncmp>:
 80160c6:	b510      	push	{r4, lr}
 80160c8:	b16a      	cbz	r2, 80160e6 <strncmp+0x20>
 80160ca:	3901      	subs	r1, #1
 80160cc:	1884      	adds	r4, r0, r2
 80160ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80160d2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80160d6:	4293      	cmp	r3, r2
 80160d8:	d103      	bne.n	80160e2 <strncmp+0x1c>
 80160da:	42a0      	cmp	r0, r4
 80160dc:	d001      	beq.n	80160e2 <strncmp+0x1c>
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d1f5      	bne.n	80160ce <strncmp+0x8>
 80160e2:	1a98      	subs	r0, r3, r2
 80160e4:	bd10      	pop	{r4, pc}
 80160e6:	4610      	mov	r0, r2
 80160e8:	e7fc      	b.n	80160e4 <strncmp+0x1e>

080160ea <strstr>:
 80160ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80160ec:	7803      	ldrb	r3, [r0, #0]
 80160ee:	b17b      	cbz	r3, 8016110 <strstr+0x26>
 80160f0:	4604      	mov	r4, r0
 80160f2:	7823      	ldrb	r3, [r4, #0]
 80160f4:	4620      	mov	r0, r4
 80160f6:	1c66      	adds	r6, r4, #1
 80160f8:	b17b      	cbz	r3, 801611a <strstr+0x30>
 80160fa:	1e4a      	subs	r2, r1, #1
 80160fc:	1e63      	subs	r3, r4, #1
 80160fe:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8016102:	b14d      	cbz	r5, 8016118 <strstr+0x2e>
 8016104:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8016108:	42af      	cmp	r7, r5
 801610a:	4634      	mov	r4, r6
 801610c:	d0f7      	beq.n	80160fe <strstr+0x14>
 801610e:	e7f0      	b.n	80160f2 <strstr+0x8>
 8016110:	780b      	ldrb	r3, [r1, #0]
 8016112:	2b00      	cmp	r3, #0
 8016114:	bf18      	it	ne
 8016116:	2000      	movne	r0, #0
 8016118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801611a:	4618      	mov	r0, r3
 801611c:	e7fc      	b.n	8016118 <strstr+0x2e>
	...

08016120 <pow>:
 8016120:	b570      	push	{r4, r5, r6, lr}
 8016122:	ed2d 8b0a 	vpush	{d8-d12}
 8016126:	eeb0 9b40 	vmov.f64	d9, d0
 801612a:	eeb0 8b41 	vmov.f64	d8, d1
 801612e:	4c8c      	ldr	r4, [pc, #560]	; (8016360 <pow+0x240>)
 8016130:	b08a      	sub	sp, #40	; 0x28
 8016132:	f000 f9c1 	bl	80164b8 <__ieee754_pow>
 8016136:	f994 3000 	ldrsb.w	r3, [r4]
 801613a:	eeb0 ab40 	vmov.f64	d10, d0
 801613e:	1c5a      	adds	r2, r3, #1
 8016140:	4626      	mov	r6, r4
 8016142:	d04b      	beq.n	80161dc <pow+0xbc>
 8016144:	eeb4 8b48 	vcmp.f64	d8, d8
 8016148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801614c:	d646      	bvs.n	80161dc <pow+0xbc>
 801614e:	eeb4 9b49 	vcmp.f64	d9, d9
 8016152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016156:	d719      	bvc.n	801618c <pow+0x6c>
 8016158:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801615c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016160:	d13c      	bne.n	80161dc <pow+0xbc>
 8016162:	2201      	movs	r2, #1
 8016164:	9200      	str	r2, [sp, #0]
 8016166:	497f      	ldr	r1, [pc, #508]	; (8016364 <pow+0x244>)
 8016168:	4a7f      	ldr	r2, [pc, #508]	; (8016368 <pow+0x248>)
 801616a:	9201      	str	r2, [sp, #4]
 801616c:	2000      	movs	r0, #0
 801616e:	2200      	movs	r2, #0
 8016170:	2b02      	cmp	r3, #2
 8016172:	9208      	str	r2, [sp, #32]
 8016174:	ed8d 9b02 	vstr	d9, [sp, #8]
 8016178:	ed8d 8b04 	vstr	d8, [sp, #16]
 801617c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016180:	d02a      	beq.n	80161d8 <pow+0xb8>
 8016182:	4668      	mov	r0, sp
 8016184:	f000 fd35 	bl	8016bf2 <matherr>
 8016188:	bb00      	cbnz	r0, 80161cc <pow+0xac>
 801618a:	e04e      	b.n	801622a <pow+0x10a>
 801618c:	ed9f bb72 	vldr	d11, [pc, #456]	; 8016358 <pow+0x238>
 8016190:	eeb4 9b4b 	vcmp.f64	d9, d11
 8016194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016198:	eeb0 cb4b 	vmov.f64	d12, d11
 801619c:	d14a      	bne.n	8016234 <pow+0x114>
 801619e:	eeb4 8b4b 	vcmp.f64	d8, d11
 80161a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161a6:	d11f      	bne.n	80161e8 <pow+0xc8>
 80161a8:	2201      	movs	r2, #1
 80161aa:	9200      	str	r2, [sp, #0]
 80161ac:	4a6e      	ldr	r2, [pc, #440]	; (8016368 <pow+0x248>)
 80161ae:	9201      	str	r2, [sp, #4]
 80161b0:	2200      	movs	r2, #0
 80161b2:	9208      	str	r2, [sp, #32]
 80161b4:	ed8d 9b02 	vstr	d9, [sp, #8]
 80161b8:	ed8d 8b04 	vstr	d8, [sp, #16]
 80161bc:	ed8d bb06 	vstr	d11, [sp, #24]
 80161c0:	2b00      	cmp	r3, #0
 80161c2:	d0de      	beq.n	8016182 <pow+0x62>
 80161c4:	4b67      	ldr	r3, [pc, #412]	; (8016364 <pow+0x244>)
 80161c6:	2200      	movs	r2, #0
 80161c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80161cc:	9b08      	ldr	r3, [sp, #32]
 80161ce:	b11b      	cbz	r3, 80161d8 <pow+0xb8>
 80161d0:	f7ff ff3c 	bl	801604c <__errno>
 80161d4:	9b08      	ldr	r3, [sp, #32]
 80161d6:	6003      	str	r3, [r0, #0]
 80161d8:	ed9d ab06 	vldr	d10, [sp, #24]
 80161dc:	eeb0 0b4a 	vmov.f64	d0, d10
 80161e0:	b00a      	add	sp, #40	; 0x28
 80161e2:	ecbd 8b0a 	vpop	{d8-d12}
 80161e6:	bd70      	pop	{r4, r5, r6, pc}
 80161e8:	eeb0 0b48 	vmov.f64	d0, d8
 80161ec:	f000 fcf9 	bl	8016be2 <finite>
 80161f0:	2800      	cmp	r0, #0
 80161f2:	d0f3      	beq.n	80161dc <pow+0xbc>
 80161f4:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80161f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80161fc:	d5ee      	bpl.n	80161dc <pow+0xbc>
 80161fe:	2301      	movs	r3, #1
 8016200:	9300      	str	r3, [sp, #0]
 8016202:	4b59      	ldr	r3, [pc, #356]	; (8016368 <pow+0x248>)
 8016204:	9301      	str	r3, [sp, #4]
 8016206:	2300      	movs	r3, #0
 8016208:	9308      	str	r3, [sp, #32]
 801620a:	f994 3000 	ldrsb.w	r3, [r4]
 801620e:	ed8d 9b02 	vstr	d9, [sp, #8]
 8016212:	ed8d 8b04 	vstr	d8, [sp, #16]
 8016216:	b913      	cbnz	r3, 801621e <pow+0xfe>
 8016218:	ed8d bb06 	vstr	d11, [sp, #24]
 801621c:	e7b1      	b.n	8016182 <pow+0x62>
 801621e:	4953      	ldr	r1, [pc, #332]	; (801636c <pow+0x24c>)
 8016220:	2000      	movs	r0, #0
 8016222:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016226:	2b02      	cmp	r3, #2
 8016228:	d1ab      	bne.n	8016182 <pow+0x62>
 801622a:	f7ff ff0f 	bl	801604c <__errno>
 801622e:	2321      	movs	r3, #33	; 0x21
 8016230:	6003      	str	r3, [r0, #0]
 8016232:	e7cb      	b.n	80161cc <pow+0xac>
 8016234:	f000 fcd5 	bl	8016be2 <finite>
 8016238:	4605      	mov	r5, r0
 801623a:	2800      	cmp	r0, #0
 801623c:	d164      	bne.n	8016308 <pow+0x1e8>
 801623e:	eeb0 0b49 	vmov.f64	d0, d9
 8016242:	f000 fcce 	bl	8016be2 <finite>
 8016246:	2800      	cmp	r0, #0
 8016248:	d05e      	beq.n	8016308 <pow+0x1e8>
 801624a:	eeb0 0b48 	vmov.f64	d0, d8
 801624e:	f000 fcc8 	bl	8016be2 <finite>
 8016252:	2800      	cmp	r0, #0
 8016254:	d058      	beq.n	8016308 <pow+0x1e8>
 8016256:	eeb4 ab4a 	vcmp.f64	d10, d10
 801625a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801625e:	f994 3000 	ldrsb.w	r3, [r4]
 8016262:	4a41      	ldr	r2, [pc, #260]	; (8016368 <pow+0x248>)
 8016264:	d70e      	bvc.n	8016284 <pow+0x164>
 8016266:	2101      	movs	r1, #1
 8016268:	e9cd 1200 	strd	r1, r2, [sp]
 801626c:	9508      	str	r5, [sp, #32]
 801626e:	ed8d 9b02 	vstr	d9, [sp, #8]
 8016272:	ed8d 8b04 	vstr	d8, [sp, #16]
 8016276:	2b00      	cmp	r3, #0
 8016278:	d0ce      	beq.n	8016218 <pow+0xf8>
 801627a:	ee8b 7b0b 	vdiv.f64	d7, d11, d11
 801627e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016282:	e7d0      	b.n	8016226 <pow+0x106>
 8016284:	2103      	movs	r1, #3
 8016286:	ed8d 8b04 	vstr	d8, [sp, #16]
 801628a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801628e:	ee28 8b07 	vmul.f64	d8, d8, d7
 8016292:	e9cd 1200 	strd	r1, r2, [sp]
 8016296:	9508      	str	r5, [sp, #32]
 8016298:	ed8d 9b02 	vstr	d9, [sp, #8]
 801629c:	b9fb      	cbnz	r3, 80162de <pow+0x1be>
 801629e:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 80162a2:	4b33      	ldr	r3, [pc, #204]	; (8016370 <pow+0x250>)
 80162a4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80162a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80162b0:	d54b      	bpl.n	801634a <pow+0x22a>
 80162b2:	eeb0 0b48 	vmov.f64	d0, d8
 80162b6:	f000 fca7 	bl	8016c08 <rint>
 80162ba:	eeb4 0b48 	vcmp.f64	d0, d8
 80162be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162c2:	d004      	beq.n	80162ce <pow+0x1ae>
 80162c4:	4b2b      	ldr	r3, [pc, #172]	; (8016374 <pow+0x254>)
 80162c6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80162ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80162ce:	f996 3000 	ldrsb.w	r3, [r6]
 80162d2:	2b02      	cmp	r3, #2
 80162d4:	d139      	bne.n	801634a <pow+0x22a>
 80162d6:	f7ff feb9 	bl	801604c <__errno>
 80162da:	2322      	movs	r3, #34	; 0x22
 80162dc:	e7a8      	b.n	8016230 <pow+0x110>
 80162de:	4b26      	ldr	r3, [pc, #152]	; (8016378 <pow+0x258>)
 80162e0:	eeb5 9bc0 	vcmpe.f64	d9, #0.0
 80162e4:	2200      	movs	r2, #0
 80162e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80162ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80162ee:	d5ee      	bpl.n	80162ce <pow+0x1ae>
 80162f0:	eeb0 0b48 	vmov.f64	d0, d8
 80162f4:	f000 fc88 	bl	8016c08 <rint>
 80162f8:	eeb4 0b48 	vcmp.f64	d0, d8
 80162fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016300:	d0e5      	beq.n	80162ce <pow+0x1ae>
 8016302:	2200      	movs	r2, #0
 8016304:	4b19      	ldr	r3, [pc, #100]	; (801636c <pow+0x24c>)
 8016306:	e7e0      	b.n	80162ca <pow+0x1aa>
 8016308:	eeb5 ab40 	vcmp.f64	d10, #0.0
 801630c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016310:	f47f af64 	bne.w	80161dc <pow+0xbc>
 8016314:	eeb0 0b49 	vmov.f64	d0, d9
 8016318:	f000 fc63 	bl	8016be2 <finite>
 801631c:	2800      	cmp	r0, #0
 801631e:	f43f af5d 	beq.w	80161dc <pow+0xbc>
 8016322:	eeb0 0b48 	vmov.f64	d0, d8
 8016326:	f000 fc5c 	bl	8016be2 <finite>
 801632a:	2800      	cmp	r0, #0
 801632c:	f43f af56 	beq.w	80161dc <pow+0xbc>
 8016330:	2304      	movs	r3, #4
 8016332:	9300      	str	r3, [sp, #0]
 8016334:	4b0c      	ldr	r3, [pc, #48]	; (8016368 <pow+0x248>)
 8016336:	9301      	str	r3, [sp, #4]
 8016338:	2300      	movs	r3, #0
 801633a:	9308      	str	r3, [sp, #32]
 801633c:	ed8d 9b02 	vstr	d9, [sp, #8]
 8016340:	ed8d 8b04 	vstr	d8, [sp, #16]
 8016344:	ed8d cb06 	vstr	d12, [sp, #24]
 8016348:	e7c1      	b.n	80162ce <pow+0x1ae>
 801634a:	4668      	mov	r0, sp
 801634c:	f000 fc51 	bl	8016bf2 <matherr>
 8016350:	2800      	cmp	r0, #0
 8016352:	f47f af3b 	bne.w	80161cc <pow+0xac>
 8016356:	e7be      	b.n	80162d6 <pow+0x1b6>
	...
 8016360:	2000008c 	.word	0x2000008c
 8016364:	3ff00000 	.word	0x3ff00000
 8016368:	08020f38 	.word	0x08020f38
 801636c:	fff00000 	.word	0xfff00000
 8016370:	47efffff 	.word	0x47efffff
 8016374:	c7efffff 	.word	0xc7efffff
 8016378:	7ff00000 	.word	0x7ff00000
 801637c:	00000000 	.word	0x00000000

08016380 <sqrt>:
 8016380:	b500      	push	{lr}
 8016382:	ed2d 8b02 	vpush	{d8}
 8016386:	eeb0 8b40 	vmov.f64	d8, d0
 801638a:	b08b      	sub	sp, #44	; 0x2c
 801638c:	f000 fc1a 	bl	8016bc4 <__ieee754_sqrt>
 8016390:	4b1f      	ldr	r3, [pc, #124]	; (8016410 <sqrt+0x90>)
 8016392:	f993 3000 	ldrsb.w	r3, [r3]
 8016396:	1c5a      	adds	r2, r3, #1
 8016398:	d024      	beq.n	80163e4 <sqrt+0x64>
 801639a:	eeb4 8b48 	vcmp.f64	d8, d8
 801639e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163a2:	d61f      	bvs.n	80163e4 <sqrt+0x64>
 80163a4:	ed9f 7b18 	vldr	d7, [pc, #96]	; 8016408 <sqrt+0x88>
 80163a8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80163ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163b0:	d518      	bpl.n	80163e4 <sqrt+0x64>
 80163b2:	2201      	movs	r2, #1
 80163b4:	9200      	str	r2, [sp, #0]
 80163b6:	4a17      	ldr	r2, [pc, #92]	; (8016414 <sqrt+0x94>)
 80163b8:	9201      	str	r2, [sp, #4]
 80163ba:	2200      	movs	r2, #0
 80163bc:	9208      	str	r2, [sp, #32]
 80163be:	ed8d 8b04 	vstr	d8, [sp, #16]
 80163c2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80163c6:	b993      	cbnz	r3, 80163ee <sqrt+0x6e>
 80163c8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80163cc:	4668      	mov	r0, sp
 80163ce:	f000 fc10 	bl	8016bf2 <matherr>
 80163d2:	b190      	cbz	r0, 80163fa <sqrt+0x7a>
 80163d4:	9b08      	ldr	r3, [sp, #32]
 80163d6:	b11b      	cbz	r3, 80163e0 <sqrt+0x60>
 80163d8:	f7ff fe38 	bl	801604c <__errno>
 80163dc:	9b08      	ldr	r3, [sp, #32]
 80163de:	6003      	str	r3, [r0, #0]
 80163e0:	ed9d 0b06 	vldr	d0, [sp, #24]
 80163e4:	b00b      	add	sp, #44	; 0x2c
 80163e6:	ecbd 8b02 	vpop	{d8}
 80163ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80163ee:	2b02      	cmp	r3, #2
 80163f0:	ee87 6b07 	vdiv.f64	d6, d7, d7
 80163f4:	ed8d 6b06 	vstr	d6, [sp, #24]
 80163f8:	d1e8      	bne.n	80163cc <sqrt+0x4c>
 80163fa:	f7ff fe27 	bl	801604c <__errno>
 80163fe:	2321      	movs	r3, #33	; 0x21
 8016400:	6003      	str	r3, [r0, #0]
 8016402:	e7e7      	b.n	80163d4 <sqrt+0x54>
 8016404:	f3af 8000 	nop.w
	...
 8016410:	2000008c 	.word	0x2000008c
 8016414:	08020f3c 	.word	0x08020f3c

08016418 <sqrtf>:
 8016418:	b500      	push	{lr}
 801641a:	ed2d 8b02 	vpush	{d8}
 801641e:	b08b      	sub	sp, #44	; 0x2c
 8016420:	eeb0 8a40 	vmov.f32	s16, s0
 8016424:	f000 fbd1 	bl	8016bca <__ieee754_sqrtf>
 8016428:	4b21      	ldr	r3, [pc, #132]	; (80164b0 <sqrtf+0x98>)
 801642a:	f993 3000 	ldrsb.w	r3, [r3]
 801642e:	1c5a      	adds	r2, r3, #1
 8016430:	d028      	beq.n	8016484 <sqrtf+0x6c>
 8016432:	eeb4 8a48 	vcmp.f32	s16, s16
 8016436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801643a:	d623      	bvs.n	8016484 <sqrtf+0x6c>
 801643c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8016440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016444:	d51e      	bpl.n	8016484 <sqrtf+0x6c>
 8016446:	2201      	movs	r2, #1
 8016448:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 801644c:	9200      	str	r2, [sp, #0]
 801644e:	4a19      	ldr	r2, [pc, #100]	; (80164b4 <sqrtf+0x9c>)
 8016450:	9201      	str	r2, [sp, #4]
 8016452:	2200      	movs	r2, #0
 8016454:	9208      	str	r2, [sp, #32]
 8016456:	ed8d 8b04 	vstr	d8, [sp, #16]
 801645a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801645e:	ed9f 7b12 	vldr	d7, [pc, #72]	; 80164a8 <sqrtf+0x90>
 8016462:	b9a3      	cbnz	r3, 801648e <sqrtf+0x76>
 8016464:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016468:	4668      	mov	r0, sp
 801646a:	f000 fbc2 	bl	8016bf2 <matherr>
 801646e:	b1a0      	cbz	r0, 801649a <sqrtf+0x82>
 8016470:	9b08      	ldr	r3, [sp, #32]
 8016472:	b11b      	cbz	r3, 801647c <sqrtf+0x64>
 8016474:	f7ff fdea 	bl	801604c <__errno>
 8016478:	9b08      	ldr	r3, [sp, #32]
 801647a:	6003      	str	r3, [r0, #0]
 801647c:	ed9d 0b06 	vldr	d0, [sp, #24]
 8016480:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8016484:	b00b      	add	sp, #44	; 0x2c
 8016486:	ecbd 8b02 	vpop	{d8}
 801648a:	f85d fb04 	ldr.w	pc, [sp], #4
 801648e:	2b02      	cmp	r3, #2
 8016490:	ee87 6b07 	vdiv.f64	d6, d7, d7
 8016494:	ed8d 6b06 	vstr	d6, [sp, #24]
 8016498:	d1e6      	bne.n	8016468 <sqrtf+0x50>
 801649a:	f7ff fdd7 	bl	801604c <__errno>
 801649e:	2321      	movs	r3, #33	; 0x21
 80164a0:	6003      	str	r3, [r0, #0]
 80164a2:	e7e5      	b.n	8016470 <sqrtf+0x58>
 80164a4:	f3af 8000 	nop.w
	...
 80164b0:	2000008c 	.word	0x2000008c
 80164b4:	08020f41 	.word	0x08020f41

080164b8 <__ieee754_pow>:
 80164b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164bc:	ec57 6b11 	vmov	r6, r7, d1
 80164c0:	ed2d 8b02 	vpush	{d8}
 80164c4:	eeb0 8b40 	vmov.f64	d8, d0
 80164c8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80164cc:	ea58 0306 	orrs.w	r3, r8, r6
 80164d0:	b085      	sub	sp, #20
 80164d2:	46b9      	mov	r9, r7
 80164d4:	ee11 2a10 	vmov	r2, s2
 80164d8:	f000 8306 	beq.w	8016ae8 <__ieee754_pow+0x630>
 80164dc:	ee18 aa90 	vmov	sl, s17
 80164e0:	4bb9      	ldr	r3, [pc, #740]	; (80167c8 <__ieee754_pow+0x310>)
 80164e2:	f02a 4400 	bic.w	r4, sl, #2147483648	; 0x80000000
 80164e6:	429c      	cmp	r4, r3
 80164e8:	ee10 ba10 	vmov	fp, s0
 80164ec:	dc0b      	bgt.n	8016506 <__ieee754_pow+0x4e>
 80164ee:	d105      	bne.n	80164fc <__ieee754_pow+0x44>
 80164f0:	f1bb 0f00 	cmp.w	fp, #0
 80164f4:	d107      	bne.n	8016506 <__ieee754_pow+0x4e>
 80164f6:	45a0      	cmp	r8, r4
 80164f8:	dc0d      	bgt.n	8016516 <__ieee754_pow+0x5e>
 80164fa:	e001      	b.n	8016500 <__ieee754_pow+0x48>
 80164fc:	4598      	cmp	r8, r3
 80164fe:	dc02      	bgt.n	8016506 <__ieee754_pow+0x4e>
 8016500:	4598      	cmp	r8, r3
 8016502:	d110      	bne.n	8016526 <__ieee754_pow+0x6e>
 8016504:	b17a      	cbz	r2, 8016526 <__ieee754_pow+0x6e>
 8016506:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801650a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801650e:	ea54 030b 	orrs.w	r3, r4, fp
 8016512:	f000 82e9 	beq.w	8016ae8 <__ieee754_pow+0x630>
 8016516:	48ad      	ldr	r0, [pc, #692]	; (80167cc <__ieee754_pow+0x314>)
 8016518:	b005      	add	sp, #20
 801651a:	ecbd 8b02 	vpop	{d8}
 801651e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016522:	f000 bb69 	b.w	8016bf8 <nan>
 8016526:	f1ba 0f00 	cmp.w	sl, #0
 801652a:	da4e      	bge.n	80165ca <__ieee754_pow+0x112>
 801652c:	4ba8      	ldr	r3, [pc, #672]	; (80167d0 <__ieee754_pow+0x318>)
 801652e:	4598      	cmp	r8, r3
 8016530:	dc49      	bgt.n	80165c6 <__ieee754_pow+0x10e>
 8016532:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8016536:	4598      	cmp	r8, r3
 8016538:	dd47      	ble.n	80165ca <__ieee754_pow+0x112>
 801653a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801653e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8016542:	2b14      	cmp	r3, #20
 8016544:	dd24      	ble.n	8016590 <__ieee754_pow+0xd8>
 8016546:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801654a:	fa22 f503 	lsr.w	r5, r2, r3
 801654e:	fa05 f303 	lsl.w	r3, r5, r3
 8016552:	4293      	cmp	r3, r2
 8016554:	d139      	bne.n	80165ca <__ieee754_pow+0x112>
 8016556:	f005 0501 	and.w	r5, r5, #1
 801655a:	f1c5 0502 	rsb	r5, r5, #2
 801655e:	2a00      	cmp	r2, #0
 8016560:	d15a      	bne.n	8016618 <__ieee754_pow+0x160>
 8016562:	4b99      	ldr	r3, [pc, #612]	; (80167c8 <__ieee754_pow+0x310>)
 8016564:	4598      	cmp	r8, r3
 8016566:	d122      	bne.n	80165ae <__ieee754_pow+0xf6>
 8016568:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801656c:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8016570:	ea53 030b 	orrs.w	r3, r3, fp
 8016574:	f000 82b8 	beq.w	8016ae8 <__ieee754_pow+0x630>
 8016578:	4b96      	ldr	r3, [pc, #600]	; (80167d4 <__ieee754_pow+0x31c>)
 801657a:	429c      	cmp	r4, r3
 801657c:	dd27      	ble.n	80165ce <__ieee754_pow+0x116>
 801657e:	f1b9 0f00 	cmp.w	r9, #0
 8016582:	f280 82b4 	bge.w	8016aee <__ieee754_pow+0x636>
 8016586:	ed9f 7b84 	vldr	d7, [pc, #528]	; 8016798 <__ieee754_pow+0x2e0>
 801658a:	ed8d 7b00 	vstr	d7, [sp]
 801658e:	e026      	b.n	80165de <__ieee754_pow+0x126>
 8016590:	2a00      	cmp	r2, #0
 8016592:	d140      	bne.n	8016616 <__ieee754_pow+0x15e>
 8016594:	f1c3 0314 	rsb	r3, r3, #20
 8016598:	fa48 f503 	asr.w	r5, r8, r3
 801659c:	fa05 f303 	lsl.w	r3, r5, r3
 80165a0:	4543      	cmp	r3, r8
 80165a2:	f040 82aa 	bne.w	8016afa <__ieee754_pow+0x642>
 80165a6:	f005 0501 	and.w	r5, r5, #1
 80165aa:	f1c5 0502 	rsb	r5, r5, #2
 80165ae:	4b8a      	ldr	r3, [pc, #552]	; (80167d8 <__ieee754_pow+0x320>)
 80165b0:	4598      	cmp	r8, r3
 80165b2:	d11b      	bne.n	80165ec <__ieee754_pow+0x134>
 80165b4:	f1b9 0f00 	cmp.w	r9, #0
 80165b8:	f280 829c 	bge.w	8016af4 <__ieee754_pow+0x63c>
 80165bc:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80165c0:	ee87 7b08 	vdiv.f64	d7, d7, d8
 80165c4:	e7e1      	b.n	801658a <__ieee754_pow+0xd2>
 80165c6:	2502      	movs	r5, #2
 80165c8:	e7c9      	b.n	801655e <__ieee754_pow+0xa6>
 80165ca:	2500      	movs	r5, #0
 80165cc:	e7c7      	b.n	801655e <__ieee754_pow+0xa6>
 80165ce:	f1b9 0f00 	cmp.w	r9, #0
 80165d2:	dad8      	bge.n	8016586 <__ieee754_pow+0xce>
 80165d4:	f087 4400 	eor.w	r4, r7, #2147483648	; 0x80000000
 80165d8:	4633      	mov	r3, r6
 80165da:	e9cd 3400 	strd	r3, r4, [sp]
 80165de:	ed9d 0b00 	vldr	d0, [sp]
 80165e2:	b005      	add	sp, #20
 80165e4:	ecbd 8b02 	vpop	{d8}
 80165e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165ec:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80165f0:	d102      	bne.n	80165f8 <__ieee754_pow+0x140>
 80165f2:	ee28 7b08 	vmul.f64	d7, d8, d8
 80165f6:	e7c8      	b.n	801658a <__ieee754_pow+0xd2>
 80165f8:	4b78      	ldr	r3, [pc, #480]	; (80167dc <__ieee754_pow+0x324>)
 80165fa:	4599      	cmp	r9, r3
 80165fc:	d10c      	bne.n	8016618 <__ieee754_pow+0x160>
 80165fe:	f1ba 0f00 	cmp.w	sl, #0
 8016602:	db09      	blt.n	8016618 <__ieee754_pow+0x160>
 8016604:	eeb0 0b48 	vmov.f64	d0, d8
 8016608:	b005      	add	sp, #20
 801660a:	ecbd 8b02 	vpop	{d8}
 801660e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016612:	f000 bad7 	b.w	8016bc4 <__ieee754_sqrt>
 8016616:	2500      	movs	r5, #0
 8016618:	eeb0 0b48 	vmov.f64	d0, d8
 801661c:	f000 fad8 	bl	8016bd0 <fabs>
 8016620:	ed8d 0b00 	vstr	d0, [sp]
 8016624:	f1bb 0f00 	cmp.w	fp, #0
 8016628:	d128      	bne.n	801667c <__ieee754_pow+0x1c4>
 801662a:	b124      	cbz	r4, 8016636 <__ieee754_pow+0x17e>
 801662c:	4b6a      	ldr	r3, [pc, #424]	; (80167d8 <__ieee754_pow+0x320>)
 801662e:	f02a 4240 	bic.w	r2, sl, #3221225472	; 0xc0000000
 8016632:	429a      	cmp	r2, r3
 8016634:	d122      	bne.n	801667c <__ieee754_pow+0x1c4>
 8016636:	f1b9 0f00 	cmp.w	r9, #0
 801663a:	da07      	bge.n	801664c <__ieee754_pow+0x194>
 801663c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8016640:	ed9d 6b00 	vldr	d6, [sp]
 8016644:	ee87 7b06 	vdiv.f64	d7, d7, d6
 8016648:	ed8d 7b00 	vstr	d7, [sp]
 801664c:	f1ba 0f00 	cmp.w	sl, #0
 8016650:	dac5      	bge.n	80165de <__ieee754_pow+0x126>
 8016652:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8016656:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801665a:	ea54 0305 	orrs.w	r3, r4, r5
 801665e:	d106      	bne.n	801666e <__ieee754_pow+0x1b6>
 8016660:	ed9d 7b00 	vldr	d7, [sp]
 8016664:	ee37 7b47 	vsub.f64	d7, d7, d7
 8016668:	ee87 7b07 	vdiv.f64	d7, d7, d7
 801666c:	e78d      	b.n	801658a <__ieee754_pow+0xd2>
 801666e:	2d01      	cmp	r5, #1
 8016670:	d1b5      	bne.n	80165de <__ieee754_pow+0x126>
 8016672:	ed9d 7b00 	vldr	d7, [sp]
 8016676:	eeb1 7b47 	vneg.f64	d7, d7
 801667a:	e786      	b.n	801658a <__ieee754_pow+0xd2>
 801667c:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 8016680:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016684:	ea55 030a 	orrs.w	r3, r5, sl
 8016688:	d104      	bne.n	8016694 <__ieee754_pow+0x1dc>
 801668a:	ee38 8b48 	vsub.f64	d8, d8, d8
 801668e:	ee88 7b08 	vdiv.f64	d7, d8, d8
 8016692:	e77a      	b.n	801658a <__ieee754_pow+0xd2>
 8016694:	4b52      	ldr	r3, [pc, #328]	; (80167e0 <__ieee754_pow+0x328>)
 8016696:	4598      	cmp	r8, r3
 8016698:	f340 80a8 	ble.w	80167ec <__ieee754_pow+0x334>
 801669c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80166a0:	4598      	cmp	r8, r3
 80166a2:	dd0b      	ble.n	80166bc <__ieee754_pow+0x204>
 80166a4:	4b4b      	ldr	r3, [pc, #300]	; (80167d4 <__ieee754_pow+0x31c>)
 80166a6:	429c      	cmp	r4, r3
 80166a8:	dc0e      	bgt.n	80166c8 <__ieee754_pow+0x210>
 80166aa:	f1b9 0f00 	cmp.w	r9, #0
 80166ae:	f6bf af6a 	bge.w	8016586 <__ieee754_pow+0xce>
 80166b2:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 80167a0 <__ieee754_pow+0x2e8>
 80166b6:	ee27 7b07 	vmul.f64	d7, d7, d7
 80166ba:	e766      	b.n	801658a <__ieee754_pow+0xd2>
 80166bc:	4b49      	ldr	r3, [pc, #292]	; (80167e4 <__ieee754_pow+0x32c>)
 80166be:	429c      	cmp	r4, r3
 80166c0:	ddf3      	ble.n	80166aa <__ieee754_pow+0x1f2>
 80166c2:	4b45      	ldr	r3, [pc, #276]	; (80167d8 <__ieee754_pow+0x320>)
 80166c4:	429c      	cmp	r4, r3
 80166c6:	dd03      	ble.n	80166d0 <__ieee754_pow+0x218>
 80166c8:	f1b9 0f00 	cmp.w	r9, #0
 80166cc:	dcf1      	bgt.n	80166b2 <__ieee754_pow+0x1fa>
 80166ce:	e75a      	b.n	8016586 <__ieee754_pow+0xce>
 80166d0:	ed9d 7b00 	vldr	d7, [sp]
 80166d4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80166d8:	ed9f 5b33 	vldr	d5, [pc, #204]	; 80167a8 <__ieee754_pow+0x2f0>
 80166dc:	ee37 6b46 	vsub.f64	d6, d7, d6
 80166e0:	eeb5 7b00 	vmov.f64	d7, #80	; 0x3e800000  0.250
 80166e4:	eeb1 3b46 	vneg.f64	d3, d6
 80166e8:	eea3 5b07 	vfma.f64	d5, d3, d7
 80166ec:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80166f0:	eea5 7b46 	vfms.f64	d7, d5, d6
 80166f4:	ee26 5b06 	vmul.f64	d5, d6, d6
 80166f8:	ee27 5b05 	vmul.f64	d5, d7, d5
 80166fc:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 80167b0 <__ieee754_pow+0x2f8>
 8016700:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8016704:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80167b8 <__ieee754_pow+0x300>
 8016708:	eea6 7b05 	vfma.f64	d7, d6, d5
 801670c:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80167c0 <__ieee754_pow+0x308>
 8016710:	eeb0 4b47 	vmov.f64	d4, d7
 8016714:	eea6 4b05 	vfma.f64	d4, d6, d5
 8016718:	ec53 2b14 	vmov	r2, r3, d4
 801671c:	2200      	movs	r2, #0
 801671e:	ec43 2b14 	vmov	d4, r2, r3
 8016722:	eeb0 6b44 	vmov.f64	d6, d4
 8016726:	eea3 6b05 	vfma.f64	d6, d3, d5
 801672a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801672e:	3d01      	subs	r5, #1
 8016730:	ea55 030a 	orrs.w	r3, r5, sl
 8016734:	f04f 0200 	mov.w	r2, #0
 8016738:	463b      	mov	r3, r7
 801673a:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 801673e:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8016742:	ec47 6b15 	vmov	d5, r6, r7
 8016746:	fe06 8b08 	vseleq.f64	d8, d6, d8
 801674a:	ec47 6b13 	vmov	d3, r6, r7
 801674e:	ec43 2b16 	vmov	d6, r2, r3
 8016752:	ee27 7b03 	vmul.f64	d7, d7, d3
 8016756:	ee35 5b46 	vsub.f64	d5, d5, d6
 801675a:	4b23      	ldr	r3, [pc, #140]	; (80167e8 <__ieee754_pow+0x330>)
 801675c:	eea5 7b04 	vfma.f64	d7, d5, d4
 8016760:	ee24 6b06 	vmul.f64	d6, d4, d6
 8016764:	ee37 5b06 	vadd.f64	d5, d7, d6
 8016768:	ee15 1a90 	vmov	r1, s11
 801676c:	4299      	cmp	r1, r3
 801676e:	ee15 2a10 	vmov	r2, s10
 8016772:	f340 819b 	ble.w	8016aac <__ieee754_pow+0x5f4>
 8016776:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801677a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801677e:	4313      	orrs	r3, r2
 8016780:	f000 810a 	beq.w	8016998 <__ieee754_pow+0x4e0>
 8016784:	ed9f 7b06 	vldr	d7, [pc, #24]	; 80167a0 <__ieee754_pow+0x2e8>
 8016788:	ee28 8b07 	vmul.f64	d8, d8, d7
 801678c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8016790:	e6fb      	b.n	801658a <__ieee754_pow+0xd2>
 8016792:	bf00      	nop
 8016794:	f3af 8000 	nop.w
	...
 80167a0:	8800759c 	.word	0x8800759c
 80167a4:	7e37e43c 	.word	0x7e37e43c
 80167a8:	55555555 	.word	0x55555555
 80167ac:	3fd55555 	.word	0x3fd55555
 80167b0:	652b82fe 	.word	0x652b82fe
 80167b4:	3ff71547 	.word	0x3ff71547
 80167b8:	f85ddf44 	.word	0xf85ddf44
 80167bc:	3e54ae0b 	.word	0x3e54ae0b
 80167c0:	60000000 	.word	0x60000000
 80167c4:	3ff71547 	.word	0x3ff71547
 80167c8:	7ff00000 	.word	0x7ff00000
 80167cc:	08020f46 	.word	0x08020f46
 80167d0:	433fffff 	.word	0x433fffff
 80167d4:	3fefffff 	.word	0x3fefffff
 80167d8:	3ff00000 	.word	0x3ff00000
 80167dc:	3fe00000 	.word	0x3fe00000
 80167e0:	41e00000 	.word	0x41e00000
 80167e4:	3feffffe 	.word	0x3feffffe
 80167e8:	408fffff 	.word	0x408fffff
 80167ec:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80167f0:	f280 80ce 	bge.w	8016990 <__ieee754_pow+0x4d8>
 80167f4:	ed9d 6b00 	vldr	d6, [sp]
 80167f8:	ed9f 7bc1 	vldr	d7, [pc, #772]	; 8016b00 <__ieee754_pow+0x648>
 80167fc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8016800:	ed8d 7b00 	vstr	d7, [sp]
 8016804:	9c01      	ldr	r4, [sp, #4]
 8016806:	f06f 0334 	mvn.w	r3, #52	; 0x34
 801680a:	1521      	asrs	r1, r4, #20
 801680c:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8016810:	4419      	add	r1, r3
 8016812:	4be3      	ldr	r3, [pc, #908]	; (8016ba0 <__ieee754_pow+0x6e8>)
 8016814:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8016818:	f044 507f 	orr.w	r0, r4, #1069547520	; 0x3fc00000
 801681c:	429c      	cmp	r4, r3
 801681e:	f440 1040 	orr.w	r0, r0, #3145728	; 0x300000
 8016822:	dd06      	ble.n	8016832 <__ieee754_pow+0x37a>
 8016824:	4bdf      	ldr	r3, [pc, #892]	; (8016ba4 <__ieee754_pow+0x6ec>)
 8016826:	429c      	cmp	r4, r3
 8016828:	f340 80b4 	ble.w	8016994 <__ieee754_pow+0x4dc>
 801682c:	3101      	adds	r1, #1
 801682e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8016832:	2400      	movs	r4, #0
 8016834:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016838:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 801683c:	4603      	mov	r3, r0
 801683e:	ec43 2b17 	vmov	d7, r2, r3
 8016842:	4bd9      	ldr	r3, [pc, #868]	; (8016ba8 <__ieee754_pow+0x6f0>)
 8016844:	ea4f 0cc4 	mov.w	ip, r4, lsl #3
 8016848:	4463      	add	r3, ip
 801684a:	ed93 5b00 	vldr	d5, [r3]
 801684e:	1040      	asrs	r0, r0, #1
 8016850:	ee37 2b45 	vsub.f64	d2, d7, d5
 8016854:	ee35 6b07 	vadd.f64	d6, d5, d7
 8016858:	ee84 1b06 	vdiv.f64	d1, d4, d6
 801685c:	ee22 6b01 	vmul.f64	d6, d2, d1
 8016860:	ed8d 6b00 	vstr	d6, [sp]
 8016864:	e9dd 8900 	ldrd	r8, r9, [sp]
 8016868:	f040 5000 	orr.w	r0, r0, #536870912	; 0x20000000
 801686c:	f500 2000 	add.w	r0, r0, #524288	; 0x80000
 8016870:	f04f 0800 	mov.w	r8, #0
 8016874:	eb00 4384 	add.w	r3, r0, r4, lsl #18
 8016878:	2200      	movs	r2, #0
 801687a:	ec49 8b14 	vmov	d4, r8, r9
 801687e:	ec43 2b16 	vmov	d6, r2, r3
 8016882:	eeb1 3b44 	vneg.f64	d3, d4
 8016886:	eea3 2b06 	vfma.f64	d2, d3, d6
 801688a:	ee36 6b45 	vsub.f64	d6, d6, d5
 801688e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8016892:	eea3 2b07 	vfma.f64	d2, d3, d7
 8016896:	ed9d 7b00 	vldr	d7, [sp]
 801689a:	ee22 2b01 	vmul.f64	d2, d2, d1
 801689e:	ee27 5b07 	vmul.f64	d5, d7, d7
 80168a2:	ee37 6b04 	vadd.f64	d6, d7, d4
 80168a6:	ed9f 1b98 	vldr	d1, [pc, #608]	; 8016b08 <__ieee754_pow+0x650>
 80168aa:	ee25 0b05 	vmul.f64	d0, d5, d5
 80168ae:	ee26 6b02 	vmul.f64	d6, d6, d2
 80168b2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 8016b10 <__ieee754_pow+0x658>
 80168b6:	eea5 7b01 	vfma.f64	d7, d5, d1
 80168ba:	ed9f 1b97 	vldr	d1, [pc, #604]	; 8016b18 <__ieee754_pow+0x660>
 80168be:	eea7 1b05 	vfma.f64	d1, d7, d5
 80168c2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 8016b20 <__ieee754_pow+0x668>
 80168c6:	eea1 7b05 	vfma.f64	d7, d1, d5
 80168ca:	ed9f 1b97 	vldr	d1, [pc, #604]	; 8016b28 <__ieee754_pow+0x670>
 80168ce:	eea7 1b05 	vfma.f64	d1, d7, d5
 80168d2:	ed9f 7b97 	vldr	d7, [pc, #604]	; 8016b30 <__ieee754_pow+0x678>
 80168d6:	eea1 7b05 	vfma.f64	d7, d1, d5
 80168da:	eea0 6b07 	vfma.f64	d6, d0, d7
 80168de:	eeb0 7b08 	vmov.f64	d7, #8	; 0x40400000  3.0
 80168e2:	eeb0 5b47 	vmov.f64	d5, d7
 80168e6:	eea4 5b04 	vfma.f64	d5, d4, d4
 80168ea:	ee35 5b06 	vadd.f64	d5, d5, d6
 80168ee:	ed8d 5b02 	vstr	d5, [sp, #8]
 80168f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80168f6:	ed9d 5b02 	vldr	d5, [sp, #8]
 80168fa:	ee35 7b47 	vsub.f64	d7, d5, d7
 80168fe:	eea3 7b04 	vfma.f64	d7, d3, d4
 8016902:	ee36 7b47 	vsub.f64	d7, d6, d7
 8016906:	ed9d 6b00 	vldr	d6, [sp]
 801690a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801690e:	eea2 7b05 	vfma.f64	d7, d2, d5
 8016912:	eeb0 6b47 	vmov.f64	d6, d7
 8016916:	eea4 6b05 	vfma.f64	d6, d4, d5
 801691a:	ed8d 6b00 	vstr	d6, [sp]
 801691e:	f8cd 8000 	str.w	r8, [sp]
 8016922:	ed9d 2b00 	vldr	d2, [sp]
 8016926:	eeb0 6b42 	vmov.f64	d6, d2
 801692a:	eea3 6b05 	vfma.f64	d6, d3, d5
 801692e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8016932:	ed9f 6b81 	vldr	d6, [pc, #516]	; 8016b38 <__ieee754_pow+0x680>
 8016936:	4b9d      	ldr	r3, [pc, #628]	; (8016bac <__ieee754_pow+0x6f4>)
 8016938:	ee27 7b06 	vmul.f64	d7, d7, d6
 801693c:	ed9f 6b80 	vldr	d6, [pc, #512]	; 8016b40 <__ieee754_pow+0x688>
 8016940:	4463      	add	r3, ip
 8016942:	eea2 7b06 	vfma.f64	d7, d2, d6
 8016946:	ed93 6b00 	vldr	d6, [r3]
 801694a:	4b99      	ldr	r3, [pc, #612]	; (8016bb0 <__ieee754_pow+0x6f8>)
 801694c:	ee37 6b06 	vadd.f64	d6, d7, d6
 8016950:	449c      	add	ip, r3
 8016952:	ed9c 1b00 	vldr	d1, [ip]
 8016956:	eeb0 4b46 	vmov.f64	d4, d6
 801695a:	ed9f 3b7b 	vldr	d3, [pc, #492]	; 8016b48 <__ieee754_pow+0x690>
 801695e:	ee07 1a90 	vmov	s15, r1
 8016962:	eea2 4b03 	vfma.f64	d4, d2, d3
 8016966:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801696a:	ee34 4b01 	vadd.f64	d4, d4, d1
 801696e:	ee34 5b07 	vadd.f64	d5, d4, d7
 8016972:	ed8d 5b00 	vstr	d5, [sp]
 8016976:	f8cd 8000 	str.w	r8, [sp]
 801697a:	ed9d 4b00 	vldr	d4, [sp]
 801697e:	ee34 7b47 	vsub.f64	d7, d4, d7
 8016982:	ee37 7b41 	vsub.f64	d7, d7, d1
 8016986:	eea2 7b43 	vfms.f64	d7, d2, d3
 801698a:	ee36 7b47 	vsub.f64	d7, d6, d7
 801698e:	e6ce      	b.n	801672e <__ieee754_pow+0x276>
 8016990:	2300      	movs	r3, #0
 8016992:	e73a      	b.n	801680a <__ieee754_pow+0x352>
 8016994:	2401      	movs	r4, #1
 8016996:	e74d      	b.n	8016834 <__ieee754_pow+0x37c>
 8016998:	ed9f 4b6d 	vldr	d4, [pc, #436]	; 8016b50 <__ieee754_pow+0x698>
 801699c:	ee35 5b46 	vsub.f64	d5, d5, d6
 80169a0:	ee37 4b04 	vadd.f64	d4, d7, d4
 80169a4:	eeb4 4bc5 	vcmpe.f64	d4, d5
 80169a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169ac:	f73f aeea 	bgt.w	8016784 <__ieee754_pow+0x2cc>
 80169b0:	4a80      	ldr	r2, [pc, #512]	; (8016bb4 <__ieee754_pow+0x6fc>)
 80169b2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80169b6:	4293      	cmp	r3, r2
 80169b8:	f340 808e 	ble.w	8016ad8 <__ieee754_pow+0x620>
 80169bc:	151b      	asrs	r3, r3, #20
 80169be:	f2a3 30fe 	subw	r0, r3, #1022	; 0x3fe
 80169c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80169c6:	4103      	asrs	r3, r0
 80169c8:	440b      	add	r3, r1
 80169ca:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80169ce:	487a      	ldr	r0, [pc, #488]	; (8016bb8 <__ieee754_pow+0x700>)
 80169d0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80169d4:	4110      	asrs	r0, r2
 80169d6:	ea23 0500 	bic.w	r5, r3, r0
 80169da:	f3c3 0013 	ubfx	r0, r3, #0, #20
 80169de:	2400      	movs	r4, #0
 80169e0:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 80169e4:	f1c2 0214 	rsb	r2, r2, #20
 80169e8:	ec45 4b15 	vmov	d5, r4, r5
 80169ec:	4110      	asrs	r0, r2
 80169ee:	2900      	cmp	r1, #0
 80169f0:	bfb8      	it	lt
 80169f2:	4240      	neglt	r0, r0
 80169f4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80169f8:	ee36 5b07 	vadd.f64	d5, d6, d7
 80169fc:	ec53 2b15 	vmov	r2, r3, d5
 8016a00:	2200      	movs	r2, #0
 8016a02:	ec43 2b15 	vmov	d5, r2, r3
 8016a06:	ed9f 4b54 	vldr	d4, [pc, #336]	; 8016b58 <__ieee754_pow+0x6a0>
 8016a0a:	ee35 6b46 	vsub.f64	d6, d5, d6
 8016a0e:	ee37 6b46 	vsub.f64	d6, d7, d6
 8016a12:	ed9f 7b53 	vldr	d7, [pc, #332]	; 8016b60 <__ieee754_pow+0x6a8>
 8016a16:	ee25 7b07 	vmul.f64	d7, d5, d7
 8016a1a:	eea6 7b04 	vfma.f64	d7, d6, d4
 8016a1e:	ed9f 6b52 	vldr	d6, [pc, #328]	; 8016b68 <__ieee754_pow+0x6b0>
 8016a22:	eeb0 4b47 	vmov.f64	d4, d7
 8016a26:	eea5 4b06 	vfma.f64	d4, d5, d6
 8016a2a:	eeb0 3b44 	vmov.f64	d3, d4
 8016a2e:	eea5 3b46 	vfms.f64	d3, d5, d6
 8016a32:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 8016b70 <__ieee754_pow+0x6b8>
 8016a36:	ee37 7b43 	vsub.f64	d7, d7, d3
 8016a3a:	ee24 6b04 	vmul.f64	d6, d4, d4
 8016a3e:	ed9f 3b4e 	vldr	d3, [pc, #312]	; 8016b78 <__ieee754_pow+0x6c0>
 8016a42:	eea4 7b07 	vfma.f64	d7, d4, d7
 8016a46:	eea6 3b05 	vfma.f64	d3, d6, d5
 8016a4a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 8016b80 <__ieee754_pow+0x6c8>
 8016a4e:	eea3 5b06 	vfma.f64	d5, d3, d6
 8016a52:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 8016b88 <__ieee754_pow+0x6d0>
 8016a56:	eea5 3b06 	vfma.f64	d3, d5, d6
 8016a5a:	ed9f 5b4d 	vldr	d5, [pc, #308]	; 8016b90 <__ieee754_pow+0x6d8>
 8016a5e:	eea3 5b06 	vfma.f64	d5, d3, d6
 8016a62:	eeb0 3b44 	vmov.f64	d3, d4
 8016a66:	eea5 3b46 	vfms.f64	d3, d5, d6
 8016a6a:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8016a6e:	eeb0 6b43 	vmov.f64	d6, d3
 8016a72:	ee24 3b03 	vmul.f64	d3, d4, d3
 8016a76:	ee36 5b45 	vsub.f64	d5, d6, d5
 8016a7a:	ee83 6b05 	vdiv.f64	d6, d3, d5
 8016a7e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8016a82:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8016a86:	ee37 7b44 	vsub.f64	d7, d7, d4
 8016a8a:	ee36 7b47 	vsub.f64	d7, d6, d7
 8016a8e:	ed8d 7b00 	vstr	d7, [sp]
 8016a92:	9901      	ldr	r1, [sp, #4]
 8016a94:	eb01 5100 	add.w	r1, r1, r0, lsl #20
 8016a98:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8016a9c:	da1e      	bge.n	8016adc <__ieee754_pow+0x624>
 8016a9e:	eeb0 0b47 	vmov.f64	d0, d7
 8016aa2:	f000 f93d 	bl	8016d20 <scalbn>
 8016aa6:	ee20 7b08 	vmul.f64	d7, d0, d8
 8016aaa:	e56e      	b.n	801658a <__ieee754_pow+0xd2>
 8016aac:	4b43      	ldr	r3, [pc, #268]	; (8016bbc <__ieee754_pow+0x704>)
 8016aae:	f021 4000 	bic.w	r0, r1, #2147483648	; 0x80000000
 8016ab2:	4298      	cmp	r0, r3
 8016ab4:	f77f af7c 	ble.w	80169b0 <__ieee754_pow+0x4f8>
 8016ab8:	4b41      	ldr	r3, [pc, #260]	; (8016bc0 <__ieee754_pow+0x708>)
 8016aba:	440b      	add	r3, r1
 8016abc:	4313      	orrs	r3, r2
 8016abe:	d002      	beq.n	8016ac6 <__ieee754_pow+0x60e>
 8016ac0:	ed9f 7b35 	vldr	d7, [pc, #212]	; 8016b98 <__ieee754_pow+0x6e0>
 8016ac4:	e660      	b.n	8016788 <__ieee754_pow+0x2d0>
 8016ac6:	ee35 5b46 	vsub.f64	d5, d5, d6
 8016aca:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8016ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ad2:	f6ff af6d 	blt.w	80169b0 <__ieee754_pow+0x4f8>
 8016ad6:	e7f3      	b.n	8016ac0 <__ieee754_pow+0x608>
 8016ad8:	2000      	movs	r0, #0
 8016ada:	e78d      	b.n	80169f8 <__ieee754_pow+0x540>
 8016adc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016ae0:	460b      	mov	r3, r1
 8016ae2:	ec43 2b10 	vmov	d0, r2, r3
 8016ae6:	e7de      	b.n	8016aa6 <__ieee754_pow+0x5ee>
 8016ae8:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8016aec:	e54d      	b.n	801658a <__ieee754_pow+0xd2>
 8016aee:	e9cd 6700 	strd	r6, r7, [sp]
 8016af2:	e574      	b.n	80165de <__ieee754_pow+0x126>
 8016af4:	ed8d 8b00 	vstr	d8, [sp]
 8016af8:	e571      	b.n	80165de <__ieee754_pow+0x126>
 8016afa:	4615      	mov	r5, r2
 8016afc:	e557      	b.n	80165ae <__ieee754_pow+0xf6>
 8016afe:	bf00      	nop
 8016b00:	00000000 	.word	0x00000000
 8016b04:	43400000 	.word	0x43400000
 8016b08:	4a454eef 	.word	0x4a454eef
 8016b0c:	3fca7e28 	.word	0x3fca7e28
 8016b10:	93c9db65 	.word	0x93c9db65
 8016b14:	3fcd864a 	.word	0x3fcd864a
 8016b18:	a91d4101 	.word	0xa91d4101
 8016b1c:	3fd17460 	.word	0x3fd17460
 8016b20:	518f264d 	.word	0x518f264d
 8016b24:	3fd55555 	.word	0x3fd55555
 8016b28:	db6fabff 	.word	0xdb6fabff
 8016b2c:	3fdb6db6 	.word	0x3fdb6db6
 8016b30:	33333303 	.word	0x33333303
 8016b34:	3fe33333 	.word	0x3fe33333
 8016b38:	dc3a03fd 	.word	0xdc3a03fd
 8016b3c:	3feec709 	.word	0x3feec709
 8016b40:	145b01f5 	.word	0x145b01f5
 8016b44:	be3e2fe0 	.word	0xbe3e2fe0
 8016b48:	e0000000 	.word	0xe0000000
 8016b4c:	3feec709 	.word	0x3feec709
 8016b50:	652b82fe 	.word	0x652b82fe
 8016b54:	3c971547 	.word	0x3c971547
 8016b58:	fefa39ef 	.word	0xfefa39ef
 8016b5c:	3fe62e42 	.word	0x3fe62e42
 8016b60:	0ca86c39 	.word	0x0ca86c39
 8016b64:	be205c61 	.word	0xbe205c61
 8016b68:	00000000 	.word	0x00000000
 8016b6c:	3fe62e43 	.word	0x3fe62e43
 8016b70:	72bea4d0 	.word	0x72bea4d0
 8016b74:	3e663769 	.word	0x3e663769
 8016b78:	c5d26bf1 	.word	0xc5d26bf1
 8016b7c:	bebbbd41 	.word	0xbebbbd41
 8016b80:	af25de2c 	.word	0xaf25de2c
 8016b84:	3f11566a 	.word	0x3f11566a
 8016b88:	16bebd93 	.word	0x16bebd93
 8016b8c:	bf66c16c 	.word	0xbf66c16c
 8016b90:	5555553e 	.word	0x5555553e
 8016b94:	3fc55555 	.word	0x3fc55555
 8016b98:	c2f8f359 	.word	0xc2f8f359
 8016b9c:	01a56e1f 	.word	0x01a56e1f
 8016ba0:	0003988e 	.word	0x0003988e
 8016ba4:	000bb679 	.word	0x000bb679
 8016ba8:	08020f48 	.word	0x08020f48
 8016bac:	08020f68 	.word	0x08020f68
 8016bb0:	08020f58 	.word	0x08020f58
 8016bb4:	3fe00000 	.word	0x3fe00000
 8016bb8:	000fffff 	.word	0x000fffff
 8016bbc:	4090cbff 	.word	0x4090cbff
 8016bc0:	3f6f3400 	.word	0x3f6f3400

08016bc4 <__ieee754_sqrt>:
 8016bc4:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8016bc8:	4770      	bx	lr

08016bca <__ieee754_sqrtf>:
 8016bca:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8016bce:	4770      	bx	lr

08016bd0 <fabs>:
 8016bd0:	ec51 0b10 	vmov	r0, r1, d0
 8016bd4:	ee10 2a10 	vmov	r2, s0
 8016bd8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016bdc:	ec43 2b10 	vmov	d0, r2, r3
 8016be0:	4770      	bx	lr

08016be2 <finite>:
 8016be2:	ee10 3a90 	vmov	r3, s1
 8016be6:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8016bea:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8016bee:	0fc0      	lsrs	r0, r0, #31
 8016bf0:	4770      	bx	lr

08016bf2 <matherr>:
 8016bf2:	2000      	movs	r0, #0
 8016bf4:	4770      	bx	lr
	...

08016bf8 <nan>:
 8016bf8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016c00 <nan+0x8>
 8016bfc:	4770      	bx	lr
 8016bfe:	bf00      	nop
 8016c00:	00000000 	.word	0x00000000
 8016c04:	7ff80000 	.word	0x7ff80000

08016c08 <rint>:
 8016c08:	b530      	push	{r4, r5, lr}
 8016c0a:	b085      	sub	sp, #20
 8016c0c:	ed8d 0b00 	vstr	d0, [sp]
 8016c10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016c14:	f3c3 510a 	ubfx	r1, r3, #20, #11
 8016c18:	f2a1 30ff 	subw	r0, r1, #1023	; 0x3ff
 8016c1c:	2813      	cmp	r0, #19
 8016c1e:	ea4f 74d3 	mov.w	r4, r3, lsr #31
 8016c22:	dc5a      	bgt.n	8016cda <rint+0xd2>
 8016c24:	2800      	cmp	r0, #0
 8016c26:	da2f      	bge.n	8016c88 <rint+0x80>
 8016c28:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8016c2c:	4311      	orrs	r1, r2
 8016c2e:	d027      	beq.n	8016c80 <rint+0x78>
 8016c30:	f3c3 0513 	ubfx	r5, r3, #0, #20
 8016c34:	4315      	orrs	r5, r2
 8016c36:	426a      	negs	r2, r5
 8016c38:	432a      	orrs	r2, r5
 8016c3a:	0b12      	lsrs	r2, r2, #12
 8016c3c:	0c5b      	lsrs	r3, r3, #17
 8016c3e:	045b      	lsls	r3, r3, #17
 8016c40:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8016c44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016c48:	ea42 0103 	orr.w	r1, r2, r3
 8016c4c:	4b31      	ldr	r3, [pc, #196]	; (8016d14 <rint+0x10c>)
 8016c4e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016c52:	ed93 6b00 	vldr	d6, [r3]
 8016c56:	ec41 0b17 	vmov	d7, r0, r1
 8016c5a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8016c5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016c62:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016c66:	ee37 7b46 	vsub.f64	d7, d7, d6
 8016c6a:	ed8d 7b00 	vstr	d7, [sp]
 8016c6e:	9b01      	ldr	r3, [sp, #4]
 8016c70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016c74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016c78:	ea43 71c4 	orr.w	r1, r3, r4, lsl #31
 8016c7c:	e9cd 0100 	strd	r0, r1, [sp]
 8016c80:	ed9d 0b00 	vldr	d0, [sp]
 8016c84:	b005      	add	sp, #20
 8016c86:	bd30      	pop	{r4, r5, pc}
 8016c88:	4923      	ldr	r1, [pc, #140]	; (8016d18 <rint+0x110>)
 8016c8a:	4101      	asrs	r1, r0
 8016c8c:	ea03 0501 	and.w	r5, r3, r1
 8016c90:	4315      	orrs	r5, r2
 8016c92:	d0f5      	beq.n	8016c80 <rint+0x78>
 8016c94:	0849      	lsrs	r1, r1, #1
 8016c96:	ea03 0501 	and.w	r5, r3, r1
 8016c9a:	432a      	orrs	r2, r5
 8016c9c:	d00b      	beq.n	8016cb6 <rint+0xae>
 8016c9e:	ea23 0101 	bic.w	r1, r3, r1
 8016ca2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8016ca6:	2813      	cmp	r0, #19
 8016ca8:	fa43 f300 	asr.w	r3, r3, r0
 8016cac:	bf0c      	ite	eq
 8016cae:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8016cb2:	2200      	movne	r2, #0
 8016cb4:	430b      	orrs	r3, r1
 8016cb6:	4619      	mov	r1, r3
 8016cb8:	4b16      	ldr	r3, [pc, #88]	; (8016d14 <rint+0x10c>)
 8016cba:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8016cbe:	ed94 6b00 	vldr	d6, [r4]
 8016cc2:	4610      	mov	r0, r2
 8016cc4:	ec41 0b17 	vmov	d7, r0, r1
 8016cc8:	ee36 7b07 	vadd.f64	d7, d6, d7
 8016ccc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016cd0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016cd4:	ee37 7b46 	vsub.f64	d7, d7, d6
 8016cd8:	e008      	b.n	8016cec <rint+0xe4>
 8016cda:	2833      	cmp	r0, #51	; 0x33
 8016cdc:	dd09      	ble.n	8016cf2 <rint+0xea>
 8016cde:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8016ce2:	d1cd      	bne.n	8016c80 <rint+0x78>
 8016ce4:	ed9d 7b00 	vldr	d7, [sp]
 8016ce8:	ee37 7b07 	vadd.f64	d7, d7, d7
 8016cec:	ed8d 7b00 	vstr	d7, [sp]
 8016cf0:	e7c6      	b.n	8016c80 <rint+0x78>
 8016cf2:	f2a1 4013 	subw	r0, r1, #1043	; 0x413
 8016cf6:	f04f 31ff 	mov.w	r1, #4294967295
 8016cfa:	40c1      	lsrs	r1, r0
 8016cfc:	420a      	tst	r2, r1
 8016cfe:	d0bf      	beq.n	8016c80 <rint+0x78>
 8016d00:	0849      	lsrs	r1, r1, #1
 8016d02:	420a      	tst	r2, r1
 8016d04:	bf1f      	itttt	ne
 8016d06:	ea22 0101 	bicne.w	r1, r2, r1
 8016d0a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8016d0e:	4102      	asrne	r2, r0
 8016d10:	430a      	orrne	r2, r1
 8016d12:	e7d0      	b.n	8016cb6 <rint+0xae>
 8016d14:	08020f78 	.word	0x08020f78
 8016d18:	000fffff 	.word	0x000fffff
 8016d1c:	00000000 	.word	0x00000000

08016d20 <scalbn>:
 8016d20:	b500      	push	{lr}
 8016d22:	ed2d 8b02 	vpush	{d8}
 8016d26:	b083      	sub	sp, #12
 8016d28:	ed8d 0b00 	vstr	d0, [sp]
 8016d2c:	9b01      	ldr	r3, [sp, #4]
 8016d2e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8016d32:	b9a2      	cbnz	r2, 8016d5e <scalbn+0x3e>
 8016d34:	9a00      	ldr	r2, [sp, #0]
 8016d36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016d3a:	4313      	orrs	r3, r2
 8016d3c:	d03a      	beq.n	8016db4 <scalbn+0x94>
 8016d3e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8016df8 <scalbn+0xd8>
 8016d42:	4b35      	ldr	r3, [pc, #212]	; (8016e18 <scalbn+0xf8>)
 8016d44:	ee20 7b07 	vmul.f64	d7, d0, d7
 8016d48:	4298      	cmp	r0, r3
 8016d4a:	ed8d 7b00 	vstr	d7, [sp]
 8016d4e:	da11      	bge.n	8016d74 <scalbn+0x54>
 8016d50:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 8016e00 <scalbn+0xe0>
 8016d54:	ed9d 6b00 	vldr	d6, [sp]
 8016d58:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016d5c:	e007      	b.n	8016d6e <scalbn+0x4e>
 8016d5e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8016d62:	428a      	cmp	r2, r1
 8016d64:	d10a      	bne.n	8016d7c <scalbn+0x5c>
 8016d66:	ed9d 7b00 	vldr	d7, [sp]
 8016d6a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8016d6e:	ed8d 7b00 	vstr	d7, [sp]
 8016d72:	e01f      	b.n	8016db4 <scalbn+0x94>
 8016d74:	9b01      	ldr	r3, [sp, #4]
 8016d76:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8016d7a:	3a36      	subs	r2, #54	; 0x36
 8016d7c:	4402      	add	r2, r0
 8016d7e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8016d82:	428a      	cmp	r2, r1
 8016d84:	dd0a      	ble.n	8016d9c <scalbn+0x7c>
 8016d86:	ed9f 8b20 	vldr	d8, [pc, #128]	; 8016e08 <scalbn+0xe8>
 8016d8a:	eeb0 0b48 	vmov.f64	d0, d8
 8016d8e:	ed9d 1b00 	vldr	d1, [sp]
 8016d92:	f000 f843 	bl	8016e1c <copysign>
 8016d96:	ee20 7b08 	vmul.f64	d7, d0, d8
 8016d9a:	e7e8      	b.n	8016d6e <scalbn+0x4e>
 8016d9c:	2a00      	cmp	r2, #0
 8016d9e:	dd10      	ble.n	8016dc2 <scalbn+0xa2>
 8016da0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016da4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016da8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016dac:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8016db0:	e9cd 0100 	strd	r0, r1, [sp]
 8016db4:	ed9d 0b00 	vldr	d0, [sp]
 8016db8:	b003      	add	sp, #12
 8016dba:	ecbd 8b02 	vpop	{d8}
 8016dbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8016dc2:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8016dc6:	da06      	bge.n	8016dd6 <scalbn+0xb6>
 8016dc8:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016dcc:	4298      	cmp	r0, r3
 8016dce:	dcda      	bgt.n	8016d86 <scalbn+0x66>
 8016dd0:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 8016e00 <scalbn+0xe0>
 8016dd4:	e7d9      	b.n	8016d8a <scalbn+0x6a>
 8016dd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016dda:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016dde:	3236      	adds	r2, #54	; 0x36
 8016de0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016de4:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8016de8:	ec41 0b17 	vmov	d7, r0, r1
 8016dec:	ed9f 6b08 	vldr	d6, [pc, #32]	; 8016e10 <scalbn+0xf0>
 8016df0:	e7b2      	b.n	8016d58 <scalbn+0x38>
 8016df2:	bf00      	nop
 8016df4:	f3af 8000 	nop.w
 8016df8:	00000000 	.word	0x00000000
 8016dfc:	43500000 	.word	0x43500000
 8016e00:	c2f8f359 	.word	0xc2f8f359
 8016e04:	01a56e1f 	.word	0x01a56e1f
 8016e08:	8800759c 	.word	0x8800759c
 8016e0c:	7e37e43c 	.word	0x7e37e43c
 8016e10:	00000000 	.word	0x00000000
 8016e14:	3c900000 	.word	0x3c900000
 8016e18:	ffff3cb0 	.word	0xffff3cb0

08016e1c <copysign>:
 8016e1c:	ec51 0b10 	vmov	r0, r1, d0
 8016e20:	ee11 0a90 	vmov	r0, s3
 8016e24:	ee10 2a10 	vmov	r2, s0
 8016e28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8016e2c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8016e30:	ea41 0300 	orr.w	r3, r1, r0
 8016e34:	ec43 2b10 	vmov	d0, r2, r3
 8016e38:	4770      	bx	lr
	...

08016e3c <_init>:
 8016e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e3e:	bf00      	nop
 8016e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016e42:	bc08      	pop	{r3}
 8016e44:	469e      	mov	lr, r3
 8016e46:	4770      	bx	lr

08016e48 <_fini>:
 8016e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e4a:	bf00      	nop
 8016e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016e4e:	bc08      	pop	{r3}
 8016e50:	469e      	mov	lr, r3
 8016e52:	4770      	bx	lr
