

================================================================
== Vivado HLS Report for 'max_pooling4'
================================================================
* Date:           Thu Apr  4 12:39:06 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3208|  3208|  3208|  3208|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3206|  3206|         9|          2|          1|  1600|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    647|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    228|    -|
|Register         |        0|      -|     535|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     601|   1210|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_cnn_fcmp_32dEe_U26  |lenet_cnn_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln80_fu_261_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln81_1_fu_694_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln82_1_fu_680_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln83_1_fu_667_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln88_1_fu_649_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln88_2_fu_601_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln88_fu_249_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln89_1_fu_619_p2     |     +    |      0|  0|  12|           9|           9|
    |add_ln89_2_fu_792_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln89_3_fu_801_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln89_fu_392_p2       |     +    |      0|  0|  12|           9|           9|
    |add_ln93_1_fu_730_p2     |     +    |      0|  0|  12|           8|           8|
    |add_ln93_2_fu_748_p2     |     +    |      0|  0|  12|          10|          10|
    |add_ln93_3_fu_763_p2     |     +    |      0|  0|  12|          10|          10|
    |add_ln93_fu_721_p2       |     +    |      0|  0|  12|           8|           8|
    |c_fu_355_p2              |     +    |      0|  0|  15|           1|           5|
    |h_fu_311_p2              |     +    |      0|  0|  12|           1|           3|
    |i_fu_561_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_812_p2              |     +    |      0|  0|  10|           2|           1|
    |w_fu_510_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln5_fu_965_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln81_1_fu_500_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln81_2_fu_505_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln81_3_fu_329_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln81_fu_488_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln82_1_fu_549_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln82_2_fu_555_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln82_fu_536_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln89_1_fu_913_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln89_2_fu_408_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln89_3_fu_425_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln89_4_fu_436_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln89_5_fu_293_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln89_6_fu_305_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln89_fu_907_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln92_fu_661_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln5_1_fu_953_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln5_fu_947_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln80_fu_255_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln81_fu_267_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln82_fu_299_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln83_fu_287_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln84_fu_430_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln89_1_fu_877_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln89_2_fu_889_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln89_3_fu_895_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln89_fu_871_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln92_1_fu_655_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln92_2_fu_625_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln92_fu_419_p2      |   icmp   |      0|  0|   8|           2|           1|
    |or_ln5_fu_959_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln81_1_fu_323_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln81_fu_441_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln82_1_fu_341_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln82_fu_335_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln83_1_fu_571_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln83_fu_566_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln86_fu_823_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln89_1_fu_901_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln89_fu_883_p2        |    or    |      0|  0|   2|           1|           1|
    |max_value_1_fu_919_p3    |  select  |      0|  0|  32|           1|          32|
    |max_value_fu_828_p3      |  select  |      0|  0|  32|           1|          32|
    |select_ln5_fu_971_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln81_1_fu_460_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln81_2_fu_467_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln81_3_fu_480_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln81_4_fu_493_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln81_5_fu_700_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln81_fu_445_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln82_1_fu_524_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln82_2_fu_754_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln82_3_fu_542_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln82_4_fu_686_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln82_fu_347_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln83_1_fu_589_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln83_2_fu_607_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln83_3_fu_630_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln83_4_fu_638_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln83_5_fu_673_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln83_fu_577_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln89_1_fu_361_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln89_2_fu_398_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln89_3_fu_413_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln89_fu_273_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln81_fu_317_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln82_fu_531_p2       |    xor   |      0|  0|   2|           2|           1|
    |xor_ln89_fu_281_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 647|         310|         322|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter4                     |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_140_p4                |   9|          2|    5|         10|
    |ap_phi_mux_h_0_phi_fu_164_p4                |   9|          2|    3|          6|
    |ap_phi_mux_i_0_phi_fu_211_p4                |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten117_phi_fu_129_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten24_phi_fu_175_p4   |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten63_phi_fu_152_p4   |   9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten_phi_fu_199_p4     |   9|          2|    4|          8|
    |ap_phi_mux_j_0_phi_fu_223_p4                |   9|          2|    2|          4|
    |ap_phi_mux_w_0_phi_fu_187_p4                |   9|          2|    3|          6|
    |c_0_reg_136                                 |   9|          2|    5|         10|
    |grp_fu_231_p0                               |  15|          3|   32|         96|
    |grp_fu_231_p1                               |  15|          3|   32|         96|
    |h_0_reg_160                                 |   9|          2|    3|          6|
    |i_0_reg_207                                 |   9|          2|    2|          4|
    |indvar_flatten117_reg_125                   |   9|          2|   11|         22|
    |indvar_flatten24_reg_171                    |   9|          2|    6|         12|
    |indvar_flatten63_reg_148                    |   9|          2|    8|         16|
    |indvar_flatten_reg_195                      |   9|          2|    4|          8|
    |j_0_reg_219                                 |   9|          2|    2|          4|
    |w_0_reg_183                                 |   9|          2|    3|          6|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 228|         49|  154|        375|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln80_reg_998                    |  11|   0|   11|          0|
    |add_ln88_1_reg_1111                 |   4|   0|    4|          0|
    |add_ln88_reg_989                    |   4|   0|    4|          0|
    |add_ln89_1_reg_1100                 |   9|   0|    9|          0|
    |and_ln81_3_reg_1045                 |   1|   0|    1|          0|
    |and_ln89_6_reg_1024                 |   1|   0|    1|          0|
    |and_ln92_reg_1116                   |   1|   0|    1|          0|
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |c_0_reg_136                         |   5|   0|    5|          0|
    |h_0_reg_160                         |   3|   0|    3|          0|
    |h_reg_1032                          |   3|   0|    3|          0|
    |i_0_reg_207                         |   2|   0|    2|          0|
    |icmp_ln80_reg_994                   |   1|   0|    1|          0|
    |icmp_ln81_reg_1003                  |   1|   0|    1|          0|
    |indvar_flatten117_reg_125           |  11|   0|   11|          0|
    |indvar_flatten24_reg_171            |   6|   0|    6|          0|
    |indvar_flatten63_reg_148            |   8|   0|    8|          0|
    |indvar_flatten_reg_195              |   4|   0|    4|          0|
    |input_load_reg_1162                 |  32|   0|   32|          0|
    |j_0_reg_219                         |   2|   0|    2|          0|
    |j_reg_1150                          |   2|   0|    2|          0|
    |max_value_1_reg_1169                |  32|   0|   32|          0|
    |max_value_1_reg_1169_pp0_iter3_reg  |  32|   0|   32|          0|
    |max_value_4_fu_96                   |  32|   0|   32|          0|
    |max_value_reg_1155                  |  32|   0|   32|          0|
    |or_ln81_1_reg_1038                  |   1|   0|    1|          0|
    |or_ln82_1_reg_1054                  |   1|   0|    1|          0|
    |output_addr_reg_1140                |   9|   0|    9|          0|
    |select_ln5_reg_1176                 |  32|   0|   32|          0|
    |select_ln81_2_reg_1078              |   3|   0|    3|          0|
    |select_ln81_5_reg_1130              |   8|   0|    8|          0|
    |select_ln81_reg_1073                |   3|   0|    3|          0|
    |select_ln82_2_reg_1135              |   3|   0|    3|          0|
    |select_ln82_4_reg_1125              |   6|   0|    6|          0|
    |select_ln82_reg_1059                |   2|   0|    2|          0|
    |select_ln83_1_reg_1095              |   1|   0|    1|          0|
    |select_ln83_4_reg_1106              |   2|   0|    2|          0|
    |select_ln83_5_reg_1120              |   4|   0|    4|          0|
    |select_ln83_reg_1089                |   2|   0|    2|          0|
    |select_ln89_1_reg_1066              |   5|   0|    5|          0|
    |select_ln89_reg_1012                |   3|   0|    3|          0|
    |shl_ln_reg_984                      |   3|   0|    4|          1|
    |w_0_reg_183                         |   3|   0|    3|          0|
    |w_reg_1084                          |   3|   0|    3|          0|
    |xor_ln89_reg_1017                   |   1|   0|    1|          0|
    |and_ln92_reg_1116                   |  64|  32|    1|          0|
    |icmp_ln80_reg_994                   |  64|  32|    1|          0|
    |output_addr_reg_1140                |  64|  32|    9|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 535|  96|  355|          1|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|input_r_address0   | out |   11|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_value_4 = alloca float"   --->   Operation 12 'alloca' 'max_value_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet_cnn_hls/lenet_cnn.cpp:80]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.47>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten117 = phi i11 [ 0, %0 ], [ %add_ln80, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:80]   --->   Operation 14 'phi' 'indvar_flatten117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln89_1, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 15 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i8 [ 0, %0 ], [ %select_ln81_5, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 16 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%h_0 = phi i3 [ 0, %0 ], [ %select_ln81_2, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 17 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i6 [ 0, %0 ], [ %select_ln82_4, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 18 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%w_0 = phi i3 [ 0, %0 ], [ %select_ln82_2, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 19 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln83_5, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %select_ln83_4, %hls_label_3_end ]" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %0 ], [ %j, %hls_label_3_end ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h_0, i1 false)" [lenet_cnn_hls/lenet_cnn.cpp:88]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %i_0 to i4" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 24 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln88 = add i4 %shl_ln, %zext_ln83" [lenet_cnn_hls/lenet_cnn.cpp:88]   --->   Operation 25 'add' 'add_ln88' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln80 = icmp eq i11 %indvar_flatten117, -448" [lenet_cnn_hls/lenet_cnn.cpp:80]   --->   Operation 26 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%add_ln80 = add i11 %indvar_flatten117, 1" [lenet_cnn_hls/lenet_cnn.cpp:80]   --->   Operation 27 'add' 'add_ln80' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %2, label %hls_label_3_begin" [lenet_cnn_hls/lenet_cnn.cpp:80]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln81 = icmp eq i8 %indvar_flatten63, 100" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 29 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.98ns)   --->   "%select_ln89 = select i1 %icmp_ln81, i3 0, i3 %h_0" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 30 'select' 'select_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%xor_ln89 = xor i1 %icmp_ln81, true" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 31 'xor' 'xor_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln83 = icmp eq i4 %indvar_flatten, 4" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 32 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln80)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_3)   --->   "%and_ln89_5 = and i1 %icmp_ln83, %xor_ln89" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 33 'and' 'and_ln89_5' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.42ns)   --->   "%icmp_ln82 = icmp eq i6 %indvar_flatten24, 20" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 34 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln80)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln89_6 = and i1 %icmp_ln82, %xor_ln89" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 35 'and' 'and_ln89_6' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.65ns)   --->   "%h = add i3 1, %select_ln89" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 36 'add' 'h' <Predicate = (!icmp_ln80)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_1)   --->   "%xor_ln81 = xor i1 %icmp_ln82, true" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 37 'xor' 'xor_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln81_1 = or i1 %icmp_ln81, %xor_ln81" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 38 'or' 'or_ln81_1' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln81_3 = and i1 %and_ln89_5, %or_ln81_1" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 39 'and' 'and_ln81_3' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1)   --->   "%or_ln82 = or i1 %and_ln81_3, %and_ln89_6" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 40 'or' 'or_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln82_1 = or i1 %or_ln82, %icmp_ln81" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 41 'or' 'or_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln82 = select i1 %or_ln82_1, i2 0, i2 %i_0" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 42 'select' 'select_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.02>
ST_3 : Operation 43 [1/1] (1.78ns)   --->   "%c = add i5 1, %c_0" [lenet_cnn_hls/lenet_cnn.cpp:80]   --->   Operation 43 'add' 'c' <Predicate = (!icmp_ln80 & icmp_ln81)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.21ns)   --->   "%select_ln89_1 = select i1 %icmp_ln81, i5 %c, i5 %c_0" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 44 'select' 'select_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln89_1, i3 0)" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 45 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i8 %tmp_6 to i9" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 46 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln89_1, i1 false)" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 47 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i6 %tmp_7 to i9" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 48 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89 = add i9 %zext_ln89_2, %zext_ln89_1" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 49 'add' 'add_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_1)   --->   "%select_ln89_2 = select i1 %icmp_ln81, i4 0, i4 %shl_ln" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 50 'select' 'select_ln89_2' <Predicate = (!icmp_ln80 & !and_ln89_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%trunc_ln83 = trunc i2 %i_0 to i1" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 51 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%and_ln89_2 = and i1 %trunc_ln83, %xor_ln89" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 52 'and' 'and_ln89_2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_3)   --->   "%select_ln89_3 = select i1 %icmp_ln81, i4 0, i4 %add_ln88" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 53 'select' 'select_ln89_3' <Predicate = (!icmp_ln80 & !and_ln89_6 & !and_ln81_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.95ns)   --->   "%icmp_ln92 = icmp eq i2 %i_0, 1" [lenet_cnn_hls/lenet_cnn.cpp:92]   --->   Operation 54 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_3)   --->   "%and_ln89_3 = and i1 %icmp_ln92, %xor_ln89" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 55 'and' 'and_ln89_3' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.95ns)   --->   "%icmp_ln84 = icmp eq i2 %j_0, -2" [lenet_cnn_hls/lenet_cnn.cpp:84]   --->   Operation 56 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_2)   --->   "%and_ln89_4 = and i1 %icmp_ln84, %xor_ln89" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 57 'and' 'and_ln89_4' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns)   --->   "%or_ln81 = or i1 %and_ln89_6, %icmp_ln81" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 58 'or' 'or_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.98ns)   --->   "%select_ln81 = select i1 %or_ln81, i3 0, i3 %w_0" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 59 'select' 'select_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln88_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)" [lenet_cnn_hls/lenet_cnn.cpp:88]   --->   Operation 60 'bitconcatenate' 'shl_ln88_mid1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln81_1 = select i1 %and_ln89_6, i4 %shl_ln88_mid1, i4 %select_ln89_2" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 61 'select' 'select_ln81_1' <Predicate = (!icmp_ln80)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.98ns)   --->   "%select_ln81_2 = select i1 %and_ln89_6, i3 %h, i3 %select_ln89" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 62 'select' 'select_ln81_2' <Predicate = (!icmp_ln80)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%shl_ln88_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w_0, i1 false)" [lenet_cnn_hls/lenet_cnn.cpp:88]   --->   Operation 63 'bitconcatenate' 'shl_ln88_s' <Predicate = (!icmp_ln80 & !and_ln81_3)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%select_ln81_3 = select i1 %or_ln81, i4 0, i4 %shl_ln88_s" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 64 'select' 'select_ln81_3' <Predicate = (!icmp_ln80 & !and_ln81_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%and_ln81 = and i1 %and_ln89_2, %or_ln81_1" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 65 'and' 'and_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_3)   --->   "%select_ln81_4 = select i1 %and_ln89_6, i4 %shl_ln88_mid1, i4 %select_ln89_3" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 66 'select' 'select_ln81_4' <Predicate = (!icmp_ln80 & !and_ln81_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_3)   --->   "%and_ln81_1 = and i1 %and_ln89_3, %or_ln81_1" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 67 'and' 'and_ln81_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_2)   --->   "%and_ln81_2 = and i1 %and_ln89_4, %or_ln81_1" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 68 'and' 'and_ln81_2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.65ns)   --->   "%w = add i3 1, %select_ln81" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 69 'add' 'w' <Predicate = (!icmp_ln80)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%shl_ln88_1_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)" [lenet_cnn_hls/lenet_cnn.cpp:88]   --->   Operation 70 'bitconcatenate' 'shl_ln88_1_mid1' <Predicate = (!icmp_ln80 & and_ln81_3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%select_ln82_1 = select i1 %and_ln81_3, i4 %shl_ln88_1_mid1, i4 %select_ln81_3" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 71 'select' 'select_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%xor_ln82 = xor i1 %and_ln81_3, true" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 72 'xor' 'xor_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%and_ln82 = and i1 %and_ln81, %xor_ln82" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 73 'and' 'and_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln82_3 = select i1 %and_ln81_3, i4 %select_ln81_1, i4 %select_ln81_4" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 74 'select' 'select_ln82_3' <Predicate = (!icmp_ln80)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_3)   --->   "%and_ln82_1 = and i1 %and_ln81_1, %xor_ln82" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 75 'and' 'and_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln82_2 = and i1 %and_ln81_2, %xor_ln82" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 76 'and' 'and_ln82_2' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.56ns)   --->   "%i = add i2 1, %select_ln82" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 77 'add' 'i' <Predicate = (!icmp_ln80)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%or_ln83 = or i1 %and_ln82_2, %and_ln81_3" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 78 'or' 'or_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%or_ln83_1 = or i1 %or_ln83, %or_ln81" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 79 'or' 'or_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %or_ln83_1, i2 0, i2 %j_0" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 80 'select' 'select_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%trunc_ln83_1 = trunc i2 %i to i1" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 81 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln83_1 = select i1 %and_ln82_2, i1 %trunc_ln83_1, i1 %and_ln82" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 82 'select' 'select_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i2 %i to i4" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 83 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln88_2 = add i4 %zext_ln83_1, %select_ln81_1" [lenet_cnn_hls/lenet_cnn.cpp:88]   --->   Operation 84 'add' 'add_ln88_2' <Predicate = (!icmp_ln80)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln83_2 = select i1 %and_ln82_2, i4 %add_ln88_2, i4 %select_ln82_3" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 85 'select' 'select_ln83_2' <Predicate = (!icmp_ln80)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i4 %select_ln83_2 to i9" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 86 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln89_1 = add i9 %add_ln89, %zext_ln83_2" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 87 'add' 'add_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.95ns)   --->   "%icmp_ln92_2 = icmp eq i2 %select_ln82, 0" [lenet_cnn_hls/lenet_cnn.cpp:92]   --->   Operation 88 'icmp' 'icmp_ln92_2' <Predicate = (!icmp_ln80)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln83_3 = select i1 %and_ln82_2, i1 %icmp_ln92_2, i1 %and_ln82_1" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 89 'select' 'select_ln83_3' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.99ns)   --->   "%select_ln83_4 = select i1 %and_ln82_2, i2 %i, i2 %select_ln82" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 90 'select' 'select_ln83_4' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln88_1)   --->   "%zext_ln84 = zext i2 %select_ln83 to i4" [lenet_cnn_hls/lenet_cnn.cpp:84]   --->   Operation 91 'zext' 'zext_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln88_1 = add i4 %zext_ln84, %select_ln82_1" [lenet_cnn_hls/lenet_cnn.cpp:88]   --->   Operation 92 'add' 'add_ln88_1' <Predicate = (!icmp_ln80)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.95ns)   --->   "%icmp_ln92_1 = icmp eq i2 %select_ln83, 1" [lenet_cnn_hls/lenet_cnn.cpp:92]   --->   Operation 93 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln80)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %select_ln83_3, %icmp_ln92_1" [lenet_cnn_hls/lenet_cnn.cpp:92]   --->   Operation 94 'and' 'and_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %and_ln92, label %1, label %hls_label_3_end" [lenet_cnn_hls/lenet_cnn.cpp:92]   --->   Operation 95 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln83_1 = add i4 %indvar_flatten, 1" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 96 'add' 'add_ln83_1' <Predicate = (!icmp_ln80 & !or_ln82_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.02ns)   --->   "%select_ln83_5 = select i1 %or_ln82_1, i4 1, i4 %add_ln83_1" [lenet_cnn_hls/lenet_cnn.cpp:83]   --->   Operation 97 'select' 'select_ln83_5' <Predicate = (!icmp_ln80)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln82_1 = add i6 %indvar_flatten24, 1" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 98 'add' 'add_ln82_1' <Predicate = (!icmp_ln80)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.18ns)   --->   "%select_ln82_4 = select i1 %or_ln81, i6 1, i6 %add_ln82_1" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 99 'select' 'select_ln82_4' <Predicate = (!icmp_ln80)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln81_1 = add i8 %indvar_flatten63, 1" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 100 'add' 'add_ln81_1' <Predicate = (!icmp_ln80 & !icmp_ln81)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.24ns)   --->   "%select_ln81_5 = select i1 %icmp_ln81, i8 1, i8 %add_ln81_1" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 101 'select' 'select_ln81_5' <Predicate = (!icmp_ln80)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.39>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %select_ln89_1 to i8" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 102 'zext' 'zext_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln89_1, i2 0)" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 103 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i7 %tmp_8 to i8" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 104 'zext' 'zext_ln93' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93 = add i8 %zext_ln89, %zext_ln93" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 105 'add' 'add_ln93' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %select_ln81_2 to i8" [lenet_cnn_hls/lenet_cnn.cpp:81]   --->   Operation 106 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln93_1 = add i8 %add_ln93, %zext_ln81" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 107 'add' 'add_ln93_1' <Predicate = (!icmp_ln80)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i8 %add_ln93_1 to i10" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 108 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln93_1, i2 0)" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 109 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_2 = add i10 %zext_ln93_1, %p_shl1_cast" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 110 'add' 'add_ln93_2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.98ns)   --->   "%select_ln82_2 = select i1 %and_ln81_3, i3 %w, i3 %select_ln81" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 111 'select' 'select_ln82_2' <Predicate = (!icmp_ln80)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i3 %select_ln82_2 to i10" [lenet_cnn_hls/lenet_cnn.cpp:82]   --->   Operation 112 'zext' 'zext_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln93_3 = add i10 %add_ln93_2, %zext_ln82" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 113 'add' 'add_ln93_3' <Predicate = (!icmp_ln80)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i10 %add_ln93_3 to i64" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 114 'zext' 'zext_ln93_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %zext_ln93_2" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 115 'getelementptr' 'output_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln89_1, i3 0)" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 116 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln89_1, i1 false)" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 117 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %tmp_9 to i12" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 118 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_2 = add i12 %zext_ln89_3, %p_shl_cast" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 119 'add' 'add_ln89_2' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln89_4 = zext i4 %add_ln88_1 to i12" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 120 'zext' 'zext_ln89_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln89_3 = add i12 %add_ln89_2, %zext_ln89_4" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 121 'add' 'add_ln89_3' <Predicate = (!icmp_ln80)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln89_5 = zext i12 %add_ln89_3 to i64" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 122 'zext' 'zext_ln89_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1600 x float]* %input_r, i64 0, i64 %zext_ln89_5" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 123 'getelementptr' 'input_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 124 'load' 'input_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_4 : Operation 125 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln83, 1" [lenet_cnn_hls/lenet_cnn.cpp:84]   --->   Operation 125 'add' 'j' <Predicate = (!icmp_ln80)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%max_value_4_load = load float* %max_value_4" [lenet_cnn_hls/lenet_cnn.cpp:86]   --->   Operation 126 'load' 'max_value_4_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node max_value)   --->   "%trunc_ln84 = trunc i2 %select_ln83 to i1" [lenet_cnn_hls/lenet_cnn.cpp:84]   --->   Operation 127 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node max_value)   --->   "%or_ln86 = or i1 %trunc_ln84, %select_ln83_1" [lenet_cnn_hls/lenet_cnn.cpp:86]   --->   Operation 128 'or' 'or_ln86' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%max_value = select i1 %or_ln86, float %max_value_4_load, float 0xC26D1A94A0000000" [lenet_cnn_hls/lenet_cnn.cpp:86]   --->   Operation 129 'select' 'max_value' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 130 'load' 'input_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 131 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %max_value, %input_load" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 131 'fcmp' 'tmp_3' <Predicate = (!icmp_ln80)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln89 = bitcast float %max_value to i32" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 132 'bitcast' 'bitcast_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln89, i32 23, i32 30)" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 133 'partselect' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %bitcast_ln89 to i23" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 134 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln89_1 = bitcast float %input_load to i32" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 135 'bitcast' 'bitcast_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln89_1, i32 23, i32 30)" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 136 'partselect' 'tmp_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i32 %bitcast_ln89_1 to i23" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 137 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.55ns)   --->   "%icmp_ln89 = icmp ne i8 %tmp, -1" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 138 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln80)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (2.44ns)   --->   "%icmp_ln89_1 = icmp eq i23 %trunc_ln89, 0" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 139 'icmp' 'icmp_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_1)   --->   "%or_ln89 = or i1 %icmp_ln89_1, %icmp_ln89" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 140 'or' 'or_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.55ns)   --->   "%icmp_ln89_2 = icmp ne i8 %tmp_2, -1" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 141 'icmp' 'icmp_ln89_2' <Predicate = (!icmp_ln80)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (2.44ns)   --->   "%icmp_ln89_3 = icmp eq i23 %trunc_ln89_1, 0" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 142 'icmp' 'icmp_ln89_3' <Predicate = (!icmp_ln80)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_1)   --->   "%or_ln89_1 = or i1 %icmp_ln89_3, %icmp_ln89_2" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 143 'or' 'or_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln89_1)   --->   "%and_ln89 = and i1 %or_ln89, %or_ln89_1" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 144 'and' 'and_ln89' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %max_value, %input_load" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 145 'fcmp' 'tmp_3' <Predicate = (!icmp_ln80)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln89_1 = and i1 %and_ln89, %tmp_3" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 146 'and' 'and_ln89_1' <Predicate = (!icmp_ln80)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_value_1 = select i1 %and_ln89_1, float %max_value, float %input_load" [lenet_cnn_hls/lenet_cnn.cpp:89]   --->   Operation 147 'select' 'max_value_1' <Predicate = (!icmp_ln80)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "store float %max_value_1, float* %max_value_4" [lenet_cnn_hls/lenet_cnn.cpp:92]   --->   Operation 148 'store' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 149 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %max_value_1, 0.000000e+00" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 149 'fcmp' 'tmp_5' <Predicate = (and_ln92)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln5 = bitcast float %max_value_1 to i32" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 150 'bitcast' 'bitcast_ln5' <Predicate = (and_ln92)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln5, i32 23, i32 30)" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 151 'partselect' 'tmp_4' <Predicate = (and_ln92)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %bitcast_ln5 to i23" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 152 'trunc' 'trunc_ln5' <Predicate = (and_ln92)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (1.55ns)   --->   "%icmp_ln5 = icmp ne i8 %tmp_4, -1" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 153 'icmp' 'icmp_ln5' <Predicate = (and_ln92)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (2.44ns)   --->   "%icmp_ln5_1 = icmp eq i23 %trunc_ln5, 0" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 154 'icmp' 'icmp_ln5_1' <Predicate = (and_ln92)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln5)   --->   "%or_ln5 = or i1 %icmp_ln5_1, %icmp_ln5" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 155 'or' 'or_ln5' <Predicate = (and_ln92)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %max_value_1, 0.000000e+00" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 156 'fcmp' 'tmp_5' <Predicate = (and_ln92)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln5)   --->   "%and_ln5 = and i1 %or_ln5, %tmp_5" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 157 'and' 'and_ln5' <Predicate = (and_ln92)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln5 = select i1 %and_ln5, float %max_value_1, float 0.000000e+00" [lenet_cnn_hls/lenet_cnn.cpp:5->lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 158 'select' 'select_ln5' <Predicate = (and_ln92)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 159 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [lenet_cnn_hls/lenet_cnn.cpp:84]   --->   Operation 160 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [lenet_cnn_hls/lenet_cnn.cpp:85]   --->   Operation 161 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (3.25ns)   --->   "store float %select_ln5, float* %output_addr, align 4" [lenet_cnn_hls/lenet_cnn.cpp:93]   --->   Operation 162 'store' <Predicate = (and_ln92)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [lenet_cnn_hls/lenet_cnn.cpp:94]   --->   Operation 163 'br' <Predicate = (and_ln92)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [lenet_cnn_hls/lenet_cnn.cpp:95]   --->   Operation 164 'specregionend' 'empty' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet_cnn_hls/lenet_cnn.cpp:84]   --->   Operation 165 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "ret void" [lenet_cnn_hls/lenet_cnn.cpp:100]   --->   Operation 166 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_value_4       (alloca           ) [ 001111111110]
br_ln80           (br               ) [ 011111111110]
indvar_flatten117 (phi              ) [ 001000000000]
c_0               (phi              ) [ 001100000000]
indvar_flatten63  (phi              ) [ 001100000000]
h_0               (phi              ) [ 001000000000]
indvar_flatten24  (phi              ) [ 001100000000]
w_0               (phi              ) [ 001100000000]
indvar_flatten    (phi              ) [ 001100000000]
i_0               (phi              ) [ 001100000000]
j_0               (phi              ) [ 001100000000]
shl_ln            (bitconcatenate   ) [ 000100000000]
zext_ln83         (zext             ) [ 000000000000]
add_ln88          (add              ) [ 000100000000]
icmp_ln80         (icmp             ) [ 001111111110]
add_ln80          (add              ) [ 011111111110]
br_ln80           (br               ) [ 000000000000]
icmp_ln81         (icmp             ) [ 000100000000]
select_ln89       (select           ) [ 000100000000]
xor_ln89          (xor              ) [ 000100000000]
icmp_ln83         (icmp             ) [ 000000000000]
and_ln89_5        (and              ) [ 000000000000]
icmp_ln82         (icmp             ) [ 000000000000]
and_ln89_6        (and              ) [ 000100000000]
h                 (add              ) [ 000100000000]
xor_ln81          (xor              ) [ 000000000000]
or_ln81_1         (or               ) [ 000100000000]
and_ln81_3        (and              ) [ 001110000000]
or_ln82           (or               ) [ 000000000000]
or_ln82_1         (or               ) [ 000100000000]
select_ln82       (select           ) [ 000100000000]
c                 (add              ) [ 000000000000]
select_ln89_1     (select           ) [ 011111111110]
tmp_6             (bitconcatenate   ) [ 000000000000]
zext_ln89_1       (zext             ) [ 000000000000]
tmp_7             (bitconcatenate   ) [ 000000000000]
zext_ln89_2       (zext             ) [ 000000000000]
add_ln89          (add              ) [ 000000000000]
select_ln89_2     (select           ) [ 000000000000]
trunc_ln83        (trunc            ) [ 000000000000]
and_ln89_2        (and              ) [ 000000000000]
select_ln89_3     (select           ) [ 000000000000]
icmp_ln92         (icmp             ) [ 000000000000]
and_ln89_3        (and              ) [ 000000000000]
icmp_ln84         (icmp             ) [ 000000000000]
and_ln89_4        (and              ) [ 000000000000]
or_ln81           (or               ) [ 000000000000]
select_ln81       (select           ) [ 001010000000]
shl_ln88_mid1     (bitconcatenate   ) [ 000000000000]
select_ln81_1     (select           ) [ 000000000000]
select_ln81_2     (select           ) [ 011111111110]
shl_ln88_s        (bitconcatenate   ) [ 000000000000]
select_ln81_3     (select           ) [ 000000000000]
and_ln81          (and              ) [ 000000000000]
select_ln81_4     (select           ) [ 000000000000]
and_ln81_1        (and              ) [ 000000000000]
and_ln81_2        (and              ) [ 000000000000]
w                 (add              ) [ 001010000000]
shl_ln88_1_mid1   (bitconcatenate   ) [ 000000000000]
select_ln82_1     (select           ) [ 000000000000]
xor_ln82          (xor              ) [ 000000000000]
and_ln82          (and              ) [ 000000000000]
select_ln82_3     (select           ) [ 000000000000]
and_ln82_1        (and              ) [ 000000000000]
and_ln82_2        (and              ) [ 000000000000]
i                 (add              ) [ 000000000000]
or_ln83           (or               ) [ 000000000000]
or_ln83_1         (or               ) [ 000000000000]
select_ln83       (select           ) [ 001111000000]
trunc_ln83_1      (trunc            ) [ 000000000000]
select_ln83_1     (select           ) [ 001111000000]
zext_ln83_1       (zext             ) [ 000000000000]
add_ln88_2        (add              ) [ 000000000000]
select_ln83_2     (select           ) [ 000000000000]
zext_ln83_2       (zext             ) [ 000000000000]
add_ln89_1        (add              ) [ 001010000000]
icmp_ln92_2       (icmp             ) [ 000000000000]
select_ln83_3     (select           ) [ 000000000000]
select_ln83_4     (select           ) [ 011111111110]
zext_ln84         (zext             ) [ 000000000000]
add_ln88_1        (add              ) [ 001010000000]
icmp_ln92_1       (icmp             ) [ 000000000000]
and_ln92          (and              ) [ 001111111110]
br_ln92           (br               ) [ 000000000000]
add_ln83_1        (add              ) [ 000000000000]
select_ln83_5     (select           ) [ 011111111110]
add_ln82_1        (add              ) [ 000000000000]
select_ln82_4     (select           ) [ 011111111110]
add_ln81_1        (add              ) [ 000000000000]
select_ln81_5     (select           ) [ 011111111110]
zext_ln89         (zext             ) [ 000000000000]
tmp_8             (bitconcatenate   ) [ 000000000000]
zext_ln93         (zext             ) [ 000000000000]
add_ln93          (add              ) [ 000000000000]
zext_ln81         (zext             ) [ 000000000000]
add_ln93_1        (add              ) [ 000000000000]
zext_ln93_1       (zext             ) [ 000000000000]
p_shl1_cast       (bitconcatenate   ) [ 000000000000]
add_ln93_2        (add              ) [ 000000000000]
select_ln82_2     (select           ) [ 011101111110]
zext_ln82         (zext             ) [ 000000000000]
add_ln93_3        (add              ) [ 000000000000]
zext_ln93_2       (zext             ) [ 000000000000]
output_addr       (getelementptr    ) [ 001101111110]
p_shl_cast        (bitconcatenate   ) [ 000000000000]
tmp_9             (bitconcatenate   ) [ 000000000000]
zext_ln89_3       (zext             ) [ 000000000000]
add_ln89_2        (add              ) [ 000000000000]
zext_ln89_4       (zext             ) [ 000000000000]
add_ln89_3        (add              ) [ 000000000000]
zext_ln89_5       (zext             ) [ 000000000000]
input_addr        (getelementptr    ) [ 000101000000]
j                 (add              ) [ 011101111110]
max_value_4_load  (load             ) [ 000000000000]
trunc_ln84        (trunc            ) [ 000000000000]
or_ln86           (or               ) [ 000000000000]
max_value         (select           ) [ 001000100000]
input_load        (load             ) [ 001000100000]
bitcast_ln89      (bitcast          ) [ 000000000000]
tmp               (partselect       ) [ 000000000000]
trunc_ln89        (trunc            ) [ 000000000000]
bitcast_ln89_1    (bitcast          ) [ 000000000000]
tmp_2             (partselect       ) [ 000000000000]
trunc_ln89_1      (trunc            ) [ 000000000000]
icmp_ln89         (icmp             ) [ 000000000000]
icmp_ln89_1       (icmp             ) [ 000000000000]
or_ln89           (or               ) [ 000000000000]
icmp_ln89_2       (icmp             ) [ 000000000000]
icmp_ln89_3       (icmp             ) [ 000000000000]
or_ln89_1         (or               ) [ 000000000000]
and_ln89          (and              ) [ 000000000000]
tmp_3             (fcmp             ) [ 000000000000]
and_ln89_1        (and              ) [ 000000000000]
max_value_1       (select           ) [ 001100011100]
store_ln92        (store            ) [ 000000000000]
bitcast_ln5       (bitcast          ) [ 000000000000]
tmp_4             (partselect       ) [ 000000000000]
trunc_ln5         (trunc            ) [ 000000000000]
icmp_ln5          (icmp             ) [ 000000000000]
icmp_ln5_1        (icmp             ) [ 000000000000]
or_ln5            (or               ) [ 000000000000]
tmp_5             (fcmp             ) [ 000000000000]
and_ln5           (and              ) [ 000000000000]
select_ln5        (select           ) [ 001000000010]
empty_13          (speclooptripcount) [ 000000000000]
tmp_1             (specregionbegin  ) [ 000000000000]
specpipeline_ln85 (specpipeline     ) [ 000000000000]
store_ln93        (store            ) [ 000000000000]
br_ln94           (br               ) [ 000000000000]
empty             (specregionend    ) [ 000000000000]
br_ln84           (br               ) [ 011111111110]
ret_ln100         (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="max_value_4_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_value_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln93_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="6"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/10 "/>
</bind>
</comp>

<comp id="125" class="1005" name="indvar_flatten117_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten117 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvar_flatten117_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten117/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="c_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="1"/>
<pin id="138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="5" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten63_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten63_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="8" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="h_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="h_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="3" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="indvar_flatten24_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten24 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten24_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="6" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten24/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="w_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="w_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="3" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvar_flatten_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="4" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="2" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="j_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="2" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/5 tmp_5/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shl_ln_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln83_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln88_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln80_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln80_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln81_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln89_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln89_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln83_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="and_ln89_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_5/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln82_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln89_6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_6/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="h_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln81_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln81/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln81_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81_1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="and_ln81_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81_3/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_ln82_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="or_ln82_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln82_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="0" index="2" bw="2" slack="0"/>
<pin id="351" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="c_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="1"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln89_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="0" index="1" bw="5" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="1"/>
<pin id="365" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln89_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln89_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln89_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln89_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="1"/>
<pin id="402" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_2/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln83_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="and_ln89_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="1"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_2/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln89_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="0" index="2" bw="4" slack="1"/>
<pin id="417" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_3/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln92_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="1"/>
<pin id="421" dir="0" index="1" bw="2" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="and_ln89_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="1"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_3/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln84_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln89_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="1"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_4/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln81_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="1"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln81_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="0" index="2" bw="3" slack="1"/>
<pin id="449" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln88_mid1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln88_mid1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln81_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="0" index="2" bw="4" slack="0"/>
<pin id="464" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln81_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="3" slack="1"/>
<pin id="470" dir="0" index="2" bw="3" slack="1"/>
<pin id="471" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_2/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="shl_ln88_s_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="1"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln88_s/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln81_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_3/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln81_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="1"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln81_4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_4/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln81_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81_1/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln81_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="1"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81_2/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="w_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="shl_ln88_1_mid1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln88_1_mid1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln82_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="0" index="2" bw="4" slack="0"/>
<pin id="528" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln82_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln82_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln82/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln82_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_3/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln82_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln82_1/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="and_ln82_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln82_2/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="i_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="2" slack="1"/>
<pin id="564" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln83_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln83_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_1/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln83_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="0" index="2" bw="2" slack="1"/>
<pin id="581" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln83_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83_1/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln83_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_1/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln83_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln88_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="0" index="1" bw="4" slack="0"/>
<pin id="604" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_2/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln83_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="0" index="2" bw="4" slack="0"/>
<pin id="611" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_2/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln83_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln89_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="0"/>
<pin id="621" dir="0" index="1" bw="4" slack="0"/>
<pin id="622" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln92_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="1"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_2/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln83_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_3/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln83_4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="0" index="2" bw="2" slack="1"/>
<pin id="642" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_4/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln84_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln88_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="icmp_ln92_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_1/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="and_ln92_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln92/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln83_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="1"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln83_5_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="0" index="2" bw="4" slack="0"/>
<pin id="677" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83_5/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln82_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln82_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="6" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_4/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln81_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln81_5_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="8" slack="0"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_5/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln89_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="1"/>
<pin id="709" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_8_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="0"/>
<pin id="712" dir="0" index="1" bw="5" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln93_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln93_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="7" slack="0"/>
<pin id="724" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln81_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="1"/>
<pin id="729" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln93_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln93_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_shl1_cast_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln93_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="10" slack="0"/>
<pin id="751" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_2/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="select_ln82_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="2"/>
<pin id="756" dir="0" index="1" bw="3" slack="1"/>
<pin id="757" dir="0" index="2" bw="3" slack="1"/>
<pin id="758" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_2/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln82_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="3" slack="0"/>
<pin id="761" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln93_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="0"/>
<pin id="765" dir="0" index="1" bw="3" slack="0"/>
<pin id="766" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_3/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln93_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_shl_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="12" slack="0"/>
<pin id="776" dir="0" index="1" bw="9" slack="1"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_9_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="0" index="1" bw="9" slack="1"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln89_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_3/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln89_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="0"/>
<pin id="794" dir="0" index="1" bw="12" slack="0"/>
<pin id="795" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln89_4_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="1"/>
<pin id="800" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_4/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln89_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="12" slack="0"/>
<pin id="803" dir="0" index="1" bw="4" slack="0"/>
<pin id="804" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_3/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln89_5_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_5/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="j_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="2" slack="1"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="max_value_4_load_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="4"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value_4_load/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln84_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="2"/>
<pin id="822" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln86_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="2"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="max_value_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="bitcast_ln89_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln89/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="32" slack="0"/>
<pin id="843" dir="0" index="2" bw="6" slack="0"/>
<pin id="844" dir="0" index="3" bw="6" slack="0"/>
<pin id="845" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln89_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="bitcast_ln89_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln89_1/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="0" index="2" bw="6" slack="0"/>
<pin id="861" dir="0" index="3" bw="6" slack="0"/>
<pin id="862" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="trunc_ln89_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_1/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="icmp_ln89_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln89_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="23" slack="0"/>
<pin id="879" dir="0" index="1" bw="23" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89_1/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="or_ln89_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="icmp_ln89_2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89_2/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln89_3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="23" slack="0"/>
<pin id="897" dir="0" index="1" bw="23" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89_3/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="or_ln89_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln89_1/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="and_ln89_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="and_ln89_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln89_1/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="max_value_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="1"/>
<pin id="922" dir="0" index="2" bw="32" slack="1"/>
<pin id="923" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_1/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="store_ln92_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="5"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/6 "/>
</bind>
</comp>

<comp id="930" class="1004" name="bitcast_ln5_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="3"/>
<pin id="932" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln5/9 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_4_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="0" index="2" bw="6" slack="0"/>
<pin id="937" dir="0" index="3" bw="6" slack="0"/>
<pin id="938" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="943" class="1004" name="trunc_ln5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="0"/>
<pin id="945" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/9 "/>
</bind>
</comp>

<comp id="947" class="1004" name="icmp_ln5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/9 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln5_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="23" slack="0"/>
<pin id="955" dir="0" index="1" bw="23" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5_1/9 "/>
</bind>
</comp>

<comp id="959" class="1004" name="or_ln5_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln5/9 "/>
</bind>
</comp>

<comp id="965" class="1004" name="and_ln5_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln5/9 "/>
</bind>
</comp>

<comp id="971" class="1004" name="select_ln5_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="3"/>
<pin id="974" dir="0" index="2" bw="32" slack="0"/>
<pin id="975" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/9 "/>
</bind>
</comp>

<comp id="978" class="1005" name="max_value_4_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="4"/>
<pin id="980" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="max_value_4 "/>
</bind>
</comp>

<comp id="984" class="1005" name="shl_ln_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="4" slack="1"/>
<pin id="986" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="989" class="1005" name="add_ln88_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="1"/>
<pin id="991" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="994" class="1005" name="icmp_ln80_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln80_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="11" slack="0"/>
<pin id="1000" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="icmp_ln81_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="select_ln89_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="3" slack="1"/>
<pin id="1014" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="xor_ln89_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln89 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="and_ln89_6_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln89_6 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="h_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="1"/>
<pin id="1034" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1038" class="1005" name="or_ln81_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln81_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="and_ln81_3_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln81_3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="or_ln82_1_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln82_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="select_ln82_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="2" slack="1"/>
<pin id="1061" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="select_ln89_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="1"/>
<pin id="1068" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln89_1 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="select_ln81_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="3" slack="1"/>
<pin id="1075" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="select_ln81_2_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="3" slack="1"/>
<pin id="1080" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_2 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="w_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="1"/>
<pin id="1086" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="1089" class="1005" name="select_ln83_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="2" slack="1"/>
<pin id="1091" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="select_ln83_1_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="2"/>
<pin id="1097" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln83_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="add_ln89_1_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="9" slack="1"/>
<pin id="1102" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="select_ln83_4_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="2" slack="1"/>
<pin id="1108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83_4 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln88_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="4" slack="1"/>
<pin id="1113" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln88_1 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="and_ln92_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="5"/>
<pin id="1118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln92 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="select_ln83_5_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="4" slack="1"/>
<pin id="1122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83_5 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="select_ln82_4_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="1"/>
<pin id="1127" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_4 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="select_ln81_5_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_5 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="select_ln82_2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="3" slack="1"/>
<pin id="1137" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln82_2 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="output_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="9" slack="6"/>
<pin id="1142" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="1145" class="1005" name="input_addr_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="11" slack="1"/>
<pin id="1147" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1150" class="1005" name="j_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="2" slack="1"/>
<pin id="1152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1155" class="1005" name="max_value_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="1"/>
<pin id="1157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value "/>
</bind>
</comp>

<comp id="1162" class="1005" name="input_load_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1169" class="1005" name="max_value_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="2"/>
<pin id="1171" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_value_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="select_ln5_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="114" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="164" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="211" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="237" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="129" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="129" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="152" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="164" pin="4"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="267" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="199" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="281" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="175" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="281" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="273" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="299" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="267" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="293" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="305" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="267" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="211" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="136" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="136" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="361" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="368" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="361" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="376" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="16" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="207" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="207" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="219" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="183" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="20" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="22" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="398" pin="3"/><net_sink comp="460" pin=2"/></net>

<net id="477"><net_src comp="20" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="183" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="22" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="441" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="16" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="472" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="408" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="453" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="413" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="425" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="436" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="445" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="20" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="22" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="516" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="480" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="30" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="488" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="460" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="493" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="500" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="531" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="505" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="531" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="44" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="555" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="441" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="18" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="219" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="561" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="555" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="536" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="561" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="460" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="555" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="542" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="392" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="18" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="555" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="549" pin="2"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="555" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="561" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="577" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="524" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="577" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="44" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="630" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="195" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="48" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="48" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="667" pin="2"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="171" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="50" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="441" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="50" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="680" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="148" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="52" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="52" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=2"/></net>

<net id="715"><net_src comp="54" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="18" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="720"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="707" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="734"><net_src comp="721" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="56" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="730" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="18" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="736" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="740" pin="3"/><net_sink comp="748" pin=1"/></net>

<net id="762"><net_src comp="754" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="748" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="759" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="779"><net_src comp="60" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="12" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="62" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="22" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="791"><net_src comp="781" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="774" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="805"><net_src comp="792" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="816"><net_src comp="44" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="833"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="817" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="64" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="836"><net_src comp="828" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="846"><net_src comp="66" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="837" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="68" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="70" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="853"><net_src comp="837" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="863"><net_src comp="66" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="854" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="68" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="866"><net_src comp="70" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="870"><net_src comp="854" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="840" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="72" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="850" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="74" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="871" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="857" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="72" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="867" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="74" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="889" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="883" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="907" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="231" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="929"><net_src comp="919" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="939"><net_src comp="66" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="930" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="68" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="70" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="946"><net_src comp="930" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="951"><net_src comp="933" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="72" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="943" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="74" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="953" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="947" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="231" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="976"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="76" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="981"><net_src comp="96" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="987"><net_src comp="237" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="992"><net_src comp="249" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="997"><net_src comp="255" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="261" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="1006"><net_src comp="267" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1010"><net_src comp="1003" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1011"><net_src comp="1003" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1015"><net_src comp="273" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1020"><net_src comp="281" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1027"><net_src comp="305" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1031"><net_src comp="1024" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1035"><net_src comp="311" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1041"><net_src comp="323" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1044"><net_src comp="1038" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1048"><net_src comp="329" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1052"><net_src comp="1045" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1053"><net_src comp="1045" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1057"><net_src comp="341" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1062"><net_src comp="347" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1069"><net_src comp="361" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1076"><net_src comp="445" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="1081"><net_src comp="467" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1087"><net_src comp="510" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1092"><net_src comp="577" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1098"><net_src comp="589" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1103"><net_src comp="619" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1109"><net_src comp="638" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1114"><net_src comp="649" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1119"><net_src comp="661" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="673" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="1128"><net_src comp="686" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1133"><net_src comp="700" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1138"><net_src comp="754" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1143"><net_src comp="100" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="1148"><net_src comp="107" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="1153"><net_src comp="812" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1158"><net_src comp="828" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1165"><net_src comp="114" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="1172"><net_src comp="919" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1175"><net_src comp="1169" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1179"><net_src comp="971" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: max_pooling4 : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		zext_ln83 : 1
		add_ln88 : 2
		icmp_ln80 : 1
		add_ln80 : 1
		br_ln80 : 2
		icmp_ln81 : 1
		select_ln89 : 2
		xor_ln89 : 2
		icmp_ln83 : 1
		and_ln89_5 : 2
		icmp_ln82 : 1
		and_ln89_6 : 2
		h : 3
		xor_ln81 : 2
		or_ln81_1 : 2
		and_ln81_3 : 2
		or_ln82 : 2
		or_ln82_1 : 2
		select_ln82 : 2
	State 3
		select_ln89_1 : 1
		tmp_6 : 2
		zext_ln89_1 : 3
		tmp_7 : 2
		zext_ln89_2 : 3
		add_ln89 : 4
		and_ln89_2 : 1
		and_ln89_3 : 1
		and_ln89_4 : 1
		select_ln81_1 : 1
		select_ln81_3 : 1
		and_ln81 : 1
		select_ln81_4 : 1
		and_ln81_1 : 1
		and_ln81_2 : 1
		w : 1
		shl_ln88_1_mid1 : 2
		select_ln82_1 : 3
		and_ln82 : 1
		select_ln82_3 : 2
		and_ln82_1 : 1
		and_ln82_2 : 1
		or_ln83 : 1
		or_ln83_1 : 1
		select_ln83 : 1
		trunc_ln83_1 : 1
		select_ln83_1 : 1
		zext_ln83_1 : 1
		add_ln88_2 : 2
		select_ln83_2 : 1
		zext_ln83_2 : 2
		add_ln89_1 : 3
		select_ln83_3 : 1
		select_ln83_4 : 1
		zext_ln84 : 2
		add_ln88_1 : 3
		icmp_ln92_1 : 2
		and_ln92 : 3
		br_ln92 : 3
		select_ln83_5 : 1
		select_ln82_4 : 1
		select_ln81_5 : 1
	State 4
		zext_ln93 : 1
		add_ln93 : 2
		add_ln93_1 : 3
		zext_ln93_1 : 4
		p_shl1_cast : 4
		add_ln93_2 : 5
		zext_ln82 : 1
		add_ln93_3 : 6
		zext_ln93_2 : 7
		output_addr : 8
		zext_ln89_3 : 1
		add_ln89_2 : 2
		add_ln89_3 : 3
		zext_ln89_5 : 4
		input_addr : 5
		input_load : 6
	State 5
		or_ln86 : 1
		max_value : 1
		tmp_3 : 2
	State 6
		tmp : 1
		trunc_ln89 : 1
		tmp_2 : 1
		trunc_ln89_1 : 1
		icmp_ln89 : 2
		icmp_ln89_1 : 2
		or_ln89 : 3
		icmp_ln89_2 : 2
		icmp_ln89_3 : 2
		or_ln89_1 : 3
		and_ln89 : 3
		and_ln89_1 : 3
		max_value_1 : 3
		store_ln92 : 4
	State 7
	State 8
	State 9
		tmp_4 : 1
		trunc_ln5 : 1
		icmp_ln5 : 2
		icmp_ln5_1 : 2
		or_ln5 : 3
		and_ln5 : 3
		select_ln5 : 3
	State 10
		empty : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fcmp   |       grp_fu_231       |    0    |    66   |   239   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln88_fu_249    |    0    |    0    |    13   |
|          |     add_ln80_fu_261    |    0    |    0    |    13   |
|          |        h_fu_311        |    0    |    0    |    12   |
|          |        c_fu_355        |    0    |    0    |    15   |
|          |     add_ln89_fu_392    |    0    |    0    |    12   |
|          |        w_fu_510        |    0    |    0    |    12   |
|          |        i_fu_561        |    0    |    0    |    10   |
|          |    add_ln88_2_fu_601   |    0    |    0    |    13   |
|          |    add_ln89_1_fu_619   |    0    |    0    |    12   |
|    add   |    add_ln88_1_fu_649   |    0    |    0    |    13   |
|          |    add_ln83_1_fu_667   |    0    |    0    |    13   |
|          |    add_ln82_1_fu_680   |    0    |    0    |    15   |
|          |    add_ln81_1_fu_694   |    0    |    0    |    15   |
|          |     add_ln93_fu_721    |    0    |    0    |    12   |
|          |    add_ln93_1_fu_730   |    0    |    0    |    12   |
|          |    add_ln93_2_fu_748   |    0    |    0    |    12   |
|          |    add_ln93_3_fu_763   |    0    |    0    |    12   |
|          |    add_ln89_2_fu_792   |    0    |    0    |    12   |
|          |    add_ln89_3_fu_801   |    0    |    0    |    12   |
|          |        j_fu_812        |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln89_fu_273   |    0    |    0    |    3    |
|          |   select_ln82_fu_347   |    0    |    0    |    2    |
|          |  select_ln89_1_fu_361  |    0    |    0    |    5    |
|          |  select_ln89_2_fu_398  |    0    |    0    |    4    |
|          |  select_ln89_3_fu_413  |    0    |    0    |    4    |
|          |   select_ln81_fu_445   |    0    |    0    |    3    |
|          |  select_ln81_1_fu_460  |    0    |    0    |    4    |
|          |  select_ln81_2_fu_467  |    0    |    0    |    3    |
|          |  select_ln81_3_fu_480  |    0    |    0    |    4    |
|          |  select_ln81_4_fu_493  |    0    |    0    |    4    |
|          |  select_ln82_1_fu_524  |    0    |    0    |    4    |
|  select  |  select_ln82_3_fu_542  |    0    |    0    |    4    |
|          |   select_ln83_fu_577   |    0    |    0    |    2    |
|          |  select_ln83_1_fu_589  |    0    |    0    |    2    |
|          |  select_ln83_2_fu_607  |    0    |    0    |    4    |
|          |  select_ln83_3_fu_630  |    0    |    0    |    2    |
|          |  select_ln83_4_fu_638  |    0    |    0    |    2    |
|          |  select_ln83_5_fu_673  |    0    |    0    |    4    |
|          |  select_ln82_4_fu_686  |    0    |    0    |    6    |
|          |  select_ln81_5_fu_700  |    0    |    0    |    8    |
|          |  select_ln82_2_fu_754  |    0    |    0    |    3    |
|          |    max_value_fu_828    |    0    |    0    |    32   |
|          |   max_value_1_fu_919   |    0    |    0    |    32   |
|          |    select_ln5_fu_971   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln80_fu_255    |    0    |    0    |    13   |
|          |    icmp_ln81_fu_267    |    0    |    0    |    11   |
|          |    icmp_ln83_fu_287    |    0    |    0    |    9    |
|          |    icmp_ln82_fu_299    |    0    |    0    |    11   |
|          |    icmp_ln92_fu_419    |    0    |    0    |    8    |
|          |    icmp_ln84_fu_430    |    0    |    0    |    8    |
|   icmp   |   icmp_ln92_2_fu_625   |    0    |    0    |    8    |
|          |   icmp_ln92_1_fu_655   |    0    |    0    |    8    |
|          |    icmp_ln89_fu_871    |    0    |    0    |    11   |
|          |   icmp_ln89_1_fu_877   |    0    |    0    |    18   |
|          |   icmp_ln89_2_fu_889   |    0    |    0    |    11   |
|          |   icmp_ln89_3_fu_895   |    0    |    0    |    18   |
|          |     icmp_ln5_fu_947    |    0    |    0    |    11   |
|          |    icmp_ln5_1_fu_953   |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln89_5_fu_293   |    0    |    0    |    2    |
|          |    and_ln89_6_fu_305   |    0    |    0    |    2    |
|          |    and_ln81_3_fu_329   |    0    |    0    |    2    |
|          |    and_ln89_2_fu_408   |    0    |    0    |    2    |
|          |    and_ln89_3_fu_425   |    0    |    0    |    2    |
|          |    and_ln89_4_fu_436   |    0    |    0    |    2    |
|          |     and_ln81_fu_488    |    0    |    0    |    2    |
|    and   |    and_ln81_1_fu_500   |    0    |    0    |    2    |
|          |    and_ln81_2_fu_505   |    0    |    0    |    2    |
|          |     and_ln82_fu_536    |    0    |    0    |    2    |
|          |    and_ln82_1_fu_549   |    0    |    0    |    2    |
|          |    and_ln82_2_fu_555   |    0    |    0    |    2    |
|          |     and_ln92_fu_661    |    0    |    0    |    2    |
|          |     and_ln89_fu_907    |    0    |    0    |    2    |
|          |    and_ln89_1_fu_913   |    0    |    0    |    2    |
|          |     and_ln5_fu_965     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    or_ln81_1_fu_323    |    0    |    0    |    2    |
|          |     or_ln82_fu_335     |    0    |    0    |    2    |
|          |    or_ln82_1_fu_341    |    0    |    0    |    2    |
|          |     or_ln81_fu_441     |    0    |    0    |    2    |
|    or    |     or_ln83_fu_566     |    0    |    0    |    2    |
|          |    or_ln83_1_fu_571    |    0    |    0    |    2    |
|          |     or_ln86_fu_823     |    0    |    0    |    2    |
|          |     or_ln89_fu_883     |    0    |    0    |    2    |
|          |    or_ln89_1_fu_901    |    0    |    0    |    2    |
|          |      or_ln5_fu_959     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     xor_ln89_fu_281    |    0    |    0    |    2    |
|    xor   |     xor_ln81_fu_317    |    0    |    0    |    2    |
|          |     xor_ln82_fu_531    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_237     |    0    |    0    |    0    |
|          |      tmp_6_fu_368      |    0    |    0    |    0    |
|          |      tmp_7_fu_380      |    0    |    0    |    0    |
|          |  shl_ln88_mid1_fu_453  |    0    |    0    |    0    |
|bitconcatenate|    shl_ln88_s_fu_472   |    0    |    0    |    0    |
|          | shl_ln88_1_mid1_fu_516 |    0    |    0    |    0    |
|          |      tmp_8_fu_710      |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_740   |    0    |    0    |    0    |
|          |    p_shl_cast_fu_774   |    0    |    0    |    0    |
|          |      tmp_9_fu_781      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln83_fu_245    |    0    |    0    |    0    |
|          |   zext_ln89_1_fu_376   |    0    |    0    |    0    |
|          |   zext_ln89_2_fu_388   |    0    |    0    |    0    |
|          |   zext_ln83_1_fu_597   |    0    |    0    |    0    |
|          |   zext_ln83_2_fu_615   |    0    |    0    |    0    |
|          |    zext_ln84_fu_645    |    0    |    0    |    0    |
|          |    zext_ln89_fu_707    |    0    |    0    |    0    |
|   zext   |    zext_ln93_fu_717    |    0    |    0    |    0    |
|          |    zext_ln81_fu_727    |    0    |    0    |    0    |
|          |   zext_ln93_1_fu_736   |    0    |    0    |    0    |
|          |    zext_ln82_fu_759    |    0    |    0    |    0    |
|          |   zext_ln93_2_fu_769   |    0    |    0    |    0    |
|          |   zext_ln89_3_fu_788   |    0    |    0    |    0    |
|          |   zext_ln89_4_fu_798   |    0    |    0    |    0    |
|          |   zext_ln89_5_fu_807   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln83_fu_404   |    0    |    0    |    0    |
|          |   trunc_ln83_1_fu_585  |    0    |    0    |    0    |
|   trunc  |    trunc_ln84_fu_820   |    0    |    0    |    0    |
|          |    trunc_ln89_fu_850   |    0    |    0    |    0    |
|          |   trunc_ln89_1_fu_867  |    0    |    0    |    0    |
|          |    trunc_ln5_fu_943    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_840       |    0    |    0    |    0    |
|partselect|      tmp_2_fu_857      |    0    |    0    |    0    |
|          |      tmp_4_fu_933      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |    66   |   883   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln80_reg_998    |   11   |
|   add_ln88_1_reg_1111   |    4   |
|     add_ln88_reg_989    |    4   |
|   add_ln89_1_reg_1100   |    9   |
|   and_ln81_3_reg_1045   |    1   |
|   and_ln89_6_reg_1024   |    1   |
|    and_ln92_reg_1116    |    1   |
|       c_0_reg_136       |    5   |
|       h_0_reg_160       |    3   |
|        h_reg_1032       |    3   |
|       i_0_reg_207       |    2   |
|    icmp_ln80_reg_994    |    1   |
|    icmp_ln81_reg_1003   |    1   |
|indvar_flatten117_reg_125|   11   |
| indvar_flatten24_reg_171|    6   |
| indvar_flatten63_reg_148|    8   |
|  indvar_flatten_reg_195 |    4   |
|   input_addr_reg_1145   |   11   |
|   input_load_reg_1162   |   32   |
|       j_0_reg_219       |    2   |
|        j_reg_1150       |    2   |
|   max_value_1_reg_1169  |   32   |
|   max_value_4_reg_978   |   32   |
|    max_value_reg_1155   |   32   |
|    or_ln81_1_reg_1038   |    1   |
|    or_ln82_1_reg_1054   |    1   |
|   output_addr_reg_1140  |    9   |
|   select_ln5_reg_1176   |   32   |
|  select_ln81_2_reg_1078 |    3   |
|  select_ln81_5_reg_1130 |    8   |
|   select_ln81_reg_1073  |    3   |
|  select_ln82_2_reg_1135 |    3   |
|  select_ln82_4_reg_1125 |    6   |
|   select_ln82_reg_1059  |    2   |
|  select_ln83_1_reg_1095 |    1   |
|  select_ln83_4_reg_1106 |    2   |
|  select_ln83_5_reg_1120 |    4   |
|   select_ln83_reg_1089  |    2   |
|  select_ln89_1_reg_1066 |    5   |
|   select_ln89_reg_1012  |    3   |
|      shl_ln_reg_984     |    4   |
|       w_0_reg_183       |    3   |
|        w_reg_1084       |    3   |
|    xor_ln89_reg_1017    |    1   |
+-------------------------+--------+
|          Total          |   314  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_114    |  p0  |   2  |  11  |   22   ||    9    |
|        c_0_reg_136       |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten63_reg_148 |  p0  |   2  |   8  |   16   ||    9    |
| indvar_flatten24_reg_171 |  p0  |   2  |   6  |   12   ||    9    |
|        w_0_reg_183       |  p0  |   2  |   3  |    6   ||    9    |
|  indvar_flatten_reg_195  |  p0  |   2  |   4  |    8   ||    9    |
|        i_0_reg_207       |  p0  |   2  |   2  |    4   ||    9    |
|        j_0_reg_219       |  p0  |   2  |   2  |    4   ||    9    |
|        grp_fu_231        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_231        |  p1  |   3  |  32  |   96   ||    15   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   274  || 17.7815 ||   102   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   883  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   102  |
|  Register |    -   |    -   |   314  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   17   |   380  |   985  |
+-----------+--------+--------+--------+--------+
