[kernel] Parsing /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] User Error: Prover 'cvc4' not found in why3.conf
[wp] 26 goals scheduled
[wp] [Timeout] typed_bellmanford_loop_assigns_2_part4 (Qed 123ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_assigns_2_part3 (Qed 125ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_30_preserved (Qed 386ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_29_preserved (Qed 365ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_28_preserved (Qed 355ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_23_preserved (Qed 68ms) (Alt-Ergo)
[wp] [Timeout] typed_bellmanford_loop_invariant_i_23_established (Qed 10ms) (Alt-Ergo)
[wp] Proved goals:   20 / 27
  Unreachable:       1
  Qed:               9 (9ms-71ms-386ms)
  Alt-Ergo 2.6.2:   10 (70ms-103ms-158ms)
  Timeout:           7
------------------------------------------------------------
  Function _bellmanford
------------------------------------------------------------

Goal Preservation of Invariant 'i_23' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 25):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(1 + i).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_4 = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_4)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((m[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_1 : Z. let a_4 = shift_S1_Edge(edges_0, i_1) in
      let x = m[shiftfield_F1_Edge_u(a_4)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_1) -> ((i_1 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (m[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i) /\ (i < n).
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_2[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_1 : Z. let a_4 = shift_S1_Edge(edges_0, i_1) in
      let a_5 = a_2[shiftfield_F1_Edge_u(a_4)] in
      let a_6 = a_2[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= a_5) /\ (a_5 < n) /\ (0 <= a_6) /\ (a_6 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_2[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_3[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_1 : Z. let a_4 = shift_S1_Edge(edges_0, i_1) in
      let a_5 = a_3[shiftfield_F1_Edge_u(a_4)] in
      let a_6 = a_3[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= a_5) /\ (a_5 < n) /\ (0 <= a_6) /\ (a_6 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_3[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Else *)
  Have: e <= j.
}
Prove: ((-1) <= i) /\ ((2 + i) <= n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:68ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:68ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_23' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 25):
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(dist_0, 0), n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(parent_0, 0), n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i : Z. let a = shift_S1_Edge(edges_0, i) in
      let x = Mint_0[shiftfield_F1_Edge_u(a)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a)] in ((0 <= i) -> ((i < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(parent_0, i)] = (-1)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(dist_0, i)] = 2147483647))).
}
Prove: 2 <= n.
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:10ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:10ms) (10s)

------------------------------------------------------------

Goal Preservation of Invariant 'i_24' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 27):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(1 + i_1).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_4)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_4)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let a_5 = a_2[shiftfield_F1_Edge_u(a_4)] in
      let a_6 = a_2[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_5) /\ (a_5 < n) /\ (0 <= a_6) /\ (a_6 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let a_5 = a_3[shiftfield_F1_Edge_u(a_4)] in
      let a_6 = a_3[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_5) /\ (a_5 < n) /\ (0 <= a_6) /\ (a_6 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_3[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Else *)
  Have: e <= j.
  (* Invariant 'i_23' *)
  Have: ((-1) <= i_1) /\ ((2 + i_1) <= n).
}
Prove: (a_3[shift_sint32(dist_0, i)] = 2147483647) \/
    (a_3[shift_sint32(parent_0, i)] = (-1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:67ms) (92ms) (124)
Prover Z3 4.15.4 returns Valid (Qed:67ms) (38ms) (95900)

------------------------------------------------------------

Goal Establishment of Invariant 'i_24' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 27):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(dist_0, 0), n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(parent_0, 0), n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
}
Prove: (m[shift_sint32(dist_0, i)] = 2147483647) \/
    (m[shift_sint32(parent_0, i)] = (-1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:15ms) (80ms) (130)
Prover Z3 4.15.4 returns Valid (Qed:15ms) (26ms) (41403)

------------------------------------------------------------

Goal Preservation of Invariant 'i_25' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 29):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, i).
Let a_5 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_6 = a_3[shiftfield_F1_Edge_v(a_4)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(1 + i_1).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < e).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_7 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_7)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_7)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_7 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_7)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_7)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_7 = shift_S1_Edge(edges_0, i_2) in
      let a_8 = a_2[shiftfield_F1_Edge_u(a_7)] in
      let a_9 = a_2[shiftfield_F1_Edge_v(a_7)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_8) /\ (a_8 < n) /\ (0 <= a_9) /\ (a_9 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_2 : Z. let a_7 = shift_S1_Edge(edges_0, i_2) in
      let a_8 = a_3[shiftfield_F1_Edge_u(a_7)] in
      let a_9 = a_3[shiftfield_F1_Edge_v(a_7)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_8) /\ (a_8 < n) /\ (0 <= a_9) /\ (a_9 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_3[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Else *)
  Have: e <= j.
  (* Invariant 'i_23' *)
  Have: ((-1) <= i_1) /\ ((2 + i_1) <= n).
}
Prove: (0 <= a_5) /\ (a_5 < n) /\ (0 <= a_6) /\ (a_6 < n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:68ms) (158ms) (558)
Prover Z3 4.15.4 returns Valid (Qed:68ms) (71ms) (198925)

------------------------------------------------------------

Goal Establishment of Invariant 'i_25' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 29):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_S1_Edge(edges_0, i).
Let x = m[shiftfield_F1_Edge_u(a)].
Let x_1 = m[shiftfield_F1_Edge_v(a)].
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < e).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(dist_0, 0), n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(parent_0, 0), n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_1 = shift_S1_Edge(edges_0, i_1) in
      let x_2 = Mint_0[shiftfield_F1_Edge_u(a_1)] in
      let x_3 = Mint_0[shiftfield_F1_Edge_v(a_1)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x_2) /\ (x_2 < n) /\ (0 <= x_3) /\ (x_3 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((m[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_1)] = (-1))))).
}
Prove: (0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:17ms) (140ms) (523)
Prover Z3 4.15.4 returns Valid (Qed:17ms) (21ms) (44255)

------------------------------------------------------------

Goal Preservation of Invariant 'i_26' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 31):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(1 + i_1).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_4)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_4)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let a_5 = a_2[shiftfield_F1_Edge_u(a_4)] in
      let a_6 = a_2[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_5) /\ (a_5 < n) /\ (0 <= a_6) /\ (a_6 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_2 : Z. let a_4 = shift_S1_Edge(edges_0, i_2) in
      let a_5 = a_3[shiftfield_F1_Edge_u(a_4)] in
      let a_6 = a_3[shiftfield_F1_Edge_v(a_4)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_5) /\ (a_5 < n) /\ (0 <= a_6) /\ (a_6 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_3[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Else *)
  Have: e <= j.
  (* Invariant 'i_23' *)
  Have: ((-1) <= i_1) /\ ((2 + i_1) <= n).
}
Prove: a_3[shift_sint32(parent_0, i)] = (-1).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:67ms) (93ms) (112)
Prover Z3 4.15.4 returns Valid (Qed:67ms) (36ms) (89004)

------------------------------------------------------------

Goal Establishment of Invariant 'i_26' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 31):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(dist_0, 0), n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_sint32(parent_0, 0), n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((m[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_1 : Z. let a = shift_S1_Edge(edges_0, i_1) in
      let x = m[shiftfield_F1_Edge_u(a)] in
      let x_1 = m[shiftfield_F1_Edge_v(a)] in ((0 <= i_1) -> ((i_1 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
}
Prove: m[shift_sint32(parent_0, i)] = (-1).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:19ms) (97ms) (143)
Prover Z3 4.15.4 returns Valid (Qed:19ms) (16ms) (43828)

------------------------------------------------------------

Goal Preservation of Invariant 'i_27' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 39):
Prove: true.
Prover Qed returns Valid (18ms)

------------------------------------------------------------

Goal Establishment of Invariant 'i_27' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 39):
Prove: true.
Prover Qed returns Valid (10ms)

------------------------------------------------------------

Goal Preservation of Invariant 'i_28' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 41):
Let m = Mint_1[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[a_6].
Let a_8 = a_3[shiftfield_F1_Edge_v(a_4)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_5) /\ is_sint32(a_8) /\
      is_sint32(a_3[shiftfield_F1_Edge_weight(a_4)]) /\
      is_sint32(Mint_2[a_6]) /\ is_sint32(Mint_3[a_6]) /\
      is_sint32(Mint_3[shift_sint32(dist_0, a_8)]) /\ is_sint32(a_7).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_1[shiftfield_F1_Edge_u(a_9)] in
      let x_1 = Mint_1[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_9)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let a_10 = a_2[shiftfield_F1_Edge_u(a_9)] in
      let a_11 = a_2[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) ->
      ((0 <= a_10) /\ (a_10 < n) /\ (0 <= a_11) /\ (a_11 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let a_10 = a_3[shiftfield_F1_Edge_u(a_9)] in
      let a_11 = a_3[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) ->
      ((0 <= a_10) /\ (a_10 < n) /\ (0 <= a_11) /\ (a_11 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_3[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Then *)
  Have: j < e.
  If a_7 != 2147483647
  Then {
    Have: a_3 = Mint_3.
    If (Mint_3[shiftfield_F1_Edge_weight(a_4)]
        + Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_u(a_4)])])
         < Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_v(a_4)])]
    Then {
      Let x = Mint_3[shiftfield_F1_Edge_v(a_4)].
      Let x_1 = Mint_3[shiftfield_F1_Edge_u(a_4)].
      Have: Mint_3 = Mint_2.
      Have: Mint_3[shift_sint32(dist_0, x)
              <- Mint_3[shiftfield_F1_Edge_weight(a_4)]
              + Mint_3[shift_sint32(dist_0, x_1)]][shift_sint32(parent_0, x)
              <- x_1] = Mint_0.
    }
    Else { Have: Mint_3 = Mint_0. }
  }
  Else { Have: a_3 = Mint_0. }
}
Prove: (Mint_0[shift_sint32(dist_0, i)] = 2147483647) \/
    (Mint_0[shift_sint32(parent_0, i)] = (-1)).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:355ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:355ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_28' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 41):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_3 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_3)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_3 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_3)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_3 = shift_S1_Edge(edges_0, i_2) in
      let a_4 = a_2[shiftfield_F1_Edge_u(a_3)] in
      let a_5 = a_2[shiftfield_F1_Edge_v(a_3)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_4) /\ (a_4 < n) /\ (0 <= a_5) /\ (a_5 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
}
Prove: (a_2[shift_sint32(dist_0, i)] = 2147483647) \/
    (a_2[shift_sint32(parent_0, i)] = (-1)).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:48ms) (82ms) (107)
Prover Z3 4.15.4 returns Valid (Qed:48ms) (35ms) (91893)

------------------------------------------------------------

Goal Preservation of Invariant 'i_29' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 43):
Let m = Mint_1[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[a_6].
Let a_8 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_9 = shift_S1_Edge(edges_0, i).
Let x = Mint_0[shiftfield_F1_Edge_u(a_9)].
Let x_1 = Mint_0[shiftfield_F1_Edge_v(a_9)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_5) /\ is_sint32(a_8) /\
      is_sint32(a_3[shiftfield_F1_Edge_weight(a_4)]) /\
      is_sint32(Mint_2[a_6]) /\ is_sint32(Mint_3[a_6]) /\
      is_sint32(Mint_3[shift_sint32(dist_0, a_8)]) /\ is_sint32(a_7).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < e).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_10 = shift_S1_Edge(edges_0, i_2) in
      let x_2 = Mint_1[shiftfield_F1_Edge_u(a_10)] in
      let x_3 = Mint_1[shiftfield_F1_Edge_v(a_10)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x_2) /\ (x_2 < n) /\ (0 <= x_3) /\ (x_3 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_10 = shift_S1_Edge(edges_0, i_2) in
      let x_2 = m[shiftfield_F1_Edge_u(a_10)] in
      let x_3 = m[shiftfield_F1_Edge_v(a_10)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x_2) /\ (x_2 < n) /\ (0 <= x_3) /\ (x_3 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_10 = shift_S1_Edge(edges_0, i_2) in
      let a_11 = a_2[shiftfield_F1_Edge_u(a_10)] in
      let a_12 = a_2[shiftfield_F1_Edge_v(a_10)] in ((0 <= i_2) ->
      ((i_2 < e) ->
      ((0 <= a_11) /\ (a_11 < n) /\ (0 <= a_12) /\ (a_12 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_2 : Z. let a_10 = shift_S1_Edge(edges_0, i_2) in
      let a_11 = a_3[shiftfield_F1_Edge_u(a_10)] in
      let a_12 = a_3[shiftfield_F1_Edge_v(a_10)] in ((0 <= i_2) ->
      ((i_2 < e) ->
      ((0 <= a_11) /\ (a_11 < n) /\ (0 <= a_12) /\ (a_12 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_3[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Then *)
  Have: j < e.
  If a_7 != 2147483647
  Then {
    Have: a_3 = Mint_3.
    If (Mint_3[shiftfield_F1_Edge_weight(a_4)]
        + Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_u(a_4)])])
         < Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_v(a_4)])]
    Then {
      Let x_2 = Mint_3[shiftfield_F1_Edge_v(a_4)].
      Let x_3 = Mint_3[shiftfield_F1_Edge_u(a_4)].
      Have: Mint_3 = Mint_2.
      Have: Mint_3[shift_sint32(dist_0, x_2)
              <- Mint_3[shiftfield_F1_Edge_weight(a_4)]
              + Mint_3[shift_sint32(dist_0, x_3)]]
              [shift_sint32(parent_0, x_2) <- x_3] = Mint_0.
    }
    Else { Have: Mint_3 = Mint_0. }
  }
  Else { Have: a_3 = Mint_0. }
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((Mint_0[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (Mint_0[shift_sint32(parent_0, i_2)] = (-1))))).
}
Prove: (0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:365ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:365ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_29' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 43):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = shift_S1_Edge(edges_0, i).
Let a_4 = a_2[shiftfield_F1_Edge_u(a_3)].
Let a_5 = a_2[shiftfield_F1_Edge_v(a_3)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < e).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_6 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_6)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_6)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_6 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_6)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_6)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_6 = shift_S1_Edge(edges_0, i_2) in
      let a_7 = a_2[shiftfield_F1_Edge_u(a_6)] in
      let a_8 = a_2[shiftfield_F1_Edge_v(a_6)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_7) /\ (a_7 < n) /\ (0 <= a_8) /\ (a_8 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
}
Prove: (0 <= a_4) /\ (a_4 < n) /\ (0 <= a_5) /\ (a_5 < n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:46ms) (148ms) (488)
Prover Z3 4.15.4 returns Valid (Qed:46ms) (72ms) (194612)

------------------------------------------------------------

Goal Preservation of Invariant 'i_30' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 45):
Let m = Mint_1[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[a_6].
Let a_8 = a_3[shiftfield_F1_Edge_v(a_4)].
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_5) /\ is_sint32(a_8) /\
      is_sint32(a_3[shiftfield_F1_Edge_weight(a_4)]) /\
      is_sint32(Mint_2[a_6]) /\ is_sint32(Mint_3[a_6]) /\
      is_sint32(Mint_3[shift_sint32(dist_0, a_8)]) /\ is_sint32(a_7).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_1[shiftfield_F1_Edge_u(a_9)] in
      let x_1 = Mint_1[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_1[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_9)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let a_10 = a_2[shiftfield_F1_Edge_u(a_9)] in
      let a_11 = a_2[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) ->
      ((0 <= a_10) /\ (a_10 < n) /\ (0 <= a_11) /\ (a_11 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_3[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let a_10 = a_3[shiftfield_F1_Edge_u(a_9)] in
      let a_11 = a_3[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) ->
      ((0 <= a_10) /\ (a_10 < n) /\ (0 <= a_11) /\ (a_11 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_3[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Then *)
  Have: j < e.
  If a_7 != 2147483647
  Then {
    Have: a_3 = Mint_3.
    If (Mint_3[shiftfield_F1_Edge_weight(a_4)]
        + Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_u(a_4)])])
         < Mint_3[shift_sint32(dist_0, Mint_3[shiftfield_F1_Edge_v(a_4)])]
    Then {
      Let x = Mint_3[shiftfield_F1_Edge_v(a_4)].
      Let x_1 = Mint_3[shiftfield_F1_Edge_u(a_4)].
      Have: Mint_3 = Mint_2.
      Have: Mint_3[shift_sint32(dist_0, x)
              <- Mint_3[shiftfield_F1_Edge_weight(a_4)]
              + Mint_3[shift_sint32(dist_0, x_1)]][shift_sint32(parent_0, x)
              <- x_1] = Mint_0.
    }
    Else { Have: Mint_3 = Mint_0. }
  }
  Else { Have: a_3 = Mint_0. }
  (* Invariant 'i_28' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((Mint_0[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (Mint_0[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_2 : Z. let a_9 = shift_S1_Edge(edges_0, i_2) in
      let x_2 = Mint_0[shiftfield_F1_Edge_u(a_9)] in
      let x_3 = Mint_0[shiftfield_F1_Edge_v(a_9)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x_2) /\ (x_2 < n) /\ (0 <= x_3) /\ (x_3 < n)))).
}
Prove: Mint_0[shift_sint32(parent_0, i)] = (-1).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:386ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:386ms) (10s)

------------------------------------------------------------

Goal Establishment of Invariant 'i_30' (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 45):
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Assume {
  Type: is_sint32(e) /\ is_sint32(i_1) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: (0 <= i) /\ (i < n).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_2 : Z. let a_3 = shift_S1_Edge(edges_0, i_2) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_3)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (Mint_0[shift_sint32(dist_0, i_2)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((m[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_3 = shift_S1_Edge(edges_0, i_2) in
      let x = m[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_3)] in ((0 <= i_2) -> ((i_2 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (m[shift_sint32(parent_0, i_2)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i_1) /\ (i_1 < n).
  (* Invariant 'i_24' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      ((a_2[shift_sint32(dist_0, i_2)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_2)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_2 : Z. let a_3 = shift_S1_Edge(edges_0, i_2) in
      let a_4 = a_2[shiftfield_F1_Edge_u(a_3)] in
      let a_5 = a_2[shiftfield_F1_Edge_v(a_3)] in ((0 <= i_2) ->
      ((i_2 < e) -> ((0 <= a_4) /\ (a_4 < n) /\ (0 <= a_5) /\ (a_5 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_2 : Z. ((0 <= i_2) -> ((i_2 < n) ->
      (a_2[shift_sint32(parent_0, i_2)] = (-1)))).
}
Prove: a_2[shift_sint32(parent_0, i)] = (-1).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:46ms) (70ms) (96)
Prover Z3 4.15.4 returns Valid (Qed:46ms) (30ms) (84998)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 34) (1/3):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 34) (2/3):
Effect at line 36
Prove: true.
Prover Qed returns Valid (18ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 34) (3/3):
Effect at line 52
Prove: true.
Prover Qed returns Valid (15ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 48) (1/4):
Prove: true.
Prover Qed returns Valid

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 48) (2/4):
Effect at line 52
Prove: true.
Prover Qed returns Valid (22ms)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 48) (3/4):
Effect at line 57
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[shiftfield_F1_Edge_weight(a_4)].
Let a_8 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_9 = a_3[shift_sint32(dist_0, a_8)].
Let a_10 = a_7 + a_9.
Let a_11 = a_3[a_6 <- a_10][shift_sint32(parent_0, a_5) <- a_8].
Let a_12 = a_3[a_6].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_8) /\ is_sint32(a_5) /\
      is_sint32(a_7) /\ is_sint32(a_9) /\ is_sint32(a_12).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_6, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_13 = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_13)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_13)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((m[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_1 : Z. let a_13 = shift_S1_Edge(edges_0, i_1) in
      let x = m[shiftfield_F1_Edge_u(a_13)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_13)] in ((0 <= i_1) -> ((i_1 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (m[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i) /\ (i < n).
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_2[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_1 : Z. let a_13 = shift_S1_Edge(edges_0, i_1) in
      let a_14 = a_2[shiftfield_F1_Edge_u(a_13)] in
      let a_15 = a_2[shiftfield_F1_Edge_v(a_13)] in ((0 <= i_1) ->
      ((i_1 < e) ->
      ((0 <= a_14) /\ (a_14 < n) /\ (0 <= a_15) /\ (a_15 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_2[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_3[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_1 : Z. let a_13 = shift_S1_Edge(edges_0, i_1) in
      let a_14 = a_3[shiftfield_F1_Edge_u(a_13)] in
      let a_15 = a_3[shiftfield_F1_Edge_v(a_13)] in ((0 <= i_1) ->
      ((i_1 < e) ->
      ((0 <= a_14) /\ (a_14 < n) /\ (0 <= a_15) /\ (a_15 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_3[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_9 != 2147483647.
  (* Then *)
  Have: a_10 < a_12.
  (* Invariant 'i_28' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_11[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_11[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_1 : Z. let a_13 = shift_S1_Edge(edges_0, i_1) in
      let a_14 = a_11[shiftfield_F1_Edge_u(a_13)] in
      let a_15 = a_11[shiftfield_F1_Edge_v(a_13)] in ((0 <= i_1) ->
      ((i_1 < e) ->
      ((0 <= a_14) /\ (a_14 < n) /\ (0 <= a_15) /\ (a_15 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_11[shift_sint32(parent_0, i_1)] = (-1)))).
}
Prove: included(a_6, 1, a_1, n) \/ included(a_6, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:125ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:125ms) (10s)

------------------------------------------------------------

Goal Loop assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 48) (4/4):
Effect at line 58
Let m = Mint_0[shift_sint32(dist_0, start_0) <- 0].
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = memcpy(memcpy(m, a, Mint_undef_0, a, n), a_1, Mint_undef_1, a_1, n).
Let a_3 = memcpy(memcpy(a_2, a, Mint_undef_2, a, n), a_1, Mint_undef_3, a_1,
            n).
Let a_4 = shift_S1_Edge(edges_0, j).
Let a_5 = a_3[shiftfield_F1_Edge_v(a_4)].
Let a_6 = shift_sint32(dist_0, a_5).
Let a_7 = a_3[shiftfield_F1_Edge_weight(a_4)].
Let a_8 = a_3[shiftfield_F1_Edge_u(a_4)].
Let a_9 = a_3[shift_sint32(dist_0, a_8)].
Let a_10 = a_7 + a_9.
Let a_11 = shift_sint32(parent_0, a_5).
Let a_12 = a_3[a_6 <- a_10][a_11 <- a_8].
Let a_13 = a_3[a_6].
Assume {
  Type: is_sint32(e) /\ is_sint32(i) /\ is_sint32(j) /\ is_sint32(n) /\
      is_sint32(start_0) /\ is_sint32(a_8) /\ is_sint32(a_5) /\
      is_sint32(a_7) /\ is_sint32(a_9) /\ is_sint32(a_13).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_11, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i_1 : Z. let a_14 = shift_S1_Edge(edges_0, i_1) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_14)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_14)] in ((0 <= i_1) ->
      ((i_1 < e) -> ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Pre-condition *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (Mint_0[shift_sint32(dist_0, i_1)] = 2147483647))).
  (* Invariant 'i_23' *)
  Have: 2 <= n.
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((m[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (m[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_1 : Z. let a_14 = shift_S1_Edge(edges_0, i_1) in
      let x = m[shiftfield_F1_Edge_u(a_14)] in
      let x_1 = m[shiftfield_F1_Edge_v(a_14)] in ((0 <= i_1) -> ((i_1 < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (m[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Invariant 'i_23' *)
  Have: (0 <= i) /\ (i < n).
  (* Invariant 'i_24' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_2[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_2[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_25' *)
  Have: forall i_1 : Z. let a_14 = shift_S1_Edge(edges_0, i_1) in
      let a_15 = a_2[shiftfield_F1_Edge_u(a_14)] in
      let a_16 = a_2[shiftfield_F1_Edge_v(a_14)] in ((0 <= i_1) ->
      ((i_1 < e) ->
      ((0 <= a_15) /\ (a_15 < n) /\ (0 <= a_16) /\ (a_16 < n)))).
  (* Invariant 'i_26' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_2[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Invariant 'i_28' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_3[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_3[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_1 : Z. let a_14 = shift_S1_Edge(edges_0, i_1) in
      let a_15 = a_3[shiftfield_F1_Edge_u(a_14)] in
      let a_16 = a_3[shiftfield_F1_Edge_v(a_14)] in ((0 <= i_1) ->
      ((i_1 < e) ->
      ((0 <= a_15) /\ (a_15 < n) /\ (0 <= a_16) /\ (a_16 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_3[shift_sint32(parent_0, i_1)] = (-1)))).
  (* Then *)
  Have: j < e.
  (* Then *)
  Have: a_9 != 2147483647.
  (* Then *)
  Have: a_10 < a_13.
  (* Invariant 'i_28' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      ((a_12[shift_sint32(dist_0, i_1)] = 2147483647) \/
       (a_12[shift_sint32(parent_0, i_1)] = (-1))))).
  (* Invariant 'i_29' *)
  Have: forall i_1 : Z. let a_14 = shift_S1_Edge(edges_0, i_1) in
      let a_15 = a_12[shiftfield_F1_Edge_u(a_14)] in
      let a_16 = a_12[shiftfield_F1_Edge_v(a_14)] in ((0 <= i_1) ->
      ((i_1 < e) ->
      ((0 <= a_15) /\ (a_15 < n) /\ (0 <= a_16) /\ (a_16 < n)))).
  (* Invariant 'i_30' *)
  Have: forall i_1 : Z. ((0 <= i_1) -> ((i_1 < n) ->
      (a_12[shift_sint32(parent_0, i_1)] = (-1)))).
}
Prove: included(a_11, 1, a_1, n) \/ included(a_11, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Timeout (Qed:123ms) (10s)
Prover Z3 4.15.4 returns Timeout (Qed:123ms) (10s)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 18) in '_bellmanford' (1/3):
Effect at line 21
Let a = shift_sint32(parent_0, 0).
Let a_1 = shift_sint32(dist_0, 0).
Let a_2 = shift_sint32(dist_0, start_0).
Assume {
  Type: is_sint32(e) /\ is_sint32(n) /\ is_sint32(start_0).
  (* Heap *)
  Type: (region(dist_0.base) <= 0) /\ (region(edges_0.base) <= 0) /\
      (region(parent_0.base) <= 0) /\ linked(Malloc_0).
  (* Goal *)
  When: !invalid(Malloc_0, a_2, 1).
  (* Pre-condition *)
  Have: 0 < e.
  (* Pre-condition *)
  Have: 0 < n.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, shift_S1_Edge(edges_0, 0), 3 * e).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a_1, n).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, a, n).
  (* Pre-condition *)
  Have: (0 <= start_0) /\ (start_0 < n).
  (* Pre-condition *)
  Have: forall i : Z. let a_3 = shift_S1_Edge(edges_0, i) in
      let x = Mint_0[shiftfield_F1_Edge_u(a_3)] in
      let x_1 = Mint_0[shiftfield_F1_Edge_v(a_3)] in ((0 <= i) -> ((i < e) ->
      ((0 <= x) /\ (x < n) /\ (0 <= x_1) /\ (x_1 < n)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(parent_0, i)] = (-1)))).
  (* Pre-condition *)
  Have: forall i : Z. ((0 <= i) -> ((i < n) ->
      (Mint_0[shift_sint32(dist_0, i)] = 2147483647))).
}
Prove: included(a_2, 1, a_1, n) \/ included(a_2, 1, a, n).
Prover Alt-Ergo 2.6.2 returns Valid (Qed:9ms) (71ms) (122)
Prover Z3 4.15.4 returns Valid (Qed:9ms) (24ms) (41122)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 18) in '_bellmanford' (2/3):
Effect at line 36
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Assigns (file /root/data1/wgy/algorithm-new/ResultAblationclear/acsl-algorithms/openPangu-Embedded-7B-V1.1/_bellmanford.c/_bellmanford_verified_4.c, line 18) in '_bellmanford' (3/3):
Effect at line 63
Prove: true.
Prover Qed returns Valid (2ms)

------------------------------------------------------------
[wp] Deferred error message was emitted during execution:
  Prover 'cvc4' not found in why3.conf
[kernel] Plug-in wp aborted: invalid user input.
