# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 34
attribute \dynports 1
attribute \src "dut.sv:4.1-12.10"
module $paramod\adder\WIDTH=32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:9.30-9.33"
  wire width 8 output 3 \sum
  cell $add $auto$expression.cpp:270:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y \sum
  end
end
attribute \dynports 1
attribute \src "dut.sv:15.1-23.10"
module $paramod\subtractor\WIDTH=32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \src "dut.sv:18.30-18.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:19.30-19.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:20.30-20.34"
  wire width 8 output 3 \diff
  cell $sub $auto$expression.cpp:274:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y \diff
  end
end
attribute \top 1
attribute \src "dut.sv:26.1-110.10"
module \generate_test
  parameter \NUM_UNITS 4
  parameter \DATA_WIDTH 8
  attribute \src "dut.sv:30.18-30.21"
  wire input 1 \clk
  attribute \src "dut.sv:32.45-32.52"
  wire width 32 input 3 \data_in
  attribute \src "dut.sv:36.35-36.47"
  wire width 8 output 7 \extra_result
  attribute \src "dut.sv:34.18-34.22"
  wire input 5 \mode
  attribute \src "dut.sv:33.45-33.52"
  wire width 32 input 4 \operand
  attribute \src "dut.sv:35.45-35.51"
  wire width 32 output 6 \result
  attribute \src "dut.sv:31.18-31.23"
  wire input 2 \rst_n
  attribute \always_ff 1
  attribute \src "dut.sv:68.13-74.16"
  cell $adff $procdff$23
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \data_in
    connect \Q \result
  end
end
