[02/03 14:43:20      0s] 
[02/03 14:43:20      0s] Cadence Innovus(TM) Implementation System.
[02/03 14:43:20      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/03 14:43:20      0s] 
[02/03 14:43:20      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/03 14:43:20      0s] Options:	-stylus 
[02/03 14:43:20      0s] Date:		Mon Feb  3 14:43:20 2025
[02/03 14:43:20      0s] Host:		ip-10-70-130-117.il-central-1.compute.internal (x86_64 w/Linux 4.14.355-275.570.amzn2.x86_64) (1core*2cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
[02/03 14:43:20      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/03 14:43:20      0s] 
[02/03 14:43:20      0s] License:
[02/03 14:43:20      0s] 		[14:43:20.019825] Configured Lic search path (21.01-s002): 5280@ip-10-70-133-150.il-central-1.compute.internal
[02/03 14:43:20      0s] 
[02/03 14:43:20      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/03 14:43:20      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/03 14:43:30      8s] 
[02/03 14:43:30      8s] 
[02/03 14:43:35     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/03 14:43:38     14s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/03 14:43:38     14s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/03 14:43:38     14s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/03 14:43:38     14s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/03 14:43:38     14s] @(#)CDS: CPE v21.15-s076
[02/03 14:43:38     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/03 14:43:38     14s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/03 14:43:38     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/03 14:43:38     14s] @(#)CDS: RCDB 11.15.0
[02/03 14:43:38     14s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/03 14:43:38     14s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/03 14:43:38     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18928_ip-10-70-130-117.il-central-1.compute.internal_saridav_qnYqbL.

[02/03 14:43:38     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_18928_ip-10-70-130-117.il-central-1.compute.internal_saridav_qnYqbL.
[02/03 14:43:38     14s] 
[02/03 14:43:38     14s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[02/03 14:43:39     15s] [INFO] Loading PVS 23.11 fill procedures
[02/03 14:43:41     16s] 
[02/03 14:43:41     16s] **INFO:  MMMC transition support version v31-84 
[02/03 14:43:41     16s] 
[02/03 14:43:44     19s] @innovus 1> set design(TOPLEVEL) "lp_riscv_top"
lp_riscv_top
[02/03 14:45:52     25s] @innovus 2> set runtype "pnr"
set runtype "pnr"
[02/03 14:45:52     25s] pnr
[02/03 14:45:52     25s] @innovus 3> set debug_file "debug.txt"
set debug_file "debug.txt"
[02/03 14:45:52     25s] debug.txt
[02/03 14:45:52     25s] @innovus 4> 

[02/03 14:45:52     25s] @innovus 4> # Load general procedures
# Load general procedures
[02/03 14:45:52     25s] @innovus 5> source ../scripts/procedursource ../scripts/procedures.tcl -quiet
es.tcl -quiet
[02/03 14:45:52     25s] @innovus 6> 

[02/03 14:45:52     25s] @innovus 6> ###############################################
###############################################
[02/03 14:45:52     25s] @innovus 7> # Starting Stage - Load defines and technology
# Starting Stage - Load defines and technology
[02/03 14:45:52     25s] @###############################################
innovus 8> ###############################################
[02/03 14:45:52     25s] @innovus 9> enics_start_stage "start"
enics_start_stage "start"
[02/03 14:45:52     25s] *****************************************
[02/03 14:45:52     25s] *****************************************
[02/03 14:45:52     25s] **   ENICSINFO: Starting stage start   **
[02/03 14:45:52     25s] *****************************************
[02/03 14:45:52     25s] *****************************************
[02/03 14:45:52     25s] ENICSINFO: Current time is: 03/02/2025 14:45
[02/03 14:45:52     25s] ENICSINFO: This session is running on Hostname : ip-10-70-130-117.il-central-1.compute.internal

[02/03 14:45:52     25s] ENICSINFO: The log file is innovus.log3 and the command file is innovus.cmd3
[02/03 14:45:52     25s] ENICSINFO: ----------------------------------
[02/03 14:45:52     25s] @innovus 10> 
[02/03 14:45:52     25s] @innovus 10> 

[02/03 14:45:52     25s] @innovus 10> # Load the# Load the specific definitions for this project
 specific definitions for this project
[02/03 14:45:52     25s] @innovus 11> source ../inputs/$design(TOPLEVEL).defines -quiet
source ../inputs/$design(TOPLEVEL).defines -quiet
[02/03 14:45:52     25s] @innovus 12> 

[02/03 14:45:52     25s] @innovus 12> 

[02/03 14:45:52     25s] @
innovus 12> 
[02/03 14:45:52     25s] @innovus 12> # Load the library paths and definitions for this technology
# Load the library paths and definitions for this technology
[02/03 14:45:52     25s] @innovus 13> source $design(source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
[02/03 14:45:52     25s] ##  Process: 65            (User Set)               
[02/03 14:45:52     25s] ##     Node: (not set)                           
[02/03 14:45:52     25s] 
[02/03 14:45:52     25s] ##  Check design process and node:  
[02/03 14:45:52     25s] ##  Design tech node is not set.
[02/03 14:45:52     25s] 
[02/03 14:45:52     25s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/03 14:45:52     25s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/03 14:45:52     25s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/03 14:45:52     25s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/03 14:45:52     25s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/03 14:45:52     25s] @innovus 14> source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
[02/03 14:45:52     25s] @innovus 15> source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -qusource $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
iet [1G
[02/03 14:45:52     25s] @innovus 16> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/03 14:45:52     25s] +     source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
[02/03 14:45:52     25s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
}
[02/03 14:45:52     25s] @innovus 17> set_library_unit -time 1ns -cap 1pf
set_library_unit -time 1ns -cap 1pf
[02/03 14:45:52     25s] @innovus 18> 

[02/03 14:45:52     25s] @innovus 18> #############################################
#############################################
[02/03 14:45:52     25s] @innovus 19> #       Print values to debug file
#       Print values to debug file
[02/03 14:45:52     25s] @innovus 20> #############################################
#############################################
[02/03 14:45:52     25s] @innovus 21> set var_list {runtypeset var_list {runtype}
}
[02/03 14:45:52     25s] runtype
[02/03 14:45:52     25s] @innovus 22> set dic_list {paths tech tech_files design}
set dic_list {paths tech tech_files design}
[02/03 14:45:52     25s] paths tech tech_files design
[02/03 14:45:52     25s] @innovus 23> enics_print_debug_data w $debug_file "after everything was loaded"  [1G$var_list $dic_list
enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
[02/03 14:45:52     25s] @innovus 24> 

[02/03 14:45:52     25s] @innovus 24> 

[02/03 14:45:52     25s] @innovus 24> #########################################################
###############################
[02/03 14:45:52     25s] @innovus 25> # Init Design
# Init Design
[02/03 14:45:52     25s] @innovus 26> ############################################
############################################
[02/03 14:45:52     25s] @innovus 27> enable_metrics -on
enable_metrics -on
[02/03 14:45:52     25s] @innovus 28> enics_start_stage "init_design"
enics_start_stage "init_design"
[02/03 14:45:52     25s] ***********************************************

[02/03 14:45:52     25s] ***********************************************
[02/03 14:45:52     25s] **   ENICSINFO: Starting stage init_design   **
[02/03 14:45:52     25s] ***********************************************
[02/03 14:45:52     25s] ***********************************************
[02/03 14:45:52     25s] ENICSINFO: Current time is: 03/02/2025 14:45
[02/03 14:45:52     25s] ENICSINFO: ----------------------------------
[02/03 14:45:52     25s] @innovus 29> 
[02/03 14:45:52     25s] @innovus 29> # Global Nets
# Global Nets
[02/03 14:45:52     25s] @innovus 30> set_db init_ground_nets $design(all_ground_nets)
set_db init_ground_nets $design(all_ground_nets)
[02/03 14:45:52     25s] 1 gnd
[02/03 14:45:52     25s] @innovus 31> set_db init_power_nets $design(all_power_nets)
set_db init_power_nets $design(all_power_nets)
[02/03 14:45:52     25s] 1 {vdd vddio}
[02/03 14:45:52     25s] @innovus 32> 

[02/03 14:45:52     25s] @innovus 32> # MMMC
# MMMC
[02/03 14:45:52     25s] @innovus 33> enics_message "Suppressing the following messages that are reported [1G due to the LIB definitions:" 
enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
[02/03 14:45:52     25s] ENICSINFO: Suppressing the following messages that are reported due to the LIB definitions:
[02/03 14:45:52     25s] @innovus 34> enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
[02/03 14:45:52     25s] ENICSINFO: TECHLIB-436 TECHLIB-1318 TECHLIB-302 IMPCTE-337 IMPTS-282
set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
[02/03 14:45:52     25s] @innovus 35> set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
[02/03 14:45:52     25s] @innovus 36> enics_message "Reading MMMC File" medium
enics_message "Reading MMMC File" medium
[02/03 14:45:52     25s] 
read_mmmc $design(mmmc_view_file) 
[02/03 14:45:52     25s] ENICSINFO: Reading MMMC File
[02/03 14:45:52     25s] ----------------------------
[02/03 14:45:52     25s] @innovus 37> read_mmmc $design(mmmc_view_file) 
[02/03 14:45:52     25s] #@ Begin verbose source (pre): 
[02/03 14:45:52     25s] @file 1: #  Version:1.0 MMMC View Definition File
[02/03 14:45:52     25s] @file 2: # Do Not Remove Above Line
[02/03 14:45:52     25s] @file 3:
[02/03 14:45:52     25s] @file 4: ############# MMMC Hierarchy ########################################################################################
[02/03 14:45:52     25s] @file 5: #                                                                                                                   #
[02/03 14:45:52     25s] @file 6: #   Setup Analysis View |                   |--> Constraint Corner --> SDC File                                     #
[02/03 14:45:52     25s] @file 7: #                       |--> Analysis View  |                                                                       #
[02/03 14:45:52     25s] @file 8: #    Hold Analysis View |                   |                 |--> Timing Condition --> Library Set --> LIB File    #
[02/03 14:45:52     25s] @file 9: #                                           |--> Delay Corner |                                                     #
[02/03 14:45:52     25s] @file 10: #                                                             |--> RC Corner --> QRCTech File                       #
[02/03 14:45:52     25s] @file 11: #####################################################################################################################
[02/03 14:45:52     25s] @file 12:
[02/03 14:45:52     25s] @file 13: # Constraint Modes #
[02/03 14:45:52     25s] @file 14: # ---------------- #
[02/03 14:45:52     25s] @@file 15: create_constraint_mode \
[02/03 14:45:52     25s] 	-name functional_mode \
[02/03 14:45:52     25s] 	-sdc_files $design(functional_sdc)
[02/03 14:45:52     25s] @file 18:
[02/03 14:45:52     25s] @file 19: # RC Corners #
[02/03 14:45:52     25s] @file 20: # ---------- #
[02/03 14:45:52     25s] @file 21: if {$runtype=="synthesis"} {...
[02/03 14:45:52     25s] @file 24: } else {
[02/03 14:45:52     25s] @@file 25: set_message -suppress -id ENCEXT-6202 ;
[02/03 14:45:52     25s] @file 25: # In addition to the technology file, capacitance table file is specified for all RC corners.
[02/03 14:45:52     25s] @file 26: }
[02/03 14:45:52     25s] @file 27:
[02/03 14:45:52     25s] @@file 28: create_rc_corner \
[02/03 14:45:52     25s] 	-name bc_rc_corner \
[02/03 14:45:52     25s] 	-temperature $tech(TEMPERATURE_BC) \
[02/03 14:45:52     25s]     -qrc_tech $tech_files(QRCTECH_FILE_BC)
[02/03 14:45:52     25s] @file 32: #	-cap_table $tech_files(CAPTABLE_BC) \
[02/03 14:45:52     25s] @file 33:
[02/03 14:45:52     25s] @@file 34: create_rc_corner \
[02/03 14:45:52     25s] 	-name tc_rc_corner \
[02/03 14:45:52     25s] 	-temperature $tech(TEMPERATURE_TC) \
[02/03 14:45:52     25s] 	-qrc_tech $tech_files(QRCTECH_FILE_TC)
[02/03 14:45:52     25s] @file 38: #	-cap_table $tech_files(CAPTABLE_TC) \
[02/03 14:45:52     25s] @file 39:
[02/03 14:45:52     25s] @@file 40: create_rc_corner \
[02/03 14:45:52     25s] 	-name wc_rc_corner \
[02/03 14:45:52     25s] 	-temperature $tech(TEMPERATURE_WC) \
[02/03 14:45:52     25s]     -qrc_tech $tech_files(QRCTECH_FILE_WC)
[02/03 14:45:52     25s] @file 44: #	-cap_table $tech_files(CAPTABLE_WC) \
[02/03 14:45:52     25s] @file 45:
[02/03 14:45:52     25s] @file 46: # Library Sets #
[02/03 14:45:52     25s] @file 47: # ------------ #
[02/03 14:45:52     25s] @@file 48: create_library_set \
[02/03 14:45:52     25s] 	-name bc_libset \
[02/03 14:45:52     25s] 	-timing $tech_files(ALL_BC_LIBS)  
[02/03 14:45:52     25s] @file 51: # -aocv $tech_files(ALL_BC_AOCV_LIBS)
[02/03 14:45:52     25s] @file 52:
[02/03 14:45:52     25s] @@file 53: create_library_set \
[02/03 14:45:52     25s] 	-name tc_libset \
[02/03 14:45:52     25s] 	-timing $tech_files(ALL_TC_LIBS)  
[02/03 14:45:52     25s] @file 56: # -aocv $tech_files(ALL_TC_AOCV_LIBS)
[02/03 14:45:52     25s] @file 57:     
[02/03 14:45:52     25s] @@file 58: create_library_set \
[02/03 14:45:52     25s] 	-name wc_libset \
[02/03 14:45:52     25s] 	-timing $tech_files(ALL_WC_LIBS)  
[02/03 14:45:52     25s] @file 61: # -aocv $tech_files(ALL_WC_AOCV_LIBS)
[02/03 14:45:52     25s] @file 62:
[02/03 14:45:52     25s] @file 63: # Timing Conditions #
[02/03 14:45:52     25s] @file 64: # ----------------- #
[02/03 14:45:52     25s] @@file 65: create_timing_condition \
[02/03 14:45:52     25s]    -name         bc_timing_condition \
[02/03 14:45:52     25s]    -library_sets bc_libset
[02/03 14:45:52     25s] @file 68:
[02/03 14:45:52     25s] @@file 69: create_timing_condition \
[02/03 14:45:52     25s]    -name         tc_timing_condition \
[02/03 14:45:52     25s]    -library_sets tc_libset
[02/03 14:45:52     25s] @file 72:
[02/03 14:45:52     25s] @@file 73: create_timing_condition \
[02/03 14:45:52     25s]    -name         wc_timing_condition \
[02/03 14:45:52     25s]    -library_sets wc_libset
[02/03 14:45:52     25s] @file 76:
[02/03 14:45:52     25s] @file 77: # Delay Corners #
[02/03 14:45:52     25s] @file 78: # ------------- #
[02/03 14:45:52     25s] @@file 79: create_delay_corner \
[02/03 14:45:52     25s] 	-name bc_dly_corner \
[02/03 14:45:52     25s] 	-timing_condition bc_timing_condition \
[02/03 14:45:52     25s] 	-rc_corner bc_rc_corner
[02/03 14:45:52     25s] @file 83:
[02/03 14:45:52     25s] @@file 84: create_delay_corner \
[02/03 14:45:52     25s] 	-name tc_dly_corner \
[02/03 14:45:52     25s] 	-timing_condition tc_timing_condition \
[02/03 14:45:52     25s] 	-rc_corner tc_rc_corner
[02/03 14:45:52     25s] @file 88:
[02/03 14:45:52     25s] @@file 89: create_delay_corner \
[02/03 14:45:52     25s] 	-name wc_dly_corner \
[02/03 14:45:52     25s] 	-timing_condition wc_timing_condition \
[02/03 14:45:52     25s] 	-rc_corner wc_rc_corner
[02/03 14:45:52     25s] @file 93:
[02/03 14:45:52     25s] @file 94: # Analysis Views #
[02/03 14:45:52     25s] @file 95: # -------------- #
[02/03 14:45:52     25s] @@file 96: create_analysis_view \
[02/03 14:45:52     25s] 	-name bc_analysis_view \
[02/03 14:45:52     25s] 	-constraint_mode functional_mode \
[02/03 14:45:52     25s] 	-delay_corner bc_dly_corner
[02/03 14:45:52     25s] @file 100:
[02/03 14:45:52     25s] @@file 101: create_analysis_view \
[02/03 14:45:52     25s]     -name tc_analysis_view \
[02/03 14:45:52     25s] 	-constraint_mode functional_mode \
[02/03 14:45:52     25s] 	-delay_corner tc_dly_corner
[02/03 14:45:52     25s] @file 105:
[02/03 14:45:52     25s] @@file 106: create_analysis_view \
[02/03 14:45:52     25s] 	-name wc_analysis_view \
[02/03 14:45:52     25s] 	-constraint_mode functional_mode \
[02/03 14:45:52     25s] 	-delay_corner wc_dly_corner
[02/03 14:45:52     25s] @file 110:
[02/03 14:45:52     25s] @file 111: # Selected Analysis Views #
[02/03 14:45:52     25s] @file 112: # ----------------------- #
[02/03 14:45:52     25s] @@file 113: set_analysis_view \
[02/03 14:45:52     25s] 	-setup $design(selected_setup_analysis_views) \
[02/03 14:45:52     25s] 	-hold  $design(selected_hold_analysis_views)
[02/03 14:45:52     25s] @file 116: # -leakage $design(selected_leakage_analysis_views)
[02/03 14:45:52     25s] @file 117:     # -dynamic $design(selected_dynamic_power_analysis_views)
[02/03 14:45:52     25s] @file 118:
[02/03 14:45:52     25s] @file 119:
[02/03 14:45:52     25s] #@ End verbose source: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/lp_riscv_top.mmmc
[02/03 14:45:52     25s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[02/03 14:45:54     27s] Read 949 cells in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[02/03 14:45:54     27s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib' ...
[02/03 14:45:56     29s] Read 949 cells in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c' 
[02/03 14:45:56     29s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib' ...
[02/03 14:45:57     30s] Read 949 cells in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c' 
[02/03 14:45:57     30s] Reading wc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ss_1p08v_1p08v_125c.lib' ...
[02/03 14:45:58     30s] Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
[02/03 14:45:58     30s] Reading wc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib' ...
[02/03 14:45:58     30s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_ss_1p08v_1p08v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib)
[02/03 14:45:58     30s] Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
[02/03 14:45:58     30s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib' ...
[02/03 14:45:58     31s] Read 47 cells in library 'tpdn65lpnv2od3wc' 
[02/03 14:45:58     31s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[02/03 14:45:59     32s] Read 949 cells in library 'sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[02/03 14:45:59     32s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c.lib' ...
[02/03 14:46:01     34s] Read 949 cells in library 'sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c' 
[02/03 14:46:01     34s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c.lib' ...
[02/03 14:46:03     36s] Read 949 cells in library 'sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c' 
[02/03 14:46:03     36s] Reading bc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ff_1p32v_1p32v_m40c.lib' ...
[02/03 14:46:03     36s] Read 1 cells in library 'USERLIB_ff_1p32v_1p32v_m40c' 
[02/03 14:46:03     36s] Reading bc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ff_1p32v_1p32v_m40c.lib' ...
[02/03 14:46:03     36s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_ff_1p32v_1p32v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ff_1p32v_1p32v_m40c.lib)
[02/03 14:46:03     36s] Read 1 cells in library 'USERLIB_ff_1p32v_1p32v_m40c' 
[02/03 14:46:03     36s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.lib' ...
[02/03 14:46:03     36s] Read 47 cells in library 'tpdn65lpnv2od3bc' 
[02/03 14:46:03     36s] Ending "PreSetAnalysisView" (total cpu=0:00:10.8, real=0:00:11.0, peak res=1269.9M, current mem=1023.1M)
[02/03 14:46:03     36s] timing_initialized

[02/03 14:46:03     36s] @innovus 38> 
# LEFs
[02/03 14:46:03     36s] @innovus 38> # LEFs
[02/03 14:46:03     36s] @innovus 39> enics_message "Suppressing the following messages that are reported [1G due to the LEF definitions:" 
enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
[02/03 14:46:03     36s] ENICSINFO: Suppressing the following messages that are reported due to the LEF definitions:
[02/03 14:46:03     36s] @innovus 40> enics_message "$tech(LEF_SUPenics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
PRESS_MESSAGES_INNOVUS)"
[02/03 14:46:03     36s] ENICSINFO: ENCEXT-6202 IMPLF-200 LEFPARS-2001 LEFPARS-2065 LEFPARS-2076 IMPLF-58 IMPFP-3961 IMPSR-4302
[02/03 14:46:03     36s] @innovus 41> set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/03 14:46:03     36s] @innovus 42> enics_message "Reading LEF abstracts"
enics_message "Reading LEF abstracts"
[02/03 14:46:03     36s] ENICSINFO: Reading LEF abstracts
[02/03 14:46:03     36s] @innovus 43> read_physical -lef $tech_files(ALL_LEFS)
read_physical -lef $tech_files(ALL_LEFS)
[02/03 14:46:03     36s] 
[02/03 14:46:03     36s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc9_tech.lef ...
[02/03 14:46:03     36s] 
[02/03 14:46:03     36s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lef/sc9_cln65lp_base_rvt.lef ...
[02/03 14:46:03     36s] Set DBUPerIGU to M2 pitch 400.
[02/03 14:46:04     36s] 
[02/03 14:46:04     36s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef ...
[02/03 14:46:04     36s] 
[02/03 14:46:04     36s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef ...
[02/03 14:46:04     36s] 
[02/03 14:46:04     36s] Loading LEF file ../mem_gen/SP_32768X32/M32/sp_hde_32768_m32.lef ...
[02/03 14:46:04     36s] 
[02/03 14:46:04     36s] Loading LEF file ../mem_gen/SP_16384X32/M32/sp_hde_16384_m32.lef ...
[02/03 14:46:04     37s] 
[02/03 14:46:04     37s] Loading LEF file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef ...
[02/03 14:46:04     37s] WARNING (LEFPARS-2502): Message (LEFPARS-2065) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 12683.
[02/03 14:46:04     37s] WARNING (LEFPARS-2502): Message (LEFPARS-2076) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 12686.
[02/03 14:46:04     37s] WARNING (LEFPARS-2502): Message (LEFPARS-2001) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 13714.
[02/03 14:46:04     37s] 
[02/03 14:46:04     37s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef//antenna_9lm.lef ...
[02/03 14:46:04     37s] **WARN: (IMPLF-61):	43 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[02/03 14:46:04     37s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[02/03 14:46:04     37s] Type 'man IMPLF-61' for more detail.
[02/03 14:46:04     37s] 
[02/03 14:46:04     37s] ##  Check design process and node:  
[02/03 14:46:04     37s] ##  Design tech node is not set.
[02/03 14:46:04     37s] 
[02/03 14:46:04     37s] 0
[02/03 14:46:04     37s] @innovus 44> 

[02/03 14:46:04     37s] @innovus 44> # Post Synthesis Netlist
# Post Synthesis Netlist
[02/03 14:46:04     37s] @innovus 45> enienics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
cs_message "Reading the Post Synthesis netlist at $design(postsy [1Gn_netlist)" medium
[02/03 14:46:04     37s] 
[02/03 14:46:04     37s] ENICSINFO: Reading the Post Synthesis netlist at /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v
[02/03 14:46:04     37s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:46:04     37s] @innovus 46> read_netlist $design(postsyn_netlist)
read_netlist $design(postsyn_netlist)
[02/03 14:46:04     37s] #% Begin Load netlist data ... (date=02/03 14:46:04, mem=1040.0M)
[02/03 14:46:04     37s] *** Begin netlist parsing (mem=7337.6M) ***
[02/03 14:46:04     37s] Pin 'VSS' of cell 'PVSS3CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'VSSPST' of cell 'PVSS2CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'AVSS' of cell 'PVSS2ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'VSS' of cell 'PVSS1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'AVSS' of cell 'PVSS1ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'VDDPST' of cell 'PVDD2POC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'VDDPST' of cell 'PVDD2CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'AVDD' of cell 'PVDD2ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'VDD' of cell 'PVDD1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Pin 'AVDD' of cell 'PVDD1ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/03 14:46:04     37s] Created 2896 new cells from 10 timing libraries.
[02/03 14:46:04     37s] Reading netlist ...
[02/03 14:46:04     37s] Backslashed names will retain backslash and a trailing blank character.
[02/03 14:46:04     37s] Reading verilog netlist '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v'
[02/03 14:46:04     37s] 
[02/03 14:46:04     37s] *** Memory Usage v#1 (Current mem = 7348.633M, initial mem = 2004.215M) ***
[02/03 14:46:04     37s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=7348.6M) ***
[02/03 14:46:04     37s] #% End Load netlist data ... (date=02/03 14:46:04, total cpu=0:00:00.3, real=0:00:00.0, peak res=1192.5M, current mem=1192.5M)
[02/03 14:46:04     37s] Top level cell is lp_riscv_top.
[02/03 14:46:05     38s] Hooked 5792 DB cells to tlib cells.
[02/03 14:46:05     38s] Ending "BindLib:" (total cpu=0:00:00.7, real=0:00:00.0, peak res=1299.0M, current mem=1299.0M)
[02/03 14:46:05     38s] Starting recursive module instantiation check.
[02/03 14:46:05     38s] No recursion found.
[02/03 14:46:05     38s] Building hierarchical netlist for Cell lp_riscv_top ...
[02/03 14:46:05     38s] *** Netlist is unique.
[02/03 14:46:05     38s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[02/03 14:46:05     38s] ** info: there are 5914 modules.
[02/03 14:46:05     38s] ** info: there are 26117 stdCell insts.
[02/03 14:46:05     38s] ** info: there are 68 Pad insts.
[02/03 14:46:05     38s] ** info: there are 3 macros.
[02/03 14:46:05     38s] 
[02/03 14:46:05     38s] *** Memory Usage v#1 (Current mem = 7465.047M, initial mem = 2004.215M) ***
[02/03 14:46:05     38s] 0
[02/03 14:46:05     38s] @innovus 47> 

[02/03 14:46:05     38s] @innovus 47> # Import and initialize design
# Import and initialize design
[02/03 14:46:05     38s] @innovus 48> enics_message "Running init_design command" medium
enics_message "Running init_design command" medium
[02/03 14:46:05     38s] 
[02/03 14:46:05     38s] ENICSINFO: Running init_design command
[02/03 14:46:05     38s] --------------------------------------
[02/03 14:46:05     38s] @innovus 49> init_design
init_design
[02/03 14:46:06     38s] Pre-connect netlist-defined P/G connections...
[02/03 14:46:06     38s]   Updated 24 instances.
[02/03 14:46:06     38s] Initializing I/O assignment ...
[02/03 14:46:06     38s] Start create_tracks
[02/03 14:46:06     38s] Extraction setup Started 
[02/03 14:46:06     38s] 
[02/03 14:46:06     38s] Trim Metal Layers:
[02/03 14:46:06     38s] I[02/03 14:46:06     38s] __QRC_SADV_USE_LE__ is set 0
nitializing multi-corner RC extraction with 2 active RC Corners ...
[02/03 14:46:06     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/03 14:46:06     39s] Metal Layer Id 1 is M1 
[02/03 14:46:06     39s] Metal Layer Id 2 is M2 
[02/03 14:46:06     39s] Metal Layer Id 3 is M3 
[02/03 14:46:06     39s] Metal Layer Id 4 is M4 
[02/03 14:46:06     39s] Metal Layer Id 5 is M5 
[02/03 14:46:06     39s] Metal Layer Id 6 is M6 
[02/03 14:46:06     39s] Metal Layer Id 7 is M7 
[02/03 14:46:06     39s] Metal Layer Id 8 is M8 
[02/03 14:46:06     39s] Metal Layer Id 9 is M9 
[02/03 14:46:06     39s] Metal Layer Id 10 is AP 
[02/03 14:46:06     39s] Via Layer Id 34 is VIA1 
[02/03 14:46:06     39s] Via Layer Id 35 is VIA2 
[02/03 14:46:06     39s] Via Layer Id 36 is VIA3 
[02/03 14:46:06     39s] Via Layer Id 37 is VIA4 
[02/03 14:46:06     39s] Via Layer Id 38 is VIA5 
[02/03 14:46:06     39s] Via Layer Id 39 is VIA6 
[02/03 14:46:06     39s] Via Layer Id 40 is VIA7 
[02/03 14:46:06     39s] Via Layer Id 41 is VIA8 
[02/03 14:46:06     39s] Via Layer Id 42 is RV 
[02/03 14:46:06     39s] 
[02/03 14:46:06     39s] Trim Metal Layers:
[02/03 14:46:06     39s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/03 14:46:06     39s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/03 14:46:06     39s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/03 14:46:06     39s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/03 14:46:06     39s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/03 14:46:06     39s] Generating auto layer map file.
[02/03 14:46:06     39s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/03 14:46:06     39s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/03 14:46:06     39s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/03 14:46:06     39s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/03 14:46:06     39s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/03 14:46:06     39s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/03 14:46:06     39s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/03 14:46:06     39s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/03 14:46:06     39s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/03 14:46:06     39s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/03 14:46:06     39s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/03 14:46:06     39s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/03 14:46:06     39s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/03 14:46:06     39s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/03 14:46:06     39s] Metal Layer Id 1 mapped to 7 
[02/03 14:46:06     39s] Via Layer Id 1 mapped to 8 
[02/03 14:46:06     39s] Metal Layer Id 2 mapped to 9 
[02/03 14:46:06     39s] Via Layer Id 2 mapped to 10 
[02/03 14:46:06     39s] Metal Layer Id 3 mapped to 11 
[02/03 14:46:06     39s] Via Layer Id 3 mapped to 12 
[02/03 14:46:06     39s] Metal Layer Id 4 mapped to 13 
[02/03 14:46:06     39s] Via Layer Id 4 mapped to 14 
[02/03 14:46:06     39s] Metal Layer Id 5 mapped to 15 
[02/03 14:46:06     39s] Via Layer Id 5 mapped to 16 
[02/03 14:46:06     39s] Metal Layer Id 6 mapped to 17 
[02/03 14:46:06     39s] Via Layer Id 6 mapped to 18 
[02/03 14:46:06     39s] Metal Layer Id 7 mapped to 19 
[02/03 14:46:06     39s] Via Layer Id 7 mapped to 20 
[02/03 14:46:06     39s] Metal Layer Id 8 mapped to 21 
[02/03 14:46:06     39s] Via Layer Id 8 mapped to 22 
[02/03 14:46:06     39s] Metal Layer Id 9 mapped to 23 
[02/03 14:46:06     39s] Via Layer Id 9 mapped to 24 
[02/03 14:46:06     39s] Metal Layer Id 10 mapped to 25 
[02/03 14:46:07     39s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[02/03 14:46:07     39s] eee: Reading patterns meta data.
[02/03 14:46:07     39s] eee: PatternAvail:0, PreRoutePatternReadFailed:2
[02/03 14:46:07     39s] Restore PreRoute Pattern Extraction data failed.
[02/03 14:46:07     39s] Importing multi-corner technology file(s) for preRoute extraction...
[02/03 14:46:07     39s] /data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
[02/03 14:46:07     39s] Metal Layer Id 1 is M1 
[02/03 14:46:07     39s] Metal Layer Id 2 is M2 
[02/03 14:46:07     39s] Metal Layer Id 3 is M3 
[02/03 14:46:07     39s] Metal Layer Id 4 is M4 
[02/03 14:46:07     39s] Metal Layer Id 5 is M5 
[02/03 14:46:07     39s] Metal Layer Id 6 is M6 
[02/03 14:46:07     39s] Metal Layer Id 7 is M7 
[02/03 14:46:07     39s] Metal Layer Id 8 is M8 
[02/03 14:46:07     39s] Metal Layer Id 9 is M9 
[02/03 14:46:07     39s] Metal Layer Id 10 is AP 
[02/03 14:46:07     39s] Via Layer Id 34 is VIA1 
[02/03 14:46:07     39s] Via Layer Id 35 is VIA2 
[02/03 14:46:07     39s] Via Layer Id 36 is VIA3 
[02/03 14:46:07     39s] Via Layer Id 37 is VIA4 
[02/03 14:46:07     39s] Via Layer Id 38 is VIA5 
[02/03 14:46:07     39s] Via Layer Id 39 is VIA6 
[02/03 14:46:07     39s] Via Layer Id 40 is VIA7 
[02/03 14:46:07     39s] Via Layer Id 41 is VIA8 
[02/03 14:46:07     39s] Via Layer Id 42 is RV 
[02/03 14:46:07     39s] 
[02/03 14:46:07     39s] Trim Metal Layers:
[02/03 14:46:07     39s] Generating auto layer map file.
[02/03 14:46:07     39s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/03 14:46:07     39s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/03 14:46:07     39s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/03 14:46:07     39s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/03 14:46:07     39s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/03 14:46:07     39s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/03 14:46:07     39s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/03 14:46:07     39s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/03 14:46:07     39s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/03 14:46:07     39s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/03 14:46:07     39s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/03 14:46:07     39s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/03 14:46:07     39s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/03 14:46:07     39s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/03 14:46:07     39s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/03 14:46:07     39s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/03 14:46:07     39s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/03 14:46:07     39s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/03 14:46:07     39s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/03 14:46:07     39s] Metal Layer Id 1 mapped to 7 
[02/03 14:46:07     39s] Via Layer Id 1 mapped to 8 
[02/03 14:46:07     39s] Metal Layer Id 2 mapped to 9 
[02/03 14:46:07     39s] Via Layer Id 2 mapped to 10 
[02/03 14:46:07     39s] Metal Layer Id 3 mapped to 11 
[02/03 14:46:07     39s] Via Layer Id 3 mapped to 12 
[02/03 14:46:07     39s] Metal Layer Id 4 mapped to 13 
[02/03 14:46:07     39s] Via Layer Id 4 mapped to 14 
[02/03 14:46:07     39s] Metal Layer Id 5 mapped to 15 
[02/03 14:46:07     39s] Via Layer Id 5 mapped to 16 
[02/03 14:46:07     39s] Metal Layer Id 6 mapped to 17 
[02/03 14:46:07     39s] Via Layer Id 6 mapped to 18 
[02/03 14:46:07     39s] Metal Layer Id 7 mapped to 19 
[02/03 14:46:07     39s] Via Layer Id 7 mapped to 20 
[02/03 14:46:07     39s] Metal Layer Id 8 mapped to 21 
[02/03 14:46:07     39s] Via Layer Id 8 mapped to 22 
[02/03 14:46:07     39s] Metal Layer Id 9 mapped to 23 
[02/03 14:46:07     39s] Via Layer Id 9 mapped to 24 
[02/03 14:46:07     39s] Metal Layer Id 10 mapped to 25 
[02/03 14:46:08     41s] /data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
[02/03 14:46:09     41s] Metal Layer Id 1 is M1 
[02/03 14:46:09     41s] Metal Layer Id 2 is M2 
[02/03 14:46:09     41s] Metal Layer Id 3 is M3 
[02/03 14:46:09     41s] Metal Layer Id 4 is M4 
[02/03 14:46:09     41s] Metal Layer Id 5 is M5 
[02/03 14:46:09     41s] Metal Layer Id 6 is M6 
[02/03 14:46:09     41s] Metal Layer Id 7 is M7 
[02/03 14:46:09     41s] Metal Layer Id 8 is M8 
[02/03 14:46:09     41s] Metal Layer Id 9 is M9 
[02/03 14:46:09     41s] Metal Layer Id 10 is AP 
[02/03 14:46:09     41s] Via Layer Id 34 is VIA1 
[02/03 14:46:09     41s] Via Layer Id 35 is VIA2 
[02/03 14:46:09     41s] Via Layer Id 36 is VIA3 
[02/03 14:46:09     41s] Via Layer Id 37 is VIA4 
[02/03 14:46:09     41s] Via Layer Id 38 is VIA5 
[02/03 14:46:09     41s] Via Layer Id 39 is VIA6 
[02/03 14:46:09     41s] Via Layer Id 40 is VIA7 
[02/03 14:46:09     41s] Via Layer Id 41 is VIA8 
[02/03 14:46:09     41s] Via Layer Id 42 is RV 
[02/03 14:46:09     41s] 
[02/03 14:46:09     41s] Trim Metal Layers:
[02/03 14:46:09     41s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/03 14:46:09     41s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/03 14:46:09     41s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/03 14:46:09     41s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/03 14:46:09     41s] Generating auto layer map file.
[02/03 14:46:09     41s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/03 14:46:09     41s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/03 14:46:09     41s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/03 14:46:09     41s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/03 14:46:09     41s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/03 14:46:09     41s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/03 14:46:09     41s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/03 14:46:09     41s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/03 14:46:09     41s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/03 14:46:09     41s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/03 14:46:09     41s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/03 14:46:09     41s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/03 14:46:09     41s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/03 14:46:09     41s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/03 14:46:09     41s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/03 14:46:09     41s] Metal Layer Id 1 mapped to 7 
[02/03 14:46:09     41s] Via Layer Id 1 mapped to 8 
[02/03 14:46:09     41s] Metal Layer Id 2 mapped to 9 
[02/03 14:46:09     41s] Via Layer Id 2 mapped to 10 
[02/03 14:46:09     41s] Metal Layer Id 3 mapped to 11 
[02/03 14:46:09     41s] Via Layer Id 3 mapped to 12 
[02/03 14:46:09     41s] Metal Layer Id 4 mapped to 13 
[02/03 14:46:09     41s] Via Layer Id 4 mapped to 14 
[02/03 14:46:09     41s] Metal Layer Id 5 mapped to 15 
[02/03 14:46:09     41s] Via Layer Id 5 mapped to 16 
[02/03 14:46:09     41s] Metal Layer Id 6 mapped to 17 
[02/03 14:46:09     41s] Via Layer Id 6 mapped to 18 
[02/03 14:46:09     41s] Metal Layer Id 7 mapped to 19 
[02/03 14:46:09     41s] Via Layer Id 7 mapped to 20 
[02/03 14:46:09     41s] Metal Layer Id 8 mapped to 21 
[02/03 14:46:09     41s] Via Layer Id 8 mapped to 22 
[02/03 14:46:09     41s] Metal Layer Id 9 mapped to 23 
[02/03 14:46:09     41s] Via Layer Id 9 mapped to 24 
[02/03 14:46:09     41s] Metal Layer Id 10 mapped to 25 
[02/03 14:46:11     43s] Completed (cpu: 0:00:04.3 real: 0:00:05.0)
[02/03 14:46:11     43s] Set Shrink Factor to 1.00000
[02/03 14:46:11     43s] Technology file '/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[02/03 14:46:11     43s] Summary of Active RC-Corners : 
[02/03 14:46:11     43s]  
[02/03 14:46:11     43s]  Analysis View: wc_analysis_view
[02/03 14:46:11     43s]     RC-Corner Name        : wc_rc_corner
[02/03 14:46:11     43s]     RC-Corner Index       : 0
[02/03 14:46:11     43s]     RC-Corner Temperature : 125 Celsius
[02/03 14:46:11     43s]     RC-Corner Cap Table   : ''
[02/03 14:46:11     43s]     RC-Corner PreRoute Res Factor         : 1
[02/03 14:46:11     43s]     RC-Corner PreRoute Cap Factor         : 1
[02/03 14:46:11     43s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/03 14:46:11     43s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/03 14:46:11     43s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/03 14:46:11     43s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/03 14:46:11     43s]     RC-Corner Technology file: '/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile'
[02/03 14:46:11     43s]  
[02/03 14:46:11     43s]  Analysis View: bc_analysis_view
[02/03 14:46:11     43s]     RC-Corner Name        : bc_rc_corner
[02/03 14:46:11     43s]     RC-Corner Index       : 1
[02/03 14:46:11     43s]     RC-Corner Temperature : -40 Celsius
[02/03 14:46:11     43s]     RC-Corner Cap Table   : ''
[02/03 14:46:11     43s]     RC-Corner PreRoute Res Factor         : 1
[02/03 14:46:11     43s]     RC-Corner PreRoute Cap Factor         : 1
[02/03 14:46:11     43s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/03 14:46:11     43s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/03 14:46:11     43s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/03 14:46:11     43s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/03 14:46:11     43s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/03 14:46:11     43s]     RC-Corner Technology file: '/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile'
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] Trim Metal Layers:
[02/03 14:46:11     43s] LayerId::1 widthSet size::1
[02/03 14:46:11     43s] LayerId::2 widthSet size::1
[02/03 14:46:11     43s] LayerId::3 widthSet size::1
[02/03 14:46:11     43s] LayerId::4 widthSet size::1
[02/03 14:46:11     43s] LayerId::5 widthSet size::1
[02/03 14:46:11     43s] LayerId::6 widthSet size::1
[02/03 14:46:11     43s] LayerId::7 widthSet size::1
[02/03 14:46:11     43s] LayerId::8 widthSet size::1
[02/03 14:46:11     43s] LayerId::9 widthSet size::1
[02/03 14:46:11     43s] LayerId::10 widthSet size::1
[02/03 14:46:11     43s] eee: pegSigSF::1.070000
[02/03 14:46:11     43s] Updating RC grid for preRoute extraction ...
[02/03 14:46:11     43s] Initializing multi-corner resistance tables ...
[02/03 14:46:11     43s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 14:46:11     43s] {RT wc_rc_corner 0 10 10 {9 0} 1}
[02/03 14:46:11     43s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.694200 newSi=0.000000 wHLS=1.735500 siPrev=0 viaL=0.000000
[02/03 14:46:11     43s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/03 14:46:11     43s] *Info: initialize multi-corner CTS.
[02/03 14:46:11     43s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1590.1M, current mem=1315.1M)
[02/03 14:46:11     43s] Reading timing constraints file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/lp_riscv_top.sdc' ...
[02/03 14:46:11     43s] Current (total cpu=0:00:43.6, real=0:02:51, peak res=1713.1M, current mem=1713.1M)
[02/03 14:46:11     43s] INFO (CTE): Constraints read successfully.
[02/03 14:46:11     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1756.4M, current mem=1756.4M)
[02/03 14:46:11     43s] Current (total cpu=0:00:43.7, real=0:02:51, peak res=1756.4M, current mem=1756.4M)
[02/03 14:46:11     43s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/03 14:46:11     43s] Summary for sequential cells identification: 
[02/03 14:46:11     43s]   Identified SBFF number: 444
[02/03 14:46:11     43s]   Identified MBFF number: 0
[02/03 14:46:11     43s]   Identified SB Latch number: 0
[02/03 14:46:11     43s]   Identified MB Latch number: 0
[02/03 14:46:11     43s]   Not identified SBFF number: 0
[02/03 14:46:11     43s]   Not identified MBFF number: 0
[02/03 14:46:11     43s]   Not identified SB Latch number: 0
[02/03 14:46:11     43s]   Not identified MB Latch number: 0
[02/03 14:46:11     43s]   Number of sequential cells which are not FFs: 318
[02/03 14:46:11     43s] Total number of combinational cells: 2058
[02/03 14:46:11     43s] Total number of sequential cells: 762
[02/03 14:46:11     43s] Total number of tristate cells: 27
[02/03 14:46:11     43s] Total number of level shifter cells: 0
[02/03 14:46:11     43s] Total number of power gating cells: 0
[02/03 14:46:11     43s] Total number of isolation cells: 0
[02/03 14:46:11     43s] Total number of power switch cells: 0
[02/03 14:46:11     43s] Total number of pulse generator cells: 0
[02/03 14:46:11     43s] Total number of always on buffers: 0
[02/03 14:46:11     43s] Total number of retention cells: 0
[02/03 14:46:11     43s] List of usable buffers: BUFH_X11M_A9TH BUFH_X13M_A9TH BUFH_X16M_A9TH BUFH_X2M_A9TH BUFH_X1P7M_A9TH BUFH_X4M_A9TH BUFH_X5M_A9TH BUFH_X6M_A9TH BUFH_X7P5M_A9TH BUFH_X9M_A9TH BUFH_X0P8M_A9TL BUFH_X0P7M_A9TL BUFH_X11M_A9TL BUFH_X13M_A9TL BUFH_X16M_A9TL BUFH_X1M_A9TL BUFH_X1P4M_A9TL BUFH_X1P2M_A9TL BUFH_X2M_A9TL BUFH_X1P7M_A9TL BUFH_X3M_A9TL BUFH_X2P5M_A9TL BUFH_X4M_A9TL BUFH_X3P5M_A9TL BUFH_X5M_A9TL BUFH_X6M_A9TL BUFH_X7P5M_A9TL BUFH_X9M_A9TL BUF_X0P7B_A9TL BUF_X0P7M_A9TL BUF_X0P8M_A9TL BUF_X0P8B_A9TL BUF_X11M_A9TL BUF_X11B_A9TL BUF_X13M_A9TL BUF_X13B_A9TL BUF_X16B_A9TL BUF_X16M_A9TL BUF_X1M_A9TL BUF_X1B_A9TL BUF_X1P2B_A9TL BUF_X1P2M_A9TL BUF_X1P4B_A9TL BUF_X1P4M_A9TL BUF_X1P7B_A9TL BUF_X1P7M_A9TL BUF_X2M_A9TL BUF_X2B_A9TL BUF_X2P5B_A9TL BUF_X2P5M_A9TL BUF_X3M_A9TL BUF_X3B_A9TL BUF_X3P5M_A9TL BUF_X3P5B_A9TL BUF_X4M_A9TL BUF_X4B_A9TL BUF_X5M_A9TL BUF_X5B_A9TL BUF_X6M_A9TL BUF_X6B_A9TL BUF_X7P5M_A9TL BUF_X7P5B_A9TL BUF_X9B_A9TL BUF_X9M_A9TL DLY2_X0P5M_A9TL DLY2_X1M_A9TL DLY2_X2M_A9TL DLY2_X4M_A9TL BUFH_X0P8M_A9TR BUFH_X0P7M_A9TR BUFH_X11M_A9TR BUFH_X13M_A9TR BUFH_X16M_A9TR BUFH_X1M_A9TR BUFH_X1P4M_A9TR BUFH_X1P2M_A9TR BUFH_X2M_A9TR BUFH_X1P7M_A9TR BUFH_X3M_A9TR BUFH_X2P5M_A9TR BUFH_X4M_A9TR BUFH_X3P5M_A9TR BUFH_X5M_A9TR BUFH_X6M_A9TR BUFH_X7P5M_A9TR BUFH_X9M_A9TR BUF_X0P7B_A9TR BUF_X0P7M_A9TR BUF_X0P8M_A9TR BUF_X0P8B_A9TR BUF_X11M_A9TR BUF_X11B_A9TR BUF_X13M_A9TR BUF_X13B_A9TR BUF_X16B_A9TR BUF_X16M_A9TR BUF_X1M_A9TR BUF_X1B_A9TR BUF_X1P2B_A9TR BUF_X1P2M_A9TR BUF_X1P4B_A9TR BUF_X1P4M_A9TR BUF_X1P7B_A9TR BUF_X1P7M_A9TR BUF_X2M_A9TR BUF_X2B_A9TR BUF_X2P5B_A9TR BUF_X2P5M_A9TR BUF_X3M_A9TR BUF_X3B_A9TR BUF_X3P5M_A9TR BUF_X3P5B_A9TR BUF_X4M_A9TR BUF_X4B_A9TR BUF_X5M_A9TR BUF_X5B_A9TR BUF_X6M_A9TR BUF_X6B_A9TR BUF_X7P5M_A9TR BUF_X7P5B_A9TR BUF_X9B_A9TR BUF_X9M_A9TR
[02/03 14:46:11     43s] Total number of usable buffers: 122
[02/03 14:46:11     43s] List of unusable buffers:[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
 FRICG_X0P5B_A9TL FRICG_X0P6B_A9TL FRICG_X0P8B_A9TL FRICG_X0P7B_A9TL FRICG_X11B_A9TL FRICG_X13B_A9TL FRICG_X16B_A9TL FRICG_X1B_A9TL FRICG_X1P2B_A9TL FRICG_X1P4B_A9TL FRICG_X2B_A9TL FRICG_X1P7B_A9TL FRICG_X3B_A9TL FRICG_X2P5B_A9TL FRICG_X4B_A9TL FRICG_X3P5B_A9TL FRICG_X5B_A9TL FRICG_X6B_A9TL FRICG_X7P5B_A9TL FRICG_X9B_A9TL FRICG_X0P5B_A9TR FRICG_X0P6B_A9TR FRICG_X0P8B_A9TR FRICG_X0P7B_A9TR FRICG_X11B_A9TR FRICG_X13B_A9TR FRICG_X16B_A9TR FRICG_X1B_A9TR FRICG_X1P2B_A9TR FRICG_X1P4B_A9TR FRICG_X2B_A9TR FRICG_X1P7B_A9TR FRICG_X3B_A9TR FRICG_X2P5B_A9TR FRICG_X4B_A9TR FRICG_X3P5B_A9TR FRICG_X5B_A9TR FRICG_X6B_A9TR FRICG_X7P5B_A9TR FRICG_X9B_A9TR
[02/03 14:46:11     43s] Total number of unusable buffers: 40
[02/03 14:46:11     43s] List of usable inverters: INV_X0P5B_A9TH INV_X0P5M_A9TH INV_X0P6B_A9TH INV_X0P6M_A9TH INV_X0P7B_A9TH INV_X0P7M_A9TH INV_X0P8M_A9TH INV_X0P8B_A9TH INV_X11M_A9TH INV_X11B_A9TH INV_X13M_A9TH INV_X13B_A9TH INV_X16B_A9TH INV_X16M_A9TH INV_X1M_A9TH INV_X1B_A9TH INV_X1P2B_A9TH INV_X1P2M_A9TH INV_X1P4B_A9TH INV_X1P4M_A9TH INV_X1P7B_A9TH INV_X1P7M_A9TH INV_X2M_A9TH INV_X2B_A9TH INV_X2P5B_A9TH INV_X2P5M_A9TH INV_X3M_A9TH INV_X3B_A9TH INV_X3P5B_A9TH INV_X3P5M_A9TH INV_X4M_A9TH INV_X4B_A9TH INV_X5M_A9TH INV_X5B_A9TH INV_X6M_A9TH INV_X6B_A9TH INV_X7P5M_A9TH INV_X7P5B_A9TH INV_X9B_A9TH INV_X9M_A9TH INV_X0P5B_A9TL INV_X0P5M_A9TL INV_X0P6B_A9TL INV_X0P6M_A9TL INV_X0P7B_A9TL INV_X0P7M_A9TL INV_X0P8M_A9TL INV_X0P8B_A9TL INV_X11M_A9TL INV_X11B_A9TL INV_X13M_A9TL INV_X13B_A9TL INV_X16B_A9TL INV_X16M_A9TL INV_X1M_A9TL INV_X1B_A9TL INV_X1P2B_A9TL INV_X1P2M_A9TL INV_X1P4B_A9TL INV_X1P4M_A9TL INV_X1P7B_A9TL INV_X1P7M_A9TL INV_X2M_A9TL INV_X2B_A9TL INV_X2P5B_A9TL INV_X2P5M_A9TL INV_X3M_A9TL INV_X3B_A9TL INV_X3P5B_A9TL INV_X3P5M_A9TL INV_X4M_A9TL INV_X4B_A9TL INV_X5M_A9TL INV_X5B_A9TL INV_X6M_A9TL INV_X6B_A9TL INV_X7P5M_A9TL INV_X7P5B_A9TL INV_X9B_A9TL INV_X9M_A9TL INV_X0P5B_A9TR INV_X0P5M_A9TR INV_X0P6B_A9TR INV_X0P6M_A9TR INV_X0P7B_A9TR INV_X0P7M_A9TR INV_X0P8M_A9TR INV_X0P8B_A9TR INV_X11M_A9TR INV_X11B_A9TR INV_X13M_A9TR INV_X13B_A9TR INV_X16B_A9TR INV_X16M_A9TR INV_X1M_A9TR INV_X1B_A9TR INV_X1P2B_A9TR INV_X1P2M_A9TR INV_X1P4B_A9TR INV_X1P4M_A9TR INV_X1P7B_A9TR INV_X1P7M_A9TR INV_X2M_A9TR INV_X2B_A9TR INV_X2P5B_A9TR INV_X2P5M_A9TR INV_X3M_A9TR INV_X3B_A9TR INV_X3P5B_A9TR INV_X3P5M_A9TR INV_X4M_A9TR INV_X4B_A9TR INV_X5M_A9TR INV_X5B_A9TR INV_X6M_A9TR INV_X6B_A9TR INV_X7P5M_A9TR INV_X7P5B_A9TR INV_X9M_A9TR INV_X9B_A9TR
[02/03 14:46:11     43s] Total number of usable inverters: 120
[02/03 14:46:11     43s] List of unusable inverters:
[02/03 14:46:11     43s] Total number of unusable inverters: 0
[02/03 14:46:11     43s] List of identified usable delay cells: BUFH_X0P8M_A9TH BUFH_X0P7M_A9TH BUFH_X1M_A9TH BUFH_X1P4M_A9TH BUFH_X1P2M_A9TH BUFH_X3M_A9TH BUFH_X2P5M_A9TH BUFH_X3P5M_A9TH BUF_X0P7B_A9TH BUF_X0P7M_A9TH BUF_X0P8M_A9TH BUF_X0P8B_A9TH BUF_X11M_A9TH BUF_X11B_A9TH BUF_X13M_A9TH BUF_X13B_A9TH BUF_X16B_A9TH BUF_X16M_A9TH BUF_X1M_A9TH BUF_X1B_A9TH BUF_X1P2B_A9TH BUF_X1P2M_A9TH BUF_X1P4B_A9TH BUF_X1P4M_A9TH BUF_X1P7B_A9TH BUF_X1P7M_A9TH BUF_X2M_A9TH BUF_X2B_A9TH BUF_X2P5B_A9TH BUF_X2P5M_A9TH BUF_X3M_A9TH BUF_X3B_A9TH BUF_X3P5M_A9TH BUF_X3P5B_A9TH BUF_X4M_A9TH BUF_X4B_A9TH BUF_X5M_A9TH BUF_X5B_A9TH BUF_X6M_A9TH BUF_X6B_A9TH BUF_X7P5M_A9TH BUF_X7P5B_A9TH BUF_X9B_A9TH BUF_X9M_A9TH DLY2_X0P5M_A9TH DLY2_X1M_A9TH DLY2_X2M_A9TH DLY2_X4M_A9TH DLY4_X1M_A9TH DLY4_X0P5M_A9TH DLY4_X2M_A9TH DLY4_X4M_A9TH DLY4_X1M_A9TL DLY4_X0P5M_A9TL DLY4_X2M_A9TL DLY4_X4M_A9TL DLY2_X0P5M_A9TR DLY2_X1M_A9TR DLY2_X2M_A9TR DLY2_X4M_A9TR DLY4_X1M_A9TR DLY4_X0P5M_A9TR DLY4_X2M_A9TR DLY4_X4M_A9TR
[02/03 14:46:11     43s] Total number of identified usable delay cells: 64
[02/03 14:46:11     43s] List of identified unusable delay cells: FRICG_X0P5B_A9TH FRICG_X0P6B_A9TH FRICG_X0P8B_A9TH FRICG_X0P7B_A9TH FRICG_X11B_A9TH FRICG_X13B_A9TH FRICG_X16B_A9TH FRICG_X1B_A9TH FRICG_X1P2B_A9TH FRICG_X1P4B_A9TH FRICG_X2B_A9TH FRICG_X1P7B_A9TH FRICG_X3B_A9TH FRICG_X2P5B_A9TH FRICG_X4B_A9TH FRICG_X3P5B_A9TH FRICG_X5B_A9TH FRICG_X6B_A9TH FRICG_X7P5B_A9TH FRICG_X9B_A9TH
[02/03 14:46:11     43s] Total number of identified unusable delay cells: 20
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Deleting Cell Server End ...
[02/03 14:46:11     43s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1758.0M, current mem=1757.9M)
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 14:46:11     43s] Summary for sequential cells identification: 
[02/03 14:46:11     43s]   Identified SBFF number: 444
[02/03 14:46:11     43s]   Identified MBFF number: 0
[02/03 14:46:11     43s]   Identified SB Latch number: 0
[02/03 14:46:11     43s]   Identified MB Latch number: 0
[02/03 14:46:11     43s]   Not identified SBFF number: 0
[02/03 14:46:11     43s]   Not identified MBFF number: 0
[02/03 14:46:11     43s]   Not identified SB Latch number: 0
[02/03 14:46:11     43s]   Not identified MB Latch number: 0
[02/03 14:46:11     43s]   Number of sequential cells which are not FFs: 318
[02/03 14:46:11     43s]  Visiting view : wc_analysis_view
[02/03 14:46:11     43s]    : PowerDomain = none : Weighted F : unweighted  = 29.00 (1.000) with rcCorner = 0
[02/03 14:46:11     43s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = -1
[02/03 14:46:11     43s]  Visiting view : bc_analysis_view
[02/03 14:46:11     43s]    : PowerDomain = none : Weighted F : unweighted  = 9.70 (1.000) with rcCorner = 1
[02/03 14:46:11     43s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[02/03 14:46:11     43s] TLC MultiMap info (StdDelay):
[02/03 14:46:11     43s]   : bc_dly_corner + bc_libset + 1 + no RcCorner := 8.5ps
[02/03 14:46:11     43s]   : bc_dly_corner + bc_libset + 1 + bc_rc_corner := 9.7ps
[02/03 14:46:11     43s]   : wc_dly_corner + wc_libset + 1 + no RcCorner := 26.4ps
[02/03 14:46:11     43s]   : wc_dly_corner + wc_libset + 1 + wc_rc_corner := 29ps
[02/03 14:46:11     43s]  Setting StdDelay to: 29ps
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Deleting Cell Server Begin ...
[02/03 14:46:11     43s] 
[02/03 14:46:11     43s] TimeStamp Deleting Cell Server End ...
[02/03 14:46:11     43s] @innovus 50> 

[02/03 14:46:11     43s] @innovus 50> # Load general settings
# Load general settings
[02/03 14:46:11     43s] @innovus 51> source ../scripts/settings.tcl -quiet
source ../scripts/settings.tcl -quiet
[02/03 14:46:11     44s] AAE_INFO: switching -siAware from false to true ...
[02/03 14:46:11     44s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/03 14:46:11     44s] 1 true
[02/03 14:46:11     44s] @innovus 52> 

[02/03 14:46:11     44s] @innovus 52> # Create cost groups
# Create cost groups
[02/03 14:46:11     44s] @innovus 53> enics_default_cost_groups
enics_default_cost_groups
[02/03 14:46:11     44s] Created reg2reg path group
[02/03 14:46:11     44s] Effort level <high> specified for reg2reg path_group
[02/03 14:46:12     44s] Created reg2cgate path group
[02/03 14:46:12     44s] Effort level <high> specified for reg2cgate path_group

[02/03 14:46:12     44s] @innovus 54> 
[02/03 14:46:12     44s] @innovus 54> # Connect Global Nets
# Connect Global Nets
[02/03 14:46:12     44s] @innovus 55> enics_message "Connecting Gloenics_message "Connecting Global Nets" medium
bal Nets" medium
[02/03 14:46:12     44s] 
[02/03 14:46:12     44s] ENICSINFO: Connecting Global Nets
[02/03 14:46:12     44s] ---------------------------------
[02/03 14:46:12     44s] @innovus 56> # Connect standard cells to VDD and GND
# Connect standard cells to VDD and GND
[02/03 14:46:12     44s] @innovus 57> connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GN [1GD) -all -verbose
connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
[02/03 14:46:12     44s] 26117 new gnd-pin connections were made to global net 'gnd'.
connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
[02/03 14:46:12     44s] @innovus 58> connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VD [1GD) -all -verbose
# Connect tie cells
[02/03 14:46:12     44s] 26117 new pwr-pin connections were made to global net 'vdd'.
[02/03 14:46:12     44s] @innovus 59> # Connect tie cells
[02/03 14:46:12     44s] @innovus 60> connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
[02/03 14:46:12     44s] @innovus 61> connect_global_net $design(digital_gnd) -type tielo -all -verbose 
connect_global_net $design(digital_gnd) -type tielo -all -verbose 
[02/03 14:46:12     44s] @innovus 62> # connect_global_net $design(digital_vdd) -type tiehi -pin $tech(ST [1GANDARD_CELL_VDD) -all -verbose 
# connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
[02/03 14:46:12     44s] @innovus 63> # connect_globa# connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 
l_net $design(digital_gnd) -type tielo -pin $tech(ST [1GANDARD_CELL_GND) -all -verbose 
[02/03 14:46:12     44s] @innovus 64> 

[02/03 14:46:12     44s] @innovus 64> # Connect SRAM PG Pins
# Connect SRAM PG Pins
[02/03 14:46:12     44s] @innovus 65> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN [1G)      -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
[02/03 14:46:12     44s] 3 new pwr-pin connections were made to global net 'vdd'.
[02/03 14:46:12     44s] @innovus 66> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHER [1GY_PIN) -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
[02/03 14:46:12     44s] 3 new pwr-pin connections were made to global net 'vdd'.
[02/03 14:46:12     44s] @innovus 67> connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)    [1G       -all -verbose 
connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
[02/03 14:46:12     44s] 3 new gnd-pin connections were made to global net 'gnd'.
[02/03 14:46:12     44s] @innovus 68> 

[02/03 14:46:12     44s] @innovus 68> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/03 14:46:12     44s] +     # Connect pads to IO and CORE voltages
[02/03 14:46:12     44s] +     #    -netlist_override is needed, since GENUS connects these pins to UNCON [1GNECTED during synthesis
[02/03 14:46:12     44s] +     connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:46:12     44s] +     connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:46:12     44s] +     connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:46:12     44s] +     connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:46:12     44s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    # Connect pads to IO and CORE voltages
    #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
    connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
}
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_4 to global net vddio.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  
Connect pwr pin VDDPST of i_ioring/i_VDDIO_12 to global net vddio.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_20 to global net vddio.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_28 to global net vddio.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_36 to global net vddio.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_44 to global net vddio.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_52 to global net vddio.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_60 to global net vddio.
[02/03 14:46:12     44s] 8 new pwr-pin connections were made to global net 'vddio'.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_3 to global net gnd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_13 to global net gnd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_19 to global net gnd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_27 to global net gnd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_35 to global net gnd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_43 to global net gnd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_51 to global net gnd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_59 to global net gnd.
[02/03 14:46:12     44s] 8 new gnd-pin connections were made to global net 'gnd'.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_5 to global net vdd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_11 to global net vdd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_21 to global net vdd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_29 to global net vdd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_37 to global net vdd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_45 to global net vdd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_53 to global net vdd.
[02/03 14:46:12     44s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_61 to global net vdd.
[02/03 14:46:12     44s] 8 new pwr-pin connections were made to global net 'vdd'.
[02/03 14:46:12     44s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 14:46:12     44s] @innovus 69> 
[02/03 14:46:12     44s] @innovus 69> # Power Intent
# Power Intent
[02/03 14:46:12     44s] @innovus 70> # read_power_intent -1801 $design(UPF_file)
# read_power_intent -1801 $design(UPF_file)
[02/03 14:46:12     44s] @innovus 71> # read_power_intent $design(CPF_file)
# read_power_intent $design(CPF_file)
[02/03 14:46:12     44s] @innovus 72> # commit_power_intent -verbos# commit_power_intent -verbose
e
[02/03 14:46:12     44s] @innovus 73> 

[02/03 14:46:12     44s] @innovus 73> # Don't Use and Size Only files
# Don't Use and Size Only files
[02/03 14:46:12     44s] @innovus 74> #    If Don't Use file exist#    If Don't Use file exists
s
[02/03 14:46:12     44s] @innovus 75> # source $design(dont_use_file)
# source $design(dont_use_file)
[02/03 14:46:12     44s] @innovus 76> #    If Size Only file exists
#    If Size Only file exists
[02/03 14:46:12     44s] @innovus 77> # source $design(size_only_file)
# source $design(size_only_file)
[02/03 14:46:12     44s] @innovus 78> 

[02/03 14:46:12     44s] @innovus 78> enics_create_stage_reports -save_db no -report_timing no -pop_snaps [1Ghot yes
enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
[02/03 14:46:12     44s] 
[02/03 14:46:12     44s] ENICSINFO: Starting to create reports for stage: init_design
[02/03 14:46:12     44s] ------------------------------------------------------------
[02/03 14:46:12     44s] ENICSINFO: Reports directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/init_design/ 
[02/03 14:46:12     44s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/03 14:46:12     44s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/03 14:46:12     44s] ENICSINFO: Reporting Timing
[02/03 14:46:12     44s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:46:12     44s] AAE_WARNING: Waveform propagation feature is not supported in pre-route stage, it is turned off.
[02/03 14:46:13     45s] **WARN: (IMPESI-3478):	Simulation based Equivalent Waveform Model without waveform propagation setting is not properly supported, using moment based EWM instead.
[02/03 14:46:13     45s] AAE DB initialization (MEM=7946.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/03 14:46:13     45s] #################################################################################
[02/03 14:46:13     45s] # Design Stage: PreRoute
[02/03 14:46:13     45s] # Design Name: lp_riscv_top
[02/03 14:46:13     45s] # Design Mode: 65nm
[02/03 14:46:13     45s] # Analysis Mode: MMMC OCV 
[02/03 14:46:13     45s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:46:13     45s] # Signoff Settings: SI On (EWM)
[02/03 14:46:13     45s] #################################################################################
[02/03 14:46:13     45s] Calculate early delays in OCV mode...
[02/03 14:46:13     45s] Calculate late delays in OCV mode...
[02/03 14:46:13     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 8024.3M, InitMEM = 8023.3M)
[02/03 14:46:13     45s] Start delay calculation (fullDC) (1 T). (MEM=8024.31)
[02/03 14:46:13     45s] Start AAE Lib Loading. (MEM=8044.04)
[02/03 14:46:13     45s] End AAE Lib Loading. (MEM=8110.81 CPU=0:00:00.1 Real=0:00:00.0)
[02/03 14:46:13     46s] End AAE Lib Interpolated Model. (MEM=8110.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119685/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119682/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119687/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119684/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][4]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:46:14     46s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:46:14     46s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[02/03 14:46:14     46s] To increase the message display limit, refer to the product command reference manual.
[02/03 14:46:18     50s] Total number of fetched objects 26904
[02/03 14:46:18     50s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/03 14:46:18     50s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/03 14:46:18     50s] End delay calculation. (MEM=8311.08 CPU=0:00:04.3 REAL=0:00:04.0)
[02/03 14:46:18     50s] End delay calculation (fullDC). (MEM=8311.08 CPU=0:00:05.1 REAL=0:00:05.0)
[02/03 14:46:18     50s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 8311.1M) ***
[02/03 14:46:19     51s] ENICSINFO: Writing out Database
[02/03 14:46:19     51s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/03 14:46:19     51s] #% Begin save design ... (date=02/03 14:46:19, mem=1951.3M)
[02/03 14:46:19     51s] % Begin Save ccopt configuration ... (date=02/03 14:46:19, mem=1951.3M)
[02/03 14:46:19     51s] % End Save ccopt configuration ... (date=02/03 14:46:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1952.1M, current mem=1952.1M)
[02/03 14:46:19     51s] % Begin Save netlist data ... (date=02/03 14:46:19, mem=1953.0M)
[02/03 14:46:19     51s] Writing Binary DB to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.bin in single-threaded mode...
[02/03 14:46:19     51s] % End Save netlist data ... (date=02/03 14:46:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1953.2M, current mem=1953.2M)
[02/03 14:46:19     51s] Writing Netlist "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.gz" ...
[02/03 14:46:19     51s] Saving symbol-table file ...
[02/03 14:46:20     51s] Saving congestion map file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.route.congmap.gz ...
[02/03 14:46:20     51s] % Begin Save AAE data ... (date=02/03 14:46:20, mem=1954.0M)
[02/03 14:46:20     51s] Saving AAE Data ...
[02/03 14:46:20     51s] % End Save AAE data ... (date=02/03 14:46:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1954.0M, current mem=1954.0M)
[02/03 14:46:20     51s] Saving preference file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/gui.pref.tcl ...
[02/03 14:46:20     51s] Saving mode setting ...
[02/03 14:46:20     51s] Saving root attributes to be loaded post write_db ...
[02/03 14:46:20     52s] Saving global file ...
[02/03 14:46:20     52s] Saving root attributes to be loaded previous write_db ...
[02/03 14:46:21     52s] % Begin Save floorplan data ... (date=02/03 14:46:21, mem=1956.4M)
[02/03 14:46:21     52s] Saving floorplan file ...
[02/03 14:46:21     52s] % End Save floorplan data ... (date=02/03 14:46:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1958.6M, current mem=1958.6M)
[02/03 14:46:21     52s] Saving PG file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb  3 14:46:21 2025)
[02/03 14:46:21     52s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=8234.6M) ***
[02/03 14:46:21     52s] Saving Drc markers ...
[02/03 14:46:21     52s] ... No Drc file written since there is no markers found.
[02/03 14:46:21     52s] % Begin Save placement data ... (date=02/03 14:46:21, mem=1958.8M)
[02/03 14:46:21     52s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/03 14:46:21     52s] Save Adaptive View Pruning View Names to Binary file
[02/03 14:46:21     52s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=8237.6M) ***
[02/03 14:46:21     52s] % End Save placement data ... (date=02/03 14:46:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.1M, current mem=1959.1M)
[02/03 14:46:21     52s] % Begin Save routing data ... (date=02/03 14:46:21, mem=1959.1M)
[02/03 14:46:21     52s] Saving route file ...
[02/03 14:46:21     52s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=8234.6M) ***
[02/03 14:46:21     52s] % End Save routing data ... (date=02/03 14:46:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1959.3M, current mem=1959.3M)
[02/03 14:46:21     52s] Saving property file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.prop
[02/03 14:46:21     52s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=8237.6M) ***
[02/03 14:46:21     52s] Saving preRoute extracted patterns in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.techData.gz' ...
[02/03 14:46:21     52s] Saving preRoute extraction data in directory '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/extraction/' ...
[02/03 14:46:21     52s] Checksum of RCGrid density data::120
[02/03 14:46:21     52s] % Begin Save power constraints data ... (date=02/03 14:46:21, mem=1961.0M)
[02/03 14:46:21     52s] % End Save power constraints data ... (date=02/03 14:46:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1961.0M, current mem=1961.0M)
[02/03 14:46:22     53s] Generated self-contained design init_design.tmp
[02/03 14:46:22     53s] #% End save design ... (date=02/03 14:46:22, total cpu=0:00:01.5, real=0:00:03.0, peak res=1986.4M, current mem=1963.7M)
[02/03 14:46:22     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/03 14:46:22     53s] *** Message Summary: 0 warning(s), 0 error(s)
[02/03 14:46:22     53s] 
[02/03 14:46:22     53s] @innovus 79> 

[02/03 14:46:22     53s] @innovus 79> ############################################
############################################
[02/03 14:46:22     53s] @innovus 80> # Floorplan
# Floorplan
[02/03 14:46:22     53s] @innovus 81> ############################################
############################################
[02/03 14:46:22     53s] @innovus 82> enics_start_stage "floorplan"
enics_start_stage "floorplan"
[02/03 14:46:22     53s] *********************************************
[02/03 14:46:22     53s] *********************************************
[02/03 14:46:22     53s] **   ENICSINFO: Starting stage floorplan   **
[02/03 14:46:22     53s] *********************************************
[02/03 14:46:22     53s] *********************************************
[02/03 14:46:22     53s] ENICSINFO: Current time is: 03/02/2025 14:46
[02/03 14:46:22     53s] ENICSINFO: ----------------------------------
[02/03 14:46:22     53s] @innovus 83> source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/03 14:46:22     53s] gnd vdd
[02/03 14:46:22     53s] @innovus 84> 

[02/03 14:46:22     53s] @innovus 84> # If Floorplan DEF is available:
# If Floorplan DEF is available:
[02/03 14:46:22     53s] @innovus 85> # read_def $design(floorplan_def)
# read_def $design(floorplan_def)
[02/03 14:46:22     53s] @innovus 86> 

[02/03 14:46:22     53s] @innovus 86> # If SCAN DEF is availabl# If SCAN DEF is available
e
[02/03 14:46:22     53s] @innovus 87> # read_def $design(scan_def)
# read_def $design(scan_def)
[02/03 14:46:22     53s] @innovus 88> 

[02/03 14:46:22     53s] @innovus 88>
 
[02/03 14:46:22     53s] @innovus 88> # Specify Floorpan
# Specify Floorpan
[02/03 14:46:22     53s] @innovus 89> crcreate_floorplan \
    -core_size [list 1350.0 1350.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
eate_floorplan \
[02/03 14:46:22     53s] +     -core_size [list 1350.0 1350.0 150.0 150.0 150.0 150.0] \
[02/03 14:46:22     53s] +     -core_margins_by die \
[02/03 14:46:22     53s] +     -flip s \
[02/03 14:46:22     53s] +     -match_to_site
[02/03 14:46:22     53s] Start create_tracks
[02/03 14:46:22     53s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/03 14:46:22     53s] @innovus 90> 

[02/03 14:46:22     53s] @innovus 90> # create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \ [1G
[02/03 14:46:22     53s] + #     -core_density_size $design(floorplan_ratio) $design(floorplan_utilizatio [1Gn) {*}$design(floorplan_space_to_core)
# create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
#     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/03 14:46:22     53s] @innovus 91> gui_fit
gui_fit
[02/03 14:46:22     53s] @innovus 92> gui_select -point {2248.80850 189.90850}
[02/03 14:46:36     54s] @innovus 93> gui_select -point {2340.66750 1501.26950}
[02/03 14:46:45     55s] @innovus 94> gui_select -point {2289.98700 183.57300}
[02/03 14:46:50     55s] @innovus 95> update_floorplan_obj -obj 0x7f65e6e25ef0 -rects {199.267 243.9005 1409.097 559.2655}
[02/03 14:47:04     58s] @innovus 96> gui_deselect -all 
[02/03 14:47:06     58s] @innovus 97> update_floorplan_obj -obj 0x7f65e6e25e80 -rects {227.6045 1124.476 1437.4345 1439.841}
[02/03 14:47:09     59s] @innovus 98> gui_deselect -all 
[02/03 14:47:12     59s] @innovus 99> update_floorplan_obj -obj 0x7f65e6e25e10 -rects {2188.1415 -19.0055 3397.9715 589.6045}
[02/03 14:47:18     61s] @innovus 100> set design(TOPLEVEL) "lp_riscv_top"
lp_riscv_top
[02/03 14:47:51     62s] @innovus 101> set runtype "pnr"
set runtype "pnr"
[02/03 14:47:51     62s] pnr
[02/03 14:47:51     62s] @innovus 102> set debug_file "debug.txt"
set debug_file "debug.txt"
[02/03 14:47:51     62s] debug.txt
[02/03 14:47:51     62s] @innovus 103> 

[02/03 14:47:51     62s] @innovus 103> # Load general procedures
# Load general procedures
[02/03 14:47:51     62s] @innovus 104> source ../scripts/procedures.tcl -quiet
source ../scripts/procedures.tcl -quiet
[02/03 14:47:51     62s] @innovus 105> 

[02/03 14:47:51     62s] @innovus 105> ###############################################
###############################################
[02/03 14:47:51     62s] @innovus 106> # Starting Stage - Load defines and technology
# Starting Stage - Load defines and technology
[02/03 14:47:51     62s] @innovus 107> ###############################################
###############################################
[02/03 14:47:51     62s] @innovus 108> enics_start_stage "start"
enics_start_stage "start"
[02/03 14:47:51     62s] *****************************************

[02/03 14:47:51     62s] *****************************************
[02/03 14:47:51     62s] **   ENICSINFO: Starting stage start   **
[02/03 14:47:51     62s] *****************************************
[02/03 14:47:51     62s] *****************************************
[02/03 14:47:51     62s] ENICSINFO: Current time is: 03/02/2025 14:47
[02/03 14:47:51     62s] ENICSINFO: This session is running on Hostname : ip-10-70-130-117.il-central-1.compute.internal
[02/03 14:47:51     62s] ENICSINFO: The log file is innovus.log3 and the command file is innovus.cmd3
[02/03 14:47:51     62s] ENICSINFO: ----------------------------------
[02/03 14:47:51     62s] @innovus 109> 
[02/03 14:47:51     62s] @innovus 109> 

[02/03 14:47:51     62s] @innovus 109> # Load the specific definitions for thi# Load the specific definitions for this project
s project
[02/03 14:47:51     62s] @innovus 110> source ../inputs/$design(TOPLEVEL).defines -quiet
source ../inputs/$design(TOPLEVEL).defines -quiet
[02/03 14:47:51     62s] @innovus 111> 

[02/03 14:47:51     62s] @innovus 111> 

[02/03 14:47:51     62s] @in
novus 111> 
[02/03 14:47:51     62s] @innovus 111> # Load the library paths and definitions for th# Load the library paths and definitions for this technology
is technology
[02/03 14:47:51     62s] @innovus 112> source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
[02/03 14:47:51     62s] ##  Process: 65            (User Set)               
[02/03 14:47:51     62s] ##     Node: (not set)                           
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] ##  Check design process and node:  
[02/03 14:47:51     62s] ##  Design tech node is not set.
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/03 14:47:51     62s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/03 14:47:51     62s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/03 14:47:51     62s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/03 14:47:51     62s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
[02/03 14:47:51     62s] @innovus 113> source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
[02/03 14:47:51     62s] @innovusource $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
s 114> source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quie [1Gt
[02/03 14:47:51     62s] @innovus 115> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/03 14:47:51     62s] +     source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
[02/03 14:47:51     62s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
}
[02/03 14:47:51     62s] @innovus 116> set_library_unit -time 1ns -cap 1pf
set_library_unit -time 1ns -cap 1pf
[02/03 14:47:51     62s] **ERROR: (IMPTS-432):	You must set the setLibraryUnit command before the design is read and constraints are loaded.
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] @innovus 117> 

[02/03 14:47:51     62s] @innovus 117> ###############################################################
###########################
[02/03 14:47:51     62s] @innovus 118> #       Print values to debug file
#       Print values to debug file
[02/03 14:47:51     62s] @innovus 119> #############################################
#############################################
[02/03 14:47:51     62s] @innovus 120> set var_list {runtype}
set var_list {runtype}
[02/03 14:47:51     62s] runtype
[02/03 14:47:51     62s] @innovus 121> set dic_list {paths tech tech_files design}
set dic_list {paths tech tech_files design}
[02/03 14:47:51     62s] paths tech tech_files design
[02/03 14:47:51     62s] @innovus 122> enics_print_debug_data w $debug_file "after everything was loaded" [1G $var_list $dic_list
enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
[02/03 14:47:51     62s] @innovus 123> 

[02/03 14:47:51     62s] @innovus 123> 

[02/03 14:47:51     62s] @innovus 123> ###########################################################
#############################
[02/03 14:47:51     62s] @innovus 124> # Init Design
# Init Design
[02/03 14:47:51     62s] @innovus 125> #############################################
###########################################
[02/03 14:47:51     62s] @innovus 126> enable_metrics -on
enable_metrics -on
[02/03 14:47:51     62s] @innovus 127> enics_start_stage "init_design"
enics_start_stage "init_design"
[02/03 14:47:51     62s] ***********************************************
[02/03 14:47:51     62s] ***********************************************

[02/03 14:47:51     62s] **   ENICSINFO: Starting stage init_design   **
[02/03 14:47:51     62s] ***********************************************
[02/03 14:47:51     62s] ***********************************************
[02/03 14:47:51     62s] ENICSINFO: Current time is: 03/02/2025 14:47
[02/03 14:47:51     62s] ENICSINFO: ----------------------------------
[02/03 14:47:51     62s] @innovus 128> 
[02/03 14:47:51     62s] @innovus 128> # Global Net# Global Nets
s
[02/03 14:47:51     62s] @innovus 129> set_db init_ground_nets $design(all_ground_nets)
set_db init_ground_nets $design(all_ground_nets)
[02/03 14:47:51     62s] 1 gnd
[02/03 14:47:51     62s] @innovus 130> set_db init_power_nets $design(all_power_nets)
set_db init_power_nets $design(all_power_nets)
[02/03 14:47:51     62s] 1 {vdd vddio}
[02/03 14:47:51     62s] @innovus 131> 

[02/03 14:47:51     62s] @innovus 131> # MMMC
# MMMC
[02/03 14:47:51     62s] @innovus 132> enics_message "Suppressing the following messages that are reporte [1Gd due to the LIB definitions:" 
enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
[02/03 14:47:51     62s] ENICSINFO: Suppressing the following messages that are reported due to the LIB definitions:
[02/03 14:47:51     62s] @innovus 133> enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
[02/03 14:47:51     62s] ENICSINFO: TECHLIB-436 TECHLIB-1318 TECHLIB-302 IMPCTE-337 IMPTS-282
[02/03 14:47:51     62s] @innovus 134> set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
[02/03 14:47:51     62s] @innovus 135> enics_message "Reading MMMC File" medium
enics_message "Reading MMMC File" medium
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] ENICSINFO: Reading MMMC File
[02/03 14:47:51     62s] ----------------------------
[02/03 14:47:51     62s] @innovus 136> read_mmmc $design(mmmc_view_file) 
read_mmmc $design(mmmc_view_file) 
[02/03 14:47:51     62s] **WARN: (TCLCMD-1306):	read_mmmc command should be called once before init_design.
[02/03 14:47:51     62s] 1
[02/03 14:47:51     62s] 1
[02/03 14:47:51     62s] @innov
us 137> 
[02/03 14:47:51     62s] @innovus 137> # LEFs
# LEFs
[02/03 14:47:51     62s] @innovus 138> enics_message "Suppressing the following messages that are reporte [1Gd due to the LEF definitions:" 
enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
[02/03 14:47:51     62s] ENICSINFO: Suppressing the following messages that are reported due to the LEF definitions:
[02/03 14:47:51     62s] @innovus 139> enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
[02/03 14:47:51     62s] ENICSINFO: ENCEXT-6202 IMPLF-200 LEFPARS-2001 LEFPARS-2065 LEFPARS-2076 IMPLF-58 IMPFP-3961 IMPSR-4302
[02/03 14:47:51     62s] @innovus 140> set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/03 14:47:51     62s] @innovus 141> enics_message "Reading LEF abstracts"
enics_message "Reading LEF abstracts"
[02/03 14:47:51     62s] ENICSINFO: Reading LEF abstracts
[02/03 14:47:51     62s] @innovus 142> read_physical -lef $tech_files(ALL_LEFS)
read_physical -lef $tech_files(ALL_LEFS)
[02/03 14:47:51     62s] **ERROR: (IMPIMEX-7030):	LEF files are not allowed to be read in after the design is in memory. If you want to modify the current list of LEF files, please refer to read_physical -add_lefs[02/03 14:47:51     62s] 

[02/03 14:47:51     62s] @innovus 143> 

[02/03 14:47:51     62s] @innovus 143> # Post Synthesis Netlist
# Post Synthesis Netlist
[02/03 14:47:51     62s] @innovus 144> enics_message "Reading the Post Synthesis netlist at $design(posts [1Gyn_netlist)" medium
enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] ENICSINFO: Reading the Post Synthesis netlist at /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v
read_netlist $design(postsyn_netlist)
[02/03 14:47:51     62s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/03 14:47:51     62s] @innovus 145> read_netlist $design(postsyn_netlist)
[02/03 14:47:51     62s] **ERROR: (IMPIMEX-7041):	Netlist files are not allowed to be read in after the design is in memory.

[02/03 14:47:51     62s] **ERROR: (IMPIMEX-7041):	Netlist files are not allowed to be read in after the design is in memory.
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] @innovus 146> 

[02/03 14:47:51     62s] @innovus 146> # Import and initialize design
# Import and initialize design
[02/03 14:47:51     62s] @innovus 147> enics_message "Running init_design command" medium
enics_message "Running init_design command" medium
init_design
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] ENICSINFO: Running init_design command
[02/03 14:47:51     62s] --------------------------------------
[02/03 14:47:51     62s] @innovus 148> init_design
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] **ERROR: (IMPIMEX-12):	'init_design' failed. You are missing one or more of the required commands before running init_design.
[02/03 14:47:51     62s] The MMMC init sequence looks like this: 
[02/03 14:47:51     62s] read_mmmc top.mmmc 
[02/03 14:47:51     62s] read_physical -lef {tech.lef stdcell.lef}   #optional in Tempus, required for Innovus 
[02/03 14:47:51     62s] read_netlist top.v 
[02/03 14:47:51     62s] read_power_intent -1801 top.1801	    #only for MSV designs 
[02/03 14:47:51     62s] init_design 
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] Tempus also supports a single-mode timing init sequence with no MMMC file like this: 
[02/03 14:47:51     62s] read_libs all.lib 
[02/03 14:47:51     62s] read_netlist top.v 
[02/03 14:47:51     62s] read_sdc top.sdc 
[02/03 14:47:51     62s] init_design 
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] See the 'Stylus Common UI Initialization' section in the 'Design Import and Export Capabilities' chapter of the Innovus Stylus 
[02/03 14:47:51     62s] Common UI User Guide for more details.
[02/03 14:47:51     62s] 
[02/03 14:47:51     62s] @innovus 149> 

[02/03 14:47:51     62s] @innovus 149> # Load general setting# Load general settings
s
[02/03 14:47:51     62s] @innovus 150> source ../ssource ../scripts/settings.tcl -quiet
cripts/settings.tcl -quiet
[02/03 14:47:51     62s] AAE_INFO: switching -siAware from true to false ...
[02/03 14:47:51     62s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/03 14:47:51     63s] AAE_INFO: switching -siAware from false to true ...
[02/03 14:47:51     63s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/03 14:47:51     63s] 1 true

[02/03 14:47:51     63s] @innovus 151> 
[02/03 14:47:51     63s] @innovus 151> # Create cost groups
# Create cost groups
[02/03 14:47:51     63s] @innovus 152> enics_default_cost_groups
enics_default_cost_groups
[02/03 14:47:51     63s] **WARN: (IMPOPT-3666):	Path group in2reg already exists. Skipping the creation of this path group.
[02/03 14:47:51     63s] **WARN: (IMPOPT-3666):	Path group in2out already exists. Skipping the creation of this path group.
[02/03 14:47:51     63s] **WARN: (IMPOPT-3666):	Path group reg2out already exists. Skipping the creation of this path group.
[02/03 14:47:51     63s] **WARN: (IMPOPT-3666):	Path group reg2reg already exists. Skipping the creation of this path group.
[02/03 14:47:51     63s] **WARN: (IMPOPT-3666):	Path group reg2cgate already exists. Skipping the creation of this path group.
[02/03 14:47:51     63s] @innovus 153> 

[02/03 14:47:51     63s] @innovus 153> # Connect Global Nets
# Connect Global Nets
[02/03 14:47:51     63s] @innovus 154> enics_message "Connecting Global Nets" medium
enics_message "Connecting Global Nets" medium
[02/03 14:47:51     63s] 
[02/03 14:47:51     63s] ENICSINFO: Connecting Global Nets
[02/03 14:47:51     63s] ---------------------------------
[02/03 14:47:51     63s] @innovus 155> # Connect standard cells to VDD and GND
# Connect standard cells to VDD and GND
[02/03 14:47:51     63s] @innovus 156> connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_G [1GND) -all -verbose
connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
[02/03 14:47:51     63s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 14:47:51     63s] @innovus 157> connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_V [1GDD) -all -verbose
connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
[02/03 14:47:51     63s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/03 14:47:51     63s] @innovus 158> # Connect tie cells
# Connect tie cells
[02/03 14:47:51     63s] @innovus 159> connect_global_net $design(digital_vdd) -type tiehi -all -verbose  [1G
connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
[02/03 14:47:51     63s] @innovus 160> connect_global_net $design(digital_gnd) -type tielo -all -verbose  [1G
connect_global_net $design(digital_gnd) -type tielo -all -verbose 
[02/03 14:47:51     63s] @innovus 161> # connect_global_net $design(digital_vdd) -type tiehi -pin $tech(S [1GTANDARD_CELL_VDD) -all -verbose 
# connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
[02/03 14:47:51     63s] @innovus 162> # connect_global_net $design(digital_gnd) -type tielo -pin $tech(S [1GTANDARD_CELL_GND) -all -verbose 
# connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 

[02/03 14:47:51     63s] @innovus 163> 
[02/03 14:47:51     63s] @innovus 163> # Connect SRAM PG Pins
# Connect SRAM PG Pins
[02/03 14:47:51     63s] @innovus 164> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PI [1GN)      -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
[02/03 14:47:51     63s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/03 14:47:51     63s] @innovus 165> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHE [1GRY_PIN) -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
[02/03 14:47:51     63s] 0 new pwr-pin connection was made to global net 'vdd'.
connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
[02/03 14:47:51     63s] @innovus 166> connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)   [1G        -all -verbose 
[02/03 14:47:51     63s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 14:47:51     63s] @innovus 167> 

[02/03 14:47:51     63s] @innovus 167> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/03 14:47:51     63s] +     # Connect pads to IO and CORE voltages
[02/03 14:47:51     63s] +     #    -netlist_override is needed, since GENUS connects these pins to UNCON [1GNECTED during synthesis
[02/03 14:47:51     63s] +     connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:47:51     63s] +     connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:47:51     63s] +     connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:47:51     63s] +     connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 14:47:51     63s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    # Connect pads to IO and CORE voltages
    #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
    connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
}
[02/03 14:47:51     63s] 0 new pwr-pin connection was made to global net 'vddio'.
[02/03 14:47:51     63s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 14:47:51     63s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/03 14:47:51     63s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 14:47:51     63s] @innovus 168> 

# Power Intent
[02/03 14:47:51     63s] @innovus 168> # Power Intent
[02/03 14:47:51     63s] @innovus 169> # read_power_intent -1801 $design(UPF_file)
# read_power_intent -1801 $design(UPF_file)
[02/03 14:47:51     63s] @innovus 170> # read_power_intent $design(CPF_file)
# read_power_intent $design(CPF_file)
[02/03 14:47:51     63s] @innovus 171> # commi# commit_power_intent -verbose
t_power_intent -verbose
[02/03 14:47:51     63s] @innovus 172> 

[02/03 14:47:51     63s] @innovus 172> # Don't Use and Size Only files
# Don't Use and Size Only files
[02/03 14:47:51     63s] @innovus 173> #    If Don't U#    If Don't Use file exists
se file exists
[02/03 14:47:51     63s] @innovus 174> # source $design(dont_use_file)
# source $design(dont_use_file)
#    If Size Only file exists
[02/03 14:47:51     63s] @innovus 175> #    If Size Only file exists
[02/03 14:47:51     63s] @innovus 176> # source $design(size_only_file)
# source $design(size_only_file)
[02/03 14:47:51     63s] @innovus 177> 

[02/03 14:47:51     63s] @innovus 177> enics_create_stage_reports -save_db no -report_timing no -pop_snap [1Gshot yes
enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
[02/03 14:47:51     63s] 
[02/03 14:47:51     63s] ENICSINFO: Starting to create reports for stage: init_design
[02/03 14:47:51     63s] ------------------------------------------------------------
[02/03 14:47:51     63s] ENICSINFO: Reports directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/init_design/ 
[02/03 14:47:51     63s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/03 14:47:51     63s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/03 14:47:51     63s] ENICSINFO: Reporting Timing
[02/03 14:47:52     63s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 14:47:52     63s] AAE_WARNING: Waveform propagation feature is not supported in pre-route stage, it is turned off.
[02/03 14:47:52     63s] Deleting waveform storage...
[02/03 14:47:52     63s] #################################################################################
[02/03 14:47:52     63s] # Design Stage: PreRoute
[02/03 14:47:52     63s] # Design Name: lp_riscv_top
[02/03 14:47:52     63s] # Design Mode: 65nm
[02/03 14:47:52     63s] # Analysis Mode: MMMC OCV 
[02/03 14:47:52     63s] # Parasitics Mode: No SPEF/RCDB 
[02/03 14:47:52     63s] # Signoff Settings: SI On (EWM)
[02/03 14:47:52     63s] #################################################################################
[02/03 14:47:52     63s] Calculate early delays in OCV mode...
[02/03 14:47:52     63s] Calculate late delays in OCV mode...
[02/03 14:47:52     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 8282.4M, InitMEM = 8282.4M)
[02/03 14:47:52     63s] Start delay calculation (fullDC) (1 T). (MEM=8282.4)
[02/03 14:47:52     64s] End AAE Lib Interpolated Model. (MEM=8302.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119685/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119682/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119687/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119684/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][4]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 14:47:53     64s] Type 'man IMPMSMV-1810' for more detail.
[02/03 14:47:53     64s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[02/03 14:47:53     64s] To increase the message display limit, refer to the product command reference manual.
[02/03 14:47:57     68s] Total number of fetched objects 26904
[02/03 14:47:57     68s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/03 14:47:57     68s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/03 14:47:57     68s] End delay calculation. (MEM=8397.52 CPU=0:00:04.3 REAL=0:00:04.0)
[02/03 14:47:57     68s] End delay calculation (fullDC). (MEM=8397.52 CPU=0:00:04.7 REAL=0:00:05.0)
[02/03 14:47:57     68s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 8397.5M) ***
[02/03 14:47:58     69s] ENICSINFO: Writing out Database
[02/03 14:47:58     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/03 14:47:58     69s] #% Begin save design ... (date=02/03 14:47:58, mem=2052.7M)
[02/03 14:47:58     69s] % Begin Save ccopt configuration ... (date=02/03 14:47:58, mem=2052.7M)
[02/03 14:47:58     69s] % End Save ccopt configuration ... (date=02/03 14:47:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.8M, current mem=2052.8M)
[02/03 14:47:58     69s] % Begin Save netlist data ... (date=02/03 14:47:58, mem=2052.8M)
[02/03 14:47:58     69s] Writing Binary DB to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.bin in single-threaded mode...
[02/03 14:47:58     69s] % End Save netlist data ... (date=02/03 14:47:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=2052.8M, current mem=2052.8M)
[02/03 14:47:58     69s] Writing Netlist "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.gz" ...
[02/03 14:47:58     69s] Saving congestion map file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.route.congmap.gz ...
[02/03 14:47:58     69s] % Begin Save AAE data ... (date=02/03 14:47:58, mem=2052.8M)
[02/03 14:47:58     69s] Saving AAE Data ...
[02/03 14:47:58     69s] % End Save AAE data ... (date=02/03 14:47:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.8M, current mem=2052.8M)
[02/03 14:47:58     69s] Saving preference file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/gui.pref.tcl ...
[02/03 14:47:58     69s] Saving mode setting ...
[02/03 14:47:58     69s] Saving root attributes to be loaded post write_db ...
[02/03 14:47:59     70s] 'invalid command name "::ETS::save_globals"'.
[02/03 14:47:59     70s] *** Message Summary: 0 warning(s), 0 error(s)
[02/03 14:47:59     70s] 
[02/03 14:47:59     70s] 'invalid command name "::ETS::save_globals"'.
[02/03 14:47:59     70s] 'invalid command name "::ETS::save_globals"'.
[02/03 14:47:59     70s] @innovus 178> 

[02/03 14:47:59     70s] @innovus 178> ############################################
############################################
[02/03 14:47:59     70s] @in# Floorplan
novus 179> # Floorplan
[02/03 14:47:59     70s] @innovus 180> ############################################
############################################
[02/03 14:47:59     70s] @innovus 181> enics_start_stage "floorplan"
enics_start_stage "floorplan"
[02/03 14:47:59     70s] *********************************************
[02/03 14:47:59     70s] *********************************************
[02/03 14:47:59     70s] **   ENICSINFO: Starting stage floorplan   **
[02/03 14:47:59     70s] *********************************************
[02/03 14:47:59     70s] *********************************************
[02/03 14:47:59     70s] ENICSINFO: Current time is: 03/02/2025 14:47
[02/03 14:47:59     70s] ENICSINFO: ----------------------------------
[02/03 14:47:59     70s] @innovus 182> source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/03 14:47:59     70s] gnd vdd
[02/03 14:47:59     70s] @innovus 183> 

[02/03 14:47:59     70s] @innovus 183> # If Flo# If Floorplan DEF is available:
orplan DEF is available:
[02/03 14:47:59     70s] @innovus 184> # read_def $design(floorplan_def)
# read_def $design(floorplan_def)
[02/03 14:47:59     70s] @innovus 185>
 
[02/03 14:47:59     70s] @innovus 185> # If SCAN DEF is available
# If SCAN DEF is available
[02/03 14:47:59     70s] @innovus 186> # read_# read_def $design(scan_def)
def $design(scan_def)
[02/03 14:47:59     70s] @innovus 187> 

[02/03 14:47:59     70s] @innovus 187>
 
[02/03 14:47:59     70s] @innovus 187> # Specify Floorpan
# Specify Floorpan
[02/03 14:47:59     70s] @innovus 188> create_floorplan \
[02/03 14:47:59     70s] +     -core_size [list 1700.0 1700.0 150.0 150.0 150.0 150.0] \
[02/03 14:47:59     70s] +     -core_margins_by die \
[02/03 14:47:59     70s] +     -flip s \
[02/03 14:47:59     70s] +     -match_to_site
create_floorplan \
    -core_size [list 1700.0 1700.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
[02/03 14:47:59     70s] Start create_tracks
[02/03 14:47:59     70s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/03 14:47:59     70s] @innovus 189> 

[02/03 14:47:59     70s] @innovus 189> # create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site  [1G\
[02/03 14:47:59     70s] + #     -core_density_size $design(floorplan_ratio) $design(floorplan_utilizatio [1Gn) {*}$design(floorplan_space_to_core)
# create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
#     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/03 14:47:59     70s] @innovus 190> gui_fit
gui_fit
[02/03 14:47:59     70s] @innovus 191> update_floorplan_obj -obj 0x7f65e6e25e10 -rects {420.7095 716.0975 1630.5395 1324.7075}
[02/03 14:48:17     73s] @innovus 192> gui_deselect -all 
[02/03 14:48:18     73s] @innovus 193> update_floorplan_obj -obj 0x7f65e6e25ef0 -rects {409.7305 225.7435 1619.5605 541.1085}
[02/03 14:48:26     74s] @innovus 194> update_floorplan_obj -obj 0x7f65e6e25ef0 -rects {3392.601 -519.973 4602.431 -204.608}
[02/03 14:48:37     76s] @innovus 195> update_floorplan_obj -obj 0x7f65e6e25ef0 -rects {422.998 273.511 1632.828 588.876}
[02/03 14:48:50     79s] @innovus 196> gui_select -point {2657.03250 -395.63350}
[02/03 14:48:53     79s] @innovus 197> create_floorplan \
    -core_size [list 1600.0 1500.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
Start create_tracks
[02/03 14:51:11     86s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/03 14:51:11     86s] @innovus 198> gui_select -point {-439.68650 1656.55050}
[02/03 14:51:13     87s] @innovus 199> gui_fit
@innovus 200> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:52:11     92s] update_floorplan_obj -obj 0x7f65e6e12150 -rects {1786.538 -4.7765 1906.538 115.2235}
[02/03 14:52:11     92s] @innovus 201> update_floorplan_obj -obj 0x7f65e6e12150 -rects {1784.1495 0.0 1904.1495 120.0}
[02/03 14:52:17     93s] @innovus 202> gui_deselect -all 
[02/03 14:52:22     94s] @innovus 203> update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1781.761 1676.671 1901.761 1796.671}
[02/03 14:52:29     95s] @innovus 204> update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1784.777 1677.6115 1904.777 1797.6115}
[02/03 14:52:39     97s] @innovus 205> gui_deselect -all 
[02/03 14:52:42     97s] @innovus 206> update_floorplan_obj -obj 0x7f65e6e12070 -rects {2.3885 1676.6705 122.3885 1796.6705}
[02/03 14:52:47     98s] @innovus 207> gui_deselect -all 
[02/03 14:52:56     99s] @innovus 208> update_floorplan_obj -obj 0x7f65e6e12000 -rects {2.388 1679.059 122.388 1799.059}
[02/03 14:53:02    100s] @innovus 209> gui_deselect -all 
[02/03 14:53:05    100s] @innovus 210> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:53:10    100s] update_floorplan_obj -obj 0x7f65e6e12150 -rects {3.0155 -2.3885 123.0155 117.6115}
[02/03 14:53:10    100s] @innovus 211> update_floorplan_obj -obj 0x7f65e6e12150 -rects {3.0155 0.0 123.0155 120.0}
[02/03 14:53:16    101s] @innovus 212> gui_deselect -all 
[02/03 14:53:18    102s] @innovus 213> update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1787.1655 3.3295 1907.1655 123.3295}
[02/03 14:53:21    103s] @innovus 214> gui_deselect -all 
[02/03 14:53:23    103s] @innovus 215> update_floorplan_obj -obj 0x7f65e6e12070 -rects {1769.8195 8.1065 1889.8195 128.1065}
[02/03 14:53:32    105s] @innovus 216> gui_deselect -all 
[02/03 14:53:34    105s] @innovus 217> update_floorplan_obj -obj 0x7f65e6e12000 -rects {1779.373 1680.0 1899.373 1800.0}
[02/03 14:53:38    106s] @innovus 218> gui_deselect -all 
[02/03 14:53:42    106s] @innovus 219> update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1610.422 193.462 1730.422 313.462}
[02/03 14:53:45    107s] @innovus 220> **ERROR: (IMPFP-58):	Cannot move corner cell to none corner area.
[02/03 14:53:50    107s] update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1782.3885 174.3545 1902.3885 294.3545}
[02/03 14:53:50    107s] @innovus 221> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:53:57    109s] update_floorplan_obj -obj 0x7f65e6e120e0 -rects {-1.761 1679.0595 118.239 1799.0595}
[02/03 14:53:57    109s] @innovus 222> update_floorplan_obj -obj 0x7f65e6e120e0 -rects {3.016 1674.282 123.016 1794.282}
[02/03 14:54:02    110s] @innovus 223> gui_deselect -all 
[02/03 14:54:04    110s] @innovus 224> update_floorplan_obj -obj 0x7f65e6e12070 -rects {3.0155 1676.6705 123.0155 1796.6705}
[02/03 14:54:08    111s] @innovus 225> gui_deselect -all 
[02/03 14:54:10    111s] @innovus 226> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:54:15    112s] update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1781.761 -1.4475 1901.761 118.5525}
[02/03 14:54:15    112s] @innovus 227> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:54:20    113s] update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1779.373 -1.4475 1899.373 118.5525}
[02/03 14:54:20    113s] @innovus 228> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:54:31    115s] update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1779.373 -1.4475 1899.373 118.5525}
[02/03 14:54:31    115s] @innovus 229> update_floorplan_obj -obj 0x7f65e6e120e0 -rects {1779.3725 0.941 1899.3725 120.941}
[02/03 14:54:39    116s] @innovus 230> gui_deselect -all 
[02/03 14:56:08    124s] @innovus 231> update_floorplan_obj -obj 0x7f65e6e13b90 -rects {779.2525 0.903 899.2525 50.903}
[02/03 14:56:16    126s] @innovus 232> gui_deselect -all 
[02/03 14:56:25    127s] @innovus 233> update_floorplan_obj -obj 0x7f65e6e133b0 -rects {1082.2965 0.0 1132.2965 120.0}
[02/03 14:56:27    127s] @innovus 234> gui_deselect -all 
[02/03 14:56:28    128s] @innovus 235> update_floorplan_obj -obj 0x7f65e6e13b90 -rects {1018.092 0.0 1068.092 120.0}
[02/03 14:56:31    128s] @innovus 236> gui_deselect -all 
[02/03 14:56:35    129s] @innovus 237> update_floorplan_obj -obj 0x7f65e6e13260 -rects {720.097 0.0 770.097 120.0}
[02/03 14:56:37    129s] @innovus 238> gui_deselect -all 
[02/03 14:56:38    129s] @innovus 239> update_floorplan_obj -obj 0x7f65e6e132d0 -rects {793.858 2.3885 843.858 122.3885}
[02/03 14:56:40    129s] @innovus 240> gui_deselect -all 
[02/03 14:56:42    130s] @innovus 241> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:56:45    130s] update_floorplan_obj -obj 0x7f65e6e13a40 -rects {846.128 -0.3885 966.128 49.6115}
[02/03 14:56:45    130s] @innovus 242> update_floorplan_obj -obj 0x7f65e6e13a40 -rects {822.2435 40.2145 942.2435 90.2145}
[02/03 14:56:51    131s] @innovus 243> update_floorplan_obj -obj 0x7f65e6e13a40 -rects {862.8485 0.0 912.8485 120.0}
[02/03 14:56:54    132s] @innovus 244> gui_deselect -all 
[02/03 14:57:05    133s] @innovus 245> update_floorplan_obj -obj 0x7f65e6e13490 -rects {1272.8095 0.0 1322.8095 120.0}
[02/03 14:57:07    133s] @innovus 246> gui_deselect -all 
[02/03 14:57:08    133s] @innovus 247> update_floorplan_obj -obj 0x7f65e6e13420 -rects {1201.437 2.3885 1251.437 122.3885}
[02/03 14:57:11    134s] @innovus 248> gui_deselect -all 
[02/03 14:57:14    134s] @innovus 249> update_floorplan_obj -obj 0x7f65e6e133b0 -rects {1134.8405 0.0 1184.8405 120.0}
[02/03 14:57:17    134s] @innovus 250> gui_deselect -all 
[02/03 14:57:43    137s] @innovus 251> update_floorplan_obj -obj 0x7f65e6e13110 -rects {424.774 0.0 474.774 120.0}
[02/03 14:57:44    137s] @innovus 252> gui_deselect -all 
[02/03 14:57:45    137s] @innovus 253> update_floorplan_obj -obj 0x7f65e6e13180 -rects {498.5345 0.0 548.5345 120.0}
[02/03 14:57:47    138s] @innovus 254> gui_deselect -all 
[02/03 14:57:49    138s] @innovus 255> update_floorplan_obj -obj 0x7f65e6e131f0 -rects {562.7415 2.3885 612.7415 122.3885}
[02/03 14:57:52    138s] @innovus 256> gui_deselect -all 
[02/03 14:57:53    139s] @innovus 257> update_floorplan_obj -obj 0x7f65e6e13260 -rects {629.335 0.0 679.335 120.0}
[02/03 14:57:55    139s] @innovus 258> gui_deselect -all 
[02/03 14:57:58    139s] @innovus 259> update_floorplan_obj -obj 0x7f65e6e132d0 -rects {698.323 4.7765 748.323 124.7765}
[02/03 14:58:00    140s] @innovus 260> gui_deselect -all 
[02/03 14:58:11    141s] @innovus 261> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:58:13    141s] update_floorplan_obj -obj 0x7f65e6e13420 -rects {795.404 -2.3885 845.404 117.6115}
[02/03 14:58:13    141s] @innovus 262> update_floorplan_obj -obj 0x7f65e6e13420 -rects {790.627 0.0 840.627 120.0}
[02/03 14:58:18    142s] @innovus 263> gui_deselect -all 
[02/03 14:58:22    142s] @innovus 264> update_floorplan_obj -obj 0x7f65e6e13490 -rects {1793.4855 752.3525 1843.4855 872.3525}
[02/03 14:58:25    143s] @innovus 265> update_floorplan_obj -obj 0x7f65e6e13490 -rects {1780.0 800.1185 1900.0 850.1185}
[02/03 14:58:28    144s] @innovus 266> gui_deselect -all 
[02/03 14:58:35    145s] @innovus 267> update_floorplan_obj -obj 0x7f65e6e13b90 -rects {1073.0235 2.3885 1123.0235 122.3885}
[02/03 14:58:39    145s] @innovus 268> gui_deselect -all 
[02/03 14:58:41    145s] @innovus 269> update_floorplan_obj -obj 0x7f65e6e133b0 -rects {1170.6665 0.0 1220.6665 120.0}
[02/03 14:58:42    145s] @innovus 270> gui_deselect -all 
[02/03 14:58:52    147s] @innovus 271> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 14:59:00    148s] update_floorplan_obj -obj 0x7f65e6e122a0 -rects {1008.492 -0.97 1058.492 119.03}
[02/03 14:59:00    148s] @innovus 272> update_floorplan_obj -obj 0x7f65e6e122a0 -rects {1010.8805 3.568 1060.8805 123.568}
[02/03 14:59:08    149s] @innovus 273> gui_deselect -all 
[02/03 14:59:29    152s] @innovus 274> update_floorplan_obj -obj 0x7f65e6e13e30 -rects {834.1855 1751.809 954.1855 1801.809}
[02/03 14:59:31    152s] @innovus 275> update_floorplan_obj -obj 0x7f65e6e13e30 -rects {846.127 1677.6115 896.127 1797.6115}
[02/03 14:59:36    153s] @innovus 276> gui_deselect -all 
[02/03 14:59:37    153s] @innovus 277> update_floorplan_obj -obj 0x7f65e6e12540 -rects {1123.239 1675.223 1173.239 1795.223}
[02/03 14:59:41    154s] @innovus 278> gui_deselect -all 
[02/03 14:59:47    154s] @innovus 279> update_floorplan_obj -obj 0x7f65e6e139d0 -rects {910.615 1756.0235 1030.615 1806.0235}
[02/03 14:59:51    155s] @innovus 280> gui_deselect -all 
[02/03 14:59:57    156s] @innovus 281> update_floorplan_obj -obj 0x7f65e6e12d20 -rects {0.0 1195.059 120.0 1245.059}
[02/03 15:00:00    157s] @innovus 282> gui_deselect -all 
[02/03 15:00:01    157s] @innovus 283> update_floorplan_obj -obj 0x7f65e6e12cb0 -rects {0.0 1127.1785 120.0 1177.1785}
[02/03 15:00:03    157s] @innovus 284> gui_deselect -all 
[02/03 15:00:05    158s] @innovus 285> update_floorplan_obj -obj 0x7f65e6e12bd0 -rects {0.0 860.054 120.0 910.054}
[02/03 15:00:07    158s] @innovus 286> gui_deselect -all 
[02/03 15:00:08    158s] @innovus 287> update_floorplan_obj -obj 0x7f65e6e12b60 -rects {0.0 780.2355 120.0 830.2355}
[02/03 15:00:10    158s] @innovus 288> gui_deselect -all 
[02/03 15:00:11    158s] @innovus 289> update_floorplan_obj -obj 0x7f65e6e12bd0 -rects {0.0 843.336 120.0 893.336}
[02/03 15:00:12    158s] @innovus 290> gui_deselect -all 
[02/03 15:00:19    159s] @innovus 291> update_floorplan_obj -obj 0x7f65e6e12c40 -rects {2.3885 1064.0745 122.3885 1114.0745}
[02/03 15:00:22    160s] @innovus 292> gui_deselect -all 
[02/03 15:00:26    160s] @innovus 293> update_floorplan_obj -obj 0x7f65e6e13c00 -rects {5.4045 969.44 125.4045 1019.44}
[02/03 15:00:29    161s] @innovus 294> gui_deselect -all 
[02/03 15:00:30    161s] @innovus 295> gui_deselect -all 
[02/03 15:00:38    162s] @innovus 296> gui_deselect -all 
[02/03 15:00:44    163s] @innovus 297> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 15:00:49    164s] update_floorplan_obj -obj 0x7f65e6e13960 -rects {-1.761 907.1465 118.239 957.1465}
[02/03 15:00:49    164s] @innovus 298> update_floorplan_obj -obj 0x7f65e6e13960 -rects {3.016 914.312 123.016 964.312}
[02/03 15:00:57    165s] @innovus 299> gui_deselect -all 
[02/03 15:01:15    167s] @innovus 300> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 15:01:17    168s] update_floorplan_obj -obj 0x7f65e6e12930 -rects {-4.777 316.634 115.223 366.634}
[02/03 15:01:17    168s] @innovus 301> update_floorplan_obj -obj 0x7f65e6e12930 -rects {2.3885 316.634 122.3885 366.634}
[02/03 15:01:20    168s] @innovus 302> gui_deselect -all 
[02/03 15:01:22    168s] @innovus 303> update_floorplan_obj -obj 0x7f65e6e129a0 -rects {0.0 374.961 120.0 424.961}
[02/03 15:01:24    168s] @innovus 304> gui_deselect -all 
[02/03 15:01:26    169s] @innovus 305> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 15:01:28    169s] update_floorplan_obj -obj 0x7f65e6e12a10 -rects {-2.3885 447.619 117.6115 497.619}
[02/03 15:01:28    169s] @innovus 306> update_floorplan_obj -obj 0x7f65e6e12a10 -rects {7.1655 445.2305 127.1655 495.2305}
[02/03 15:01:31    169s] @innovus 307> gui_deselect -all 
[02/03 15:01:32    169s] @innovus 308> update_floorplan_obj -obj 0x7f65e6e12a80 -rects {0.0 532.2185 120.0 582.2185}
[02/03 15:01:34    170s] @innovus 309> gui_deselect -all 
[02/03 15:01:35    170s] @innovus 310> update_floorplan_obj -obj 0x7f65e6e12af0 -rects {0.0 592.934 120.0 642.934}
[02/03 15:01:37    170s] @innovus 311> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/03 15:01:40    170s] update_floorplan_obj -obj 0x7f65e6e12af0 -rects {-9.554 612.0425 110.446 662.0425}
[02/03 15:01:40    170s] @innovus 312> gui_deselect -all 
[02/03 15:01:42    171s] @innovus 313> update_floorplan_obj -obj 0x7f65e6e12bd0 -rects {7.1655 671.3685 127.1655 721.3685}
[02/03 15:01:44    171s] @innovus 314> gui_deselect -all 
[02/03 15:01:51    172s] @innovus 315> update_floorplan_obj -obj 0x7f65e6e13500 -rects {78.3195 809.674 128.3195 929.674}
[02/03 15:01:55    172s] @innovus 316> update_floorplan_obj -obj 0x7f65e6e13500 -rects {0.0 833.559 120.0 883.559}
[02/03 15:01:59    173s] @innovus 317> gui_deselect -all 
[02/03 15:02:02    173s] @innovus 318> update_floorplan_obj -obj 0x7f65e6e13570 -rects {976.085 1678.5815 1026.085 1798.5815}
[02/03 15:02:08    174s] @innovus 319> gui_select -point {712.35200 1452.68000}
[02/03 15:02:25    175s] @innovus 320> gui_select -point {516.50200 848.41000}
[02/03 15:02:27    175s] @innovus 321> gui_select -point {466.34500 447.15500}
[02/03 15:02:28    176s] @innovus 322> gui_select -point {2121.52000 791.32650}
[02/03 15:02:33    176s] @innovus 323> gui_select -point {1832.52100 132.12250}
[02/03 15:02:37    176s] @innovus 324> gui_select -point {1832.52100 318.41950}
[02/03 15:02:40    177s] @innovus 325> gui_select -point {2080.91650 480.83200}
[02/03 15:02:42    177s] @innovus 326> gui_select -point {55.53700 1545.58950}
[02/03 15:02:49    177s] @innovus 327> gui_select -point {50.76000 1633.96100}
[02/03 15:02:54    178s] @innovus 328> # Set up pads (for fullchip) or pins (for macro)

[02/03 15:03:28    179s] .
[02/03 15:03:28    179s] CompStatus_RegisterPct
[02/03 15:03:28    179s] Debug_RegisterChkStop
[02/03 15:03:28    179s] Debug_UnregisterChkStop
[02/03 15:03:28    179s] _close.pre_expect
[02/03 15:03:28    179s] _report_partition_info
[02/03 15:03:28    179s] _tixDeleteFlags
[02/03 15:03:28    179s] _tixRecordFlags
[02/03 15:03:28    179s] add_area_io_fillers
[02/03 15:03:28    179s] add_area_io_rows
[02/03 15:03:28    179s] add_clock_tree_exclusion_drivers
[02/03 15:03:28    179s] add_clock_tree_source_group_roots
[02/03 15:03:28    179s] add_connection_to_neighbor_partition
[02/03 15:03:28    179s] add_decap_cell_candidates
[02/03 15:03:28    179s] add_decaps
[02/03 15:03:28    179s] add_decomp_filler
[02/03 15:03:28    179s] add_dummy_boundary_wires
[02/03 15:03:28    179s] add_endcaps
[02/03 15:03:28    179s] add_fences
[02/03 15:03:28    179s] add_filler_gaps
[02/03 15:03:28    179s] add_fillers
[02/03 15:03:28    179s] add_gate_array_filler
[02/03 15:03:28    179s] add_io_buffers
[02/03 15:03:28    179s] add_io_fillers[14D[23A[14C[23B
[02/03 15:03:28    179s] 
[02/03 15:03:28    179s] README               debug.txt      fv/            genus.cmd
[02/03 15:03:28    179s] genus.cmd1           genus.log      genus.log1     innovus.cmd
[02/03 15:03:28    179s] innovus.cmd1         innovus.cmd2   innovus.cmd3   innovus.log
[02/03 15:03:28    179s] innovus.log1         innovus.log2   innovus.log3   innovus.logv
[02/03 15:03:28    179s] innovus.logv1        innovus.logv2  innovus.logv3  pvsUI_ipvs.log
[02/03 15:03:28    179s] trace_core_00_0.log  waves.shm/     xcelium.d/     xrun.history
[02/03 15:03:28    179s] xrun.log[8D[6A[8C[6B
[02/03 15:03:28    179s] 
[02/03 15:03:28    179s] README               debug.txt      fv/            genus.cmd
[02/03 15:03:28    179s] genus.cmd1           genus.log      genus.log1     innovus.cmd
[02/03 15:03:28    179s] innovus.cmd1         innovus.cmd2   innovus.cmd3   innovus.log
[02/03 15:03:28    179s] innovus.log1         innovus.log2   innovus.log3   innovus.logv
[02/03 15:03:28    179s] innovus.logv1        innovus.logv2  innovus.logv3  pvsUI_ipvs.log
[02/03 15:03:28    179s] trace_core_00_0.log  waves.shm/     xcelium.d/     xrun.history
[02/03 15:03:28    179s] xrun.log[8D[6A[8C[6B
[02/03 15:03:28    179s] 
[02/03 15:03:28    179s] README               debug.txt      fv/            genus.cmd
[02/03 15:03:28    179s] genus.cmd1           genus.log      genus.log1     innovus.cmd
[02/03 15:03:28    179s] innovus.cmd1         innovus.cmd2   innovus.cmd3   innovus.log
[02/03 15:03:28    179s] innovus.log1         innovus.log2   innovus.log3   innovus.logv
[02/03 15:03:28    179s] innovus.logv1        innovus.logv2  innovus.logv3  pvsUI_ipvs.log
[02/03 15:03:28    179s] trace_core_00_0.log  waves.shm/     xcelium.d/     xrun.history
[02/03 15:03:28    179s] xrun.log[8D[6A[8C[6B
[02/03 15:03:28    179s] 
[02/03 15:03:28    179s] .
[02/03 15:03:28    179s] CompStatus_RegisterPct
[02/03 15:03:28    179s] Debug_RegisterChkStop
[02/03 15:03:28    179s] Debug_UnregisterChkStop
[02/03 15:03:28    179s] _close.pre_expect
[02/03 15:03:28    179s] _report_partition_info
[02/03 15:03:28    179s] _tixDeleteFlags
[02/03 15:03:28    179s] _tixRecordFlags
[02/03 15:03:28    179s] add_area_io_fillers
[02/03 15:03:28    179s] add_area_io_rows
[02/03 15:03:28    179s] add_clock_tree_exclusion_drivers
[02/03 15:03:28    179s] add_clock_tree_source_group_roots
[02/03 15:03:28    179s] add_connection_to_neighbor_partition
[02/03 15:03:28    179s] add_decap_cell_candidates
[02/03 15:03:28    179s] add_decaps
[02/03 15:03:28    179s] add_decomp_filler
[02/03 15:03:28    179s] add_dummy_boundary_wires
[02/03 15:03:28    179s] add_endcaps
[02/03 15:03:28    179s] add_fences
[02/03 15:03:28    179s] add_filler_gaps
[02/03 15:03:28    179s] add_fillers
[02/03 15:03:28    179s] add_gate_array_filler
[02/03 15:03:28    179s] add_io_buffers
[02/03 15:03:28    179s] add_io_fillers[14D[23A[14C[23B
[02/03 15:03:28    179s] 
[02/03 15:03:28    179s] README               debug.txt      fv/            genus.cmd
[02/03 15:03:28    179s] genus.cmd1           genus.log      genus.log1     innovus.cmd
[02/03 15:03:28    179s] innovus.cmd1         innovus.cmd2   innovus.cmd3   innovus.log
[02/03 15:03:28    179s] innovus.log1         innovus.log2   innovus.log3   innovus.logv
[02/03 15:03:28    179s] innovus.logv1        innovus.logv2  innovus.logv3  pvsUI_ipvs.log
[02/03 15:03:28    179s] trace_core_00_0.log  waves.shm/     xcelium.d/     xrun.history
[02/03 15:03:28    179s] xrun.log[8D[6A[8C[6B
[02/03 15:03:28    179s] @innovus 329> if if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
enics_message "Defining IO Ring" medium
# Reload the IO file after resizing the floorplan
read_io_file $design(io_file)
# Add IO Fillers
add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
# Connect Pad Rings
#route_special -connect {pad_ring} \
#-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_vdd)"
} elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
enics_message "Spreading Pins around Macro" medium
    # Spread pins
set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
#edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -spread_type side 
edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 4}  \
        -pin $pins_to_spread -fix_overlap 1 -spacing 6

}
{$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/03 15:03:28    179s] + enics_message "Defining IO Ring" medium
[02/03 15:03:28    179s] + # Reload the IO file after resizing the floorplan
[02/03 15:03:28    179s] + read_io_file $design(io_file)
[02/03 15:03:28    179s] + # Add IO Fillers
[02/03 15:03:28    179s] + add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
[02/03 15:03:28    179s] + # Connect Pad Rings
[02/03 15:03:28    179s] + #route_special -connect {pad_ring} \
[02/03 15:03:28    179s] + #-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_v [1Gdd)"
[02/03 15:03:28    179s] + } elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
[02/03 15:03:28    179s] + enics_message "Spreading Pins around Macro" medium
[02/03 15:03:28    179s] +     # Spread pins
[02/03 15:03:28    179s] + set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
[02/03 15:03:28    179s] + #edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -sp [1Gread_type side 
[02/03 15:03:28    179s] + edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 [1G 4}  \
[02/03 15:03:28    179s] +         -pin $pins_to_spread -fix_overlap 1 -spacing 6
[02/03 15:03:28    179s] + 
[02/03 15:03:28    179s] + }
[02/03 15:03:28    179s] 
[02/03 15:03:28    179s] ENICSINFO: Defining IO Ring
[02/03 15:03:28    179s] ---------------------------
[02/03 15:03:28    179s] Reading IO assignment file "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/ioring.io" ...
[02/03 15:03:28    179s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1900.0000000000 , 1800.0000000000)} to {(-450.0000000000 , 0.0000000000) (2350.0000000000 , 1800.0000000000)}.
[02/03 15:03:28    180s] Start create_tracks
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER20' on top side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER10' on top side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER5' on top side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER1' on top side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER05' on top side.
[02/03 15:03:28    180s] Added 38 of filler cell 'PFILLER0005' on top side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER20' on left side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER10' on left side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER5' on left side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER1' on left side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER05' on left side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER0005' on left side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER20' on bottom side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER10' on bottom side.
[02/03 15:03:28    180s] Added 0 of filler cell 'PFILLER5' on bottom side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER1' on bottom side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER05' on bottom side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER0005' on bottom side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER20' on right side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER10' on right side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER5' on right side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER1' on right side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER05' on right side.
[02/03 15:03:29    180s] Added 0 of filler cell 'PFILLER0005' on right side.
[02/03 15:03:29    180s] @innovus 330> gui_redraw
gui_redraw
[02/03 15:03:29    180s] @innovus 331> 

[02/03 15:03:29    180s] @innovus 331> # Check the design 
# Check the design 
[02/03 15:03:29    180s] @innovus 332> #    You can browse the HTML report with Firefox
#    You can browse the HTML report with Firefox
[02/03 15:03:29    180s] @innovus 333> check_legacy_design -all -out_dir $design(reports_dir)/$this_run(s [1Gtage)
check_legacy_design -all -out_dir $design(reports_dir)/$this_run(stage)
[02/03 15:03:29    180s] **WARN: (IMPREPO-205):	There are 44 Cells with missing PG PIN.
[02/03 15:03:29    180s] **WARN: (IMPREPO-210):	There are 1 Cells PG Pins with missing geometry.
[02/03 15:03:29    180s] OPERPROF: Starting checkPlace at level 1, MEM:8327.1M, EPOCH TIME: 1738595009.121562
[02/03 15:03:29    180s] Processing tracks to init pin-track alignment.
[02/03 15:03:29    180s] z: 2, totalTracks: 1
[02/03 15:03:29    180s] z: 4, totalTracks: 1
[02/03 15:03:29    180s] z: 6, totalTracks: 1
[02/03 15:03:29    180s] z: 8, totalTracks: 1
[02/03 15:03:29    180s] #spOpts: N=65 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 15:03:29    180s] All LLGs are deleted
[02/03 15:03:29    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 15:03:29    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 15:03:29    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8340.1M, EPOCH TIME: 1738595009.332773
[02/03 15:03:29    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:8340.1M, EPOCH TIME: 1738595009.334425
[02/03 15:03:29    180s] # Building lp_riscv_top llgBox search-tree.
[02/03 15:03:29    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:8340.1M, EPOCH TIME: 1738595009.335069
[02/03 15:03:29    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 15:03:29    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 15:03:29    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:8340.1M, EPOCH TIME: 1738595009.337076
[02/03 15:03:29    180s] Max number of tech site patterns supported in site array is 256.
[02/03 15:03:29    180s] Core basic site is sc9_cln65lp
[02/03 15:03:29    180s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:8348.1M, EPOCH TIME: 1738595009.402276
[02/03 15:03:29    180s] After signature check, allow fast init is false, keep pre-filter is false.
[02/03 15:03:29    180s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 15:03:29    180s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:8348.1M, EPOCH TIME: 1738595009.403558
[02/03 15:03:29    180s] Use non-trimmed site array because memory saving is not enough.
[02/03 15:03:29    180s] SiteArray: non-trimmed site array dimensions = 833 x 8000
[02/03 15:03:29    180s] SiteArray: use 34,119,680 bytes
[02/03 15:03:29    180s] SiteArray: current memory after site array memory allocation 8380.6M
[02/03 15:03:29    180s] SiteArray: FP blocked sites are writable
[02/03 15:03:29    180s] Estimated cell power/ground rail width = 0.225 um
[02/03 15:03:29    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 15:03:29    180s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:8380.6M, EPOCH TIME: 1738595009.474237
[02/03 15:03:29    180s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:8380.6M, EPOCH TIME: 1738595009.474295
[02/03 15:03:29    180s] SiteArray: number of non floorplan blocked sites for llg default is 6664000
[02/03 15:03:29    180s] Atter site array init, number of instance map data is 0.
[02/03 15:03:29    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.186, REAL:0.188, MEM:8380.6M, EPOCH TIME: 1738595009.525522
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s]  Pre_CCE_Colorizing is not ON! (0:0:2898:0)
[02/03 15:03:29    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.205, REAL:0.210, MEM:8380.6M, EPOCH TIME: 1738595009.544705
[02/03 15:03:29    180s] Begin checking placement ... (start mem=8327.1M, init mem=8380.6M)
[02/03 15:03:29    180s] Begin checking exclusive groups violation ...
[02/03 15:03:29    180s] There are 0 groups to check, max #box is 0, total #box is 0
[02/03 15:03:29    180s] Finished checking exclusive groups violations. Found 0 Vio.
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Running CheckPlace using 1 thread in normal mode...
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] ...checkPlace normal is done!
[02/03 15:03:29    180s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:8380.6M, EPOCH TIME: 1738595009.633106
[02/03 15:03:29    180s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.004, MEM:8380.6M, EPOCH TIME: 1738595009.637153
[02/03 15:03:29    180s] *info: Recommended don't use cell = 0           
[02/03 15:03:29    180s] IO instance overlap:27
[02/03 15:03:29    180s] *info: Placed = 3              (Fixed = 3)
[02/03 15:03:29    180s] *info: Unplaced = 26117       
[02/03 15:03:29    180s] Placement Density:9.09%(80846/889686)
[02/03 15:03:29    180s] Placement Density (including fixed std cells):9.09%(80846/889686)
[02/03 15:03:29    180s] All LLGs are deleted
[02/03 15:03:29    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:693).
[02/03 15:03:29    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 15:03:29    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8381.6M, EPOCH TIME: 1738595009.662682
[02/03 15:03:29    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:8381.6M, EPOCH TIME: 1738595009.664664
[02/03 15:03:29    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 15:03:29    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 15:03:29    180s] F[02/03 15:03:29    180s] OPERPROF: Finished checkPlace at level 1, CPU:0.524, REAL:0.552, MEM:8381.6M, EPOCH TIME: 1738595009.673341
inished check_place (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=8381.6M)
[02/03 15:03:29    180s] Design: lp_riscv_top
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] ------ Design Summary:
[02/03 15:03:29    180s] Total Standard Cell Number   (cells) : 26117
[02/03 15:03:29    180s] Total Block Cell Number      (cells) : 3
[02/03 15:03:29    180s] Total I/O Pad Cell Number    (cells) : 3739
[02/03 15:03:29    180s] Total Standard Cell Area     ( um^2) : 80845.92
[02/03 15:03:29    180s] Total Block Cell Area        ( um^2) : 1499390.71
[02/03 15:03:29    180s] Total I/O Pad Cell Area      ( um^2) : 1046422.80
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] ------ Design Statistics:
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Number of Instances            : 29859
[02/03 15:03:29    180s] Number of Non-uniquified Insts : 29777
[02/03 15:03:29    180s] Number of Nets                 : 27104
[02/03 15:03:29    180s] Average number of Pins per Net : 3.50
[02/03 15:03:29    180s] Maximum number of Pins in Net  : 2182
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] ------ I/O Port summary
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Number of Primary I/O Ports    : 35
[02/03 15:03:29    180s] Number of Input Ports          : 34
[02/03 15:03:29    180s] Number of Output Ports         : 1
[02/03 15:03:29    180s] Number of Bidirectional Ports  : 0
[02/03 15:03:29    180s] Number of Power/Ground Ports   : 0
[02/03 15:03:29    180s] Number of Floating Ports                     *: 0
[02/03 15:03:29    180s] Number of Ports Connected to Multiple Pads   *: 0
[02/03 15:03:29    180s] Number of Ports Connected to Core Instances   : 0
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] ------ Design Rule Checking:
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Number of Output Pins connect to Power/Ground *: 0
[02/03 15:03:29    180s] Number of Insts with Input Pins tied together ?: 29
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_RST_N' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/03 15:03:29    180s] Type 'man IMPDB-2148' for more detail.
[02/03 15:03:29    180s] **WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
[02/03 15:03:29    180s] To increase the message display limit, refer to the product command reference manual.
[02/03 15:03:29    180s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 199
[02/03 15:03:29    180s] Number of Input/InOut Floating Pins            : 0
[02/03 15:03:29    180s] Number of Output Floating Pins                 : 0
[02/03 15:03:29    180s] Number of Output Term Marked TieHi/Lo         *: 0
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] **WARN: (IMPREPO-216):	There are 29 Instances with input pins tied together.
[02/03 15:03:29    180s] **WARN: (IMPREPO-217):	There are 199 TieHi/Lo term nets not connected to instance's PG terms.
[02/03 15:03:29    180s] Number of nets with tri-state drivers          : 34
[02/03 15:03:29    180s] Number of nets with parallel drivers           : 0
[02/03 15:03:29    180s] Number of nets with multiple drivers           : 0
[02/03 15:03:29    180s] Number of nets with no driver (No FanIn)       : 0
[02/03 15:03:29    180s] Number of Output Floating nets (No FanOut)     : 379
[02/03 15:03:29    180s] Number of High Fanout nets (>50)               : 10
[02/03 15:03:29    180s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[02/03 15:03:29    180s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_32768_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/03 15:03:29    180s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/03 15:03:29    180s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] # Number of cells of input netlist marked dont_use = 3.
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Checking for any assigns in the netlist...
[02/03 15:03:29    180s] Assigns in module hs_tiehigh
[02/03 15:03:29    180s]   POWER_TAP 1b'1
[02/03 15:03:29    180s] Assigns in module hs_tielow
[02/03 15:03:29    180s]   GROUND_TAP 1b'0
[02/03 15:03:29    180s]   No assigns found.
[02/03 15:03:29    180s] Checking routing tracks.....
[02/03 15:03:29    180s] Checking other grids.....
[02/03 15:03:29    180s] Checking FINFET Grid is on Manufacture Grid.....
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Checking core/die box is on Grid.....
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Checking snap rule ......
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Checking Row is on grid......
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Checking AreaIO row.....
[02/03 15:03:29    180s] Checking routing blockage.....
[02/03 15:03:29    180s] Checking components.....
[02/03 15:03:29    180s] Checking constraints (guide/region/fence).....
[02/03 15:03:29    180s] Checking groups.....
[02/03 15:03:29    180s] Checking Ptn Core Box.....
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] Checking Preroutes.....
[02/03 15:03:29    180s] No. of regular pre-routes not on tracks : 0 
[02/03 15:03:29    180s]  Design check done.
[02/03 15:03:29    180s] Report saved in file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/floorplan/lp_riscv_top.main.htm.ascii
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] *** Summary of all messages that are not suppressed in this session:
[02/03 15:03:29    180s] Severity  ID               Count  Summary                                  
[02/03 15:03:29    180s] WARNING   IMPDB-2148         199  %sterm '%s' of %sinstance '%s' is tied t...
[02/03 15:03:29    180s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[02/03 15:03:29    180s] WARNING   IMPREPO-231          3  Input netlist has a cell '%s' which is m...
[02/03 15:03:29    180s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[02/03 15:03:29    180s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[02/03 15:03:29    180s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[02/03 15:03:29    180s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[02/03 15:03:29    180s] *** Message Summary: 207 warning(s), 0 error(s)
[02/03 15:03:29    180s] 
[02/03 15:03:29    180s] 0
[02/03 15:03:29    180s] @innovus 334> gui_select -point {2603.98050 1533.64750}
[02/03 15:03:32    181s] @innovus 335> gui_select -point {-145.09050 1151.73900}
[02/03 15:03:42    182s] @innovus 336> gui_select -point {-713.53450 1567.32400}
[02/03 15:03:51    182s] @innovus 337> gui_select -point {1639.05850 1280.71350}
[02/03 15:04:23    184s] @innovus 338> gui_select -point {1717.87650 1259.21800}
[02/03 15:04:24    184s] @innovus 339> gui_select -point {-63.88400 1017.98750}
[02/03 15:04:41    186s] @innovus 340> gui_select -point {1204.36650 1111.13600}
[02/03 15:04:43    186s] @innovus 341> gui_select -point {561.88200 1359.53150}
[02/03 15:04:45    186s] @innovus 342> gui_select -point {901.03750 814.97200}
[02/03 15:04:55    187s] @innovus 343> gui_select -point {903.42600 459.09750}
[02/03 15:04:56    187s] @innovus 344> gui_select -point {217.94950 1731.88650}
[02/03 15:05:01    188s] @innovus 345> gui_select -point {191.67650 1729.49800}
[02/03 15:05:03    188s] @innovus 346> gui_select -point {222.72600 1717.55600}
[02/03 15:05:05    188s] @innovus 347> gui_deselect -all 
[02/03 15:05:15    189s] @innovus 348> update_floorplan_obj -obj 0x7f65e6e12310 -rects {260.462 1680.0 310.462 1800.0}
[02/03 15:05:17    189s] @innovus 349> gui_deselect -all 
[02/03 15:05:20    189s] @innovus 350> update_floorplan_obj -obj 0x7f65e6b449d0 -rects {162.9905 1682.3885 163.9905 1802.3885}
[02/03 15:05:22    189s] @innovus 351> update_floorplan_obj -obj 0x7f65e6b449d0 -rects {136.7175 1682.388 137.7175 1802.388}
[02/03 15:05:27    190s] @innovus 352> update_floorplan_obj -obj 0x7f65e6b449d0 -rects {172.541 1665.6695 173.541 1785.6695}
[02/03 15:05:30    191s] @innovus 353> gui_deselect -all 
[02/03 15:05:40    191s] @innovus 354> edit_move_routes -dx -71.653 -dy 0.0
[02/03 15:05:43    192s] #create default rule from bind_ndr_rule rule=0x7f65ef2217c0 0x7f659e496aa8
[02/03 15:05:43    192s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/03 15:05:43    192s] @innovus 355> gui_deselect -all 
[02/03 15:05:45    193s] @innovus 356> update_floorplan_obj -obj 0x7f65e6b449d0 -rects {205.978 1680.0 206.978 1800.0}
[02/03 15:05:47    193s] @innovus 357> gui_select -point {886.70650 329.88400}
[02/03 15:06:07    195s] @innovus 358> gui_select -point {-2051.04950 1347.35100}
[02/03 15:06:11    196s] @innovus 359> gui_select -point {2334.08900 1504.98650}
[02/03 15:06:14    196s] @innovus 360> gui_select -point {2319.75850 1275.69800}
[02/03 15:06:16    196s] @innovus 361> gui_select -point {2334.08900 1003.41850}
[02/03 15:06:18    196s] @innovus 362> gui_select -point {-1320.19350 1841.75350}
[02/03 15:06:21    196s] @innovus 363> gui_select -point {-360.04850 1719.94450}
[02/03 15:06:24    197s] @innovus 364> gui_select -point {-1628.29950 1841.75350}
[02/03 15:06:25    197s] @innovus 365> gui_select -point {-1012.08700 587.83350}
[02/03 15:06:49    198s] @innovus 366> update_floorplan_obj -obj 0x7f65e72124a0 -rects {-2052.1955 28.661 -702.1955 1378.661}
[02/03 15:06:57    199s] @innovus 367> update_floorplan_obj -obj 0x7f65e72124a0 -rects {-2059.361 -7.1655 -709.361 1342.8345}
[02/03 15:07:06    201s] @innovus 368> gui_select -point {-1735.77850 1856.08400}
[02/03 15:07:09    201s] @innovus 369> gui_select -point {3817.29750 652.32050}
[02/03 15:08:26    205s] @innovus 370> man create_floorplan 
[02/03 15:16:05    215s] @innovus 371> gui_select -point {497.90600 986.96350}
[02/03 15:16:05    215s] @innovus 372> gui_select -point {514.03200 1008.84800}
[02/03 15:16:08    215s] @innovus 373> gui_select -point {-959.16250 1458.06300}
[02/03 15:16:15    216s] @innovus 374> gui_select -point {222.61750 1731.04700}
[02/03 15:16:17    216s] @innovus 375> gui_select -point {394.81650 1719.06800}
[02/03 15:16:34    217s] @innovus 376> gui_select -point {299.21450 1727.13100}
[02/03 15:16:38    218s] @innovus 377> gui_select -point {271.57050 1727.13100}
[02/03 15:16:40    218s] @innovus 378> gui_select -point {257.74850 1725.97900}
[02/03 15:16:42    218s] @innovus 379> gui_select -point {249.68550 1719.06800}
[02/03 15:16:43    218s] @innovus 380> gui_select -point {235.86350 1717.91600}
[02/03 15:16:44    218s] @innovus 381> gui_select -point {226.64900 1717.91600}
[02/03 15:16:46    218s] @innovus 382> gui_select -point {195.54950 1717.91600}
[02/03 15:16:48    218s] @innovus 383> gui_select -point {184.03100 1717.91600}
[02/03 15:16:49    219s] @innovus 384> gui_select -point {164.45000 1720.22000}
[02/03 15:16:52    219s] @innovus 385> gui_select -point {-26.75400 1738.64900}
[02/03 15:16:54    219s] @innovus 386> gui_select -point {45.81100 1747.86400}
[02/03 15:16:56    219s] @innovus 387> gui_select -point {241.62250 1731.73800}
[02/03 15:16:59    219s] @innovus 388> gui_select -point {199.00500 1722.52350}
[02/03 15:17:05    220s] @innovus 389> edit_move_routes -dx 24.1885 -dy -3.4555
[02/03 15:17:12    221s] @innovus 390> edit_move_routes -dx 31.0995 -dy -3.4555
[02/03 15:17:15    221s] @innovus 391> # Specify Floorpan
@innovus 392> create_floorcreate_floorplan \
    -core_size [list 1600.0 1500.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
plan \
[02/03 15:19:21    227s] +     -core_size [list 1600.0 1500.0 150.0 150.0 150.0 150.0] \
[02/03 15:19:21    227s] +     -core_margins_by die \
[02/03 15:19:21    227s] +     -flip s \
[02/03 15:19:21    227s] +     -match_to_site
[02/03 15:19:21    227s] **WARN: (IMPFP-905):	Constraints of HInst lp_riscv is out of die. Cannot output it to create_floorplan file.
[02/03 15:19:21    227s] Type 'man IMPFP-905' for more detail.
[02/03 15:19:21    228s] **WARN: (IMPFP-501):	fplan box is not large enough to accommodate all the io pads.
[02/03 15:19:21    228s] Start create_tracks
[02/03 15:19:21    228s] @innovus 393> 

[02/03 15:19:21    228s] @innovus 393> # create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site  [1G\
[02/03 15:19:21    228s] + #     -core_density_size $design(floorplan_ratio) $design(floorplan_utilizatio [1Gn) {*}$design(floorplan_space_to_core)
# create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
#     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/03 15:19:21    228s] @innovus 394> gui_fit
gui_fit
[02/03 15:19:21    228s] @innovus 395> gui_select -point {682.19950 1723.67550}
[02/03 15:19:50    230s] @innovus 396> gui_select -point {520.94300 1749.01550}
[02/03 15:19:53    230s] @innovus 397> gui_select -point {628.06300 1745.56000}
[02/03 15:19:54    230s] @innovus 398> gui_select -point {720.21000 1743.25650}
[02/03 15:19:56    230s] @innovus 399> gui_select -point {760.52400 1742.10450}
[02/03 15:19:57    231s] @innovus 400> gui_select -point {785.86400 1737.49750}
[02/03 15:19:59    231s] @innovus 401> set design(TOPLEVEL) "lp_riscv_top"
lp_riscv_top
[02/03 15:21:11    234s] @innovus 402> set runtype "pnr"
set runtype "pnr"
[02/03 15:21:11    234s] pnr
[02/03 15:21:11    234s] @innovus 403> set debug_file "debug.txt"
set debug_file "debug.txt"
[02/03 15:21:11    234s] debug.txt
[02/03 15:21:11    234s] @innovus 404> 

[02/03 15:21:11    234s] @innovus 404> # Load general procedures
# Load general procedures
[02/03 15:21:11    234s] @innovus 405> source ../scripts/procedures.tcl -quiet
source ../scripts/procedures.tcl -quiet
[02/03 15:21:11    234s] @innovus 406> 

[02/03 15:21:11    234s] @innovus 406> ###############################################
###############################################
[02/03 15:21:11    234s] @innovus 407> # Starting Stage - Load defines and technology
# Starting Stage - Load defines and technology
[02/03 15:21:11    234s] @innovus 408> ###############################################
###############################################
[02/03 15:21:11    234s] @enics_start_stage "start"
innovus 409> enics_start_stage "start"
[02/03 15:21:11    234s] *****************************************

[02/03 15:21:11    234s] *****************************************
[02/03 15:21:11    234s] **   ENICSINFO: Starting stage start   **
[02/03 15:21:11    234s] *****************************************
[02/03 15:21:11    234s] *****************************************
[02/03 15:21:11    234s] ENICSINFO: Current time is: 03/02/2025 15:21
[02/03 15:21:11    234s] ENICSINFO: This session is running on Hostname : ip-10-70-130-117.il-central-1.compute.internal
[02/03 15:21:11    234s] ENICSINFO: The log file is innovus.log3 and the command file is innovus.cmd3
[02/03 15:21:11    234s] ENICSINFO: ----------------------------------
[02/03 15:21:11    234s] @innovus 410> 
[02/03 15:21:11    234s] @innovus 410> 

[02/03 15:21:11    234s] @innovus 410> # Load the specific definitions for this project
# Load the specific definitions for this project
[02/03 15:21:11    234s] @innovus 411> source ../source ../inputs/$design(TOPLEVEL).defines -quiet
inputs/$design(TOPLEVEL).defines -quiet
[02/03 15:21:11    234s] @innovus 412> 

[02/03 15:21:11    234s] @innovus 412> 

[02/03 15:21:11    234s] @innovus 412> 

[02/03 15:21:11    234s] @innovus 412> # Load the library paths and definitions for this technology
# Load the library paths and definitions for this technology
[02/03 15:21:11    234s] @innovus 413> source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
[02/03 15:21:11    234s] ##  Process: 65            (User Set)               
[02/03 15:21:11    234s] ##     Node: (not set)                           
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] ##  Check design process and node:  
[02/03 15:21:11    234s] ##  Design tech node is not set.
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/03 15:21:11    234s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/03 15:21:11    234s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/03 15:21:11    234s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/03 15:21:11    234s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
[02/03 15:21:11    234s] @innovus 414> source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
[02/03 15:21:11    234s] @innovus 415> source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quie [1Gt
source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
[02/03 15:21:11    234s] @innovus 416> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/03 15:21:11    234s] +     source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
[02/03 15:21:11    234s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
}
[02/03 15:21:11    234s] @innovus 417> set_library_unit -time 1ns -cap 1pf
set_library_unit -time 1ns -cap 1pf
[02/03 15:21:11    234s] **ERROR: (IMPTS-432):	You must set the setLibraryUnit command before the design is read and constraints are loaded.
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] @innovus 418> 

[02/03 15:21:11    234s] @innovus 418> #################################################
#########################################
[02/03 15:21:11    234s] @innovus 419> #       Print values to debug file
#       Print values to debug file
[02/03 15:21:11    234s] @innovus 420> #############################################
#############################################
[02/03 15:21:11    234s] @innovus 421> set var_list {runtype}
set var_list {runtype}
[02/03 15:21:11    234s] runtype
[02/03 15:21:11    234s] @innovus 422> set dic_list {pathset dic_list {paths tech tech_files design}
s tech tech_files design}
[02/03 15:21:11    234s] paths tech tech_files design
[02/03 15:21:11    234s] @innovus 423> enics_print_debug_data w $debug_file "after everything was loaded" [1G $var_list $dic_list
enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
[02/03 15:21:11    234s] @i
nnovus 424> 
[02/03 15:21:11    234s] @innovus 424> 

[02/03 15:21:11    234s] @innovus 424> ############################################
############################################
[02/03 15:21:11    234s] @innovus 425> # Init Design
# Init Design
[02/03 15:21:11    234s] @innovus 426> ############################################
############################################
[02/03 15:21:11    234s] @innovus 427> enable_metrics -on
enable_metrics -on
[02/03 15:21:11    234s] @innovus 428> enics_start_stage "init_design"
enics_start_stage "init_design"
[02/03 15:21:11    234s] ***********************************************
[02/03 15:21:11    234s] ***********************************************
[02/03 15:21:11    234s] **   ENICSINFO: Starting stage init_design   **
[02/03 15:21:11    234s] ***********************************************
[02/03 15:21:11    234s] ***********************************************
[02/03 15:21:11    234s] ENICSINFO: Current time is: 03/02/2025 15:21
[02/03 15:21:11    234s] ENICSINFO: ----------------------------------
[02/03 15:21:11    234s] @innovus 429> 

[02/03 15:21:11    234s] @innovus 429> # Global Nets
# Global Nets
[02/03 15:21:11    234s] @innovus 430> set_db init_ground_nets $design(all_ground_nets)
set_db init_ground_nets $design(all_ground_nets)
[02/03 15:21:11    234s] 1 gnd
set_db init_power_nets $design(all_power_nets)
[02/03 15:21:11    234s] @innovus 431> set_db init_power_nets $design(all_power_nets)
[02/03 15:21:11    234s] 1 {vdd vddio}
[02/03 15:21:11    234s] @innovus 432> 

[02/03 15:21:11    234s] @innovus 432> # MMMC
# MMMC
[02/03 15:21:11    234s] @innovus 433> enics_message "Suppressing the following messages that are reporte [1Gd due to the LIB definitions:" 
enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
[02/03 15:21:11    234s] ENICSINFO: Suppressing the following messages that are reported due to the LIB definitions:
[02/03 15:21:11    234s] @innovus 434> enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
[02/03 15:21:11    234s] ENICSINFO: TECHLIB-436 TECHLIB-1318 TECHLIB-302 IMPCTE-337 IMPTS-282
[02/03 15:21:11    234s] @innovus 435> set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
[02/03 15:21:11    234s] @innovus 436> enics_message "Reading MMMC File" medium
enics_message "Reading MMMC File" medium
[02/03 15:21:11    234s] 
read_mmmc $design(mmmc_view_file) 
[02/03 15:21:11    234s] ENICSINFO: Reading MMMC File
[02/03 15:21:11    234s] ----------------------------
[02/03 15:21:11    234s] @innovus 437> read_mmmc $design(mmmc_view_file) 
[02/03 15:21:11    234s] **WARN: (TCLCMD-1306):	read_mmmc command should be called once before init_design.
[02/03 15:21:11    234s] 1
[02/03 15:21:11    234s] 1
[02/03 15:21:11    234s] @innovus 438> 

[02/03 15:21:11    234s] @innovus 438> # LEFs
# LEFs
[02/03 15:21:11    234s] @enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
innovus 439> enics_message "Suppressing the following messages that are reporte [1Gd due to the LEF definitions:" 
[02/03 15:21:11    234s] ENICSINFO: Suppressing the following messages that are reported due to the LEF definitions:
[02/03 15:21:11    234s] @innovus 440> enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
[02/03 15:21:11    234s] ENICSINFO: ENCEXT-6202 IMPLF-200 LEFPARS-2001 LEFPARS-2065 LEFPARS-2076 IMPLF-58 IMPFP-3961 IMPSR-4302
[02/03 15:21:11    234s] @innovus 441> set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/03 15:21:11    234s] @innovus 442> enics_message "Reading LEF abstracts"
enics_message "Reading LEF abstracts"
[02/03 15:21:11    234s] ENICSINFO: Reading LEF abstracts
[02/03 15:21:11    234s] @innovus 443> read_physical -lef $tech_files(ALL_LEFS)
read_physical -lef $tech_files(ALL_LEFS)
[02/03 15:21:11    234s] **ERROR: (IMPIMEX-7030):	LEF files are not allowed to be read in after the design is in memory. If you want to modify the current list of LEF files, please refer to read_physical -add_lefs[02/03 15:21:11    234s] 

[02/03 15:21:11    234s] @innovus 444> 

[02/03 15:21:11    234s] @innovus 444> # Post Synthesis Netlist
# Post Synthesis Netlist
[02/03 15:21:11    234s] @innovus 445> enics_message "Reading the Post Synthesis netlist at $design(posts [1Gyn_netlist)" medium
enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
[02/03 15:21:11    234s] 
read_netlist $design(postsyn_netlist)
[02/03 15:21:11    234s] ENICSINFO: Reading the Post Synthesis netlist at /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v
[02/03 15:21:11    234s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/03 15:21:11    234s] @innovus 446> read_netlist $design(postsyn_netlist)
[02/03 15:21:11    234s] **ERROR: (IMPIMEX-7041):	Netlist files are not allowed to be read in after the design is in memory.

[02/03 15:21:11    234s] **ERROR: (IMPIMEX-7041):	Netlist files are not allowed to be read in after the design is in memory.
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] @innovus 447> 

[02/03 15:21:11    234s] @innovus 447> # Import and initialize design
# Import and initialize design
[02/03 15:21:11    234s] @innovus 448> enics_message "Running init_design command" medium
enics_message "Running init_design command" medium
[02/03 15:21:11    234s] 
init_design
[02/03 15:21:11    234s] ENICSINFO: Running init_design command
[02/03 15:21:11    234s] --------------------------------------
[02/03 15:21:11    234s] @innovus 449> init_design
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] **ERROR: (IMPIMEX-12):	'init_design' failed. You are missing one or more of the required commands before running init_design.
[02/03 15:21:11    234s] The MMMC init sequence looks like this: 
[02/03 15:21:11    234s] read_mmmc top.mmmc 
[02/03 15:21:11    234s] read_physical -lef {tech.lef stdcell.lef}   #optional in Tempus, required for Innovus 
[02/03 15:21:11    234s] read_netlist top.v 
[02/03 15:21:11    234s] read_power_intent -1801 top.1801	    #only for MSV designs 
[02/03 15:21:11    234s] init_design 
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] Tempus also supports a single-mode timing init sequence with no MMMC file like this: 
[02/03 15:21:11    234s] read_libs all.lib 
[02/03 15:21:11    234s] read_netlist top.v 
[02/03 15:21:11    234s] read_sdc top.sdc 
[02/03 15:21:11    234s] init_design 
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] See the 'Stylus Common UI Initialization' section in the 'Design Import and Export Capabilities' chapter of the Innovus Stylus 
[02/03 15:21:11    234s] Common UI User Guide for more details.
[02/03 15:21:11    234s] 
[02/03 15:21:11    234s] @innovus 450> 

[02/03 15:21:11    234s] @innovus 450> # Load general settings
# Load general settings
[02/03 15:21:11    234s] @innovus 451> source ../scripts/settings.tcl -quiet
source ../scripts/settings.tcl -quiet
[02/03 15:21:11    234s] AAE_INFO: switching -siAware from true to false ...
[02/03 15:21:11    234s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[02/03 15:21:11    235s] AAE_INFO: switching -siAware from false to true ...
[02/03 15:21:11    235s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/03 15:21:11    235s] 1 true
[02/03 15:21:11    235s] @innovus 452> 

[02/03 15:21:11    235s] @innovus 452> # Create cost groups
# Create cost groups
[02/03 15:21:11    235s] @innovus 453> enics_default_cost_groupenics_default_cost_groups
s
[02/03 15:21:11    235s] **WARN: (IMPOPT-3666):	Path group in2reg already exists. Skipping the creation of this path group.
[02/03 15:21:11    235s] **WARN: (IMPOPT-3666):	Path group in2out already exists. Skipping the creation of this path group.
[02/03 15:21:11    235s] **WARN: (IMPOPT-3666):	Path group reg2out already exists. Skipping the creation of this path group.
[02/03 15:21:11    235s] **WARN: (IMPOPT-3666):	Path group reg2reg already exists. Skipping the creation of this path group.
[02/03 15:21:11    235s] **WARN: (IMPOPT-3666):	Path group reg2cgate already exists. Skipping the creation of this path group.
[02/03 15:21:11    235s] @innovus 454> 

[02/03 15:21:11    235s] @innovus 454> # Connect Global Nets
# Connect Global Nets
[02/03 15:21:11    235s] @innovus 455> enicenics_message "Connecting Global Nets" medium
s_message "Connecting Global Nets" medium
[02/03 15:21:11    235s] 
[02/03 15:21:11    235s] ENICSINFO: Connecting Global Nets
[02/03 15:21:11    235s] ---------------------------------
[02/03 15:21:11    235s] @innovus 456> # Connect standard cells to VDD and GND
# Connect standard cells to VDD and GND
[02/03 15:21:11    235s] @innovus 457> connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_G [1GND) -all -verbose
connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
[02/03 15:21:11    235s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 15:21:11    235s] @innovus 458> connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_V [1GDD) -all -verbose
connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
[02/03 15:21:11    235s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/03 15:21:11    235s] @innovus 459> # Connect tie cells
# Connect tie cells
[02/03 15:21:11    235s] @innovus 460> connect_global_net $design(digital_vdd) -type tiehi -all -verbose  [1G
connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
[02/03 15:21:11    235s] @innovus 461> connect_global_net $design(digital_gnd) -type tielo -all -verbose  [1G
connect_global_net $design(digital_gnd) -type tielo -all -verbose 
[02/03 15:21:11    235s] @innovus 462> # connect_global_net $design(digital_vdd) -type tiehi -pin $tech(S [1GTANDARD_CELL_VDD) -all -verbose 
# connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
[02/03 15:21:11    235s] @innovus 463> # connect_global_net $design(digital_gnd) -t# connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 
ype tielo -pin $tech(S [1GTANDARD_CELL_GND) -all -verbose 
[02/03 15:21:11    235s] @innovus 464> 

[02/03 15:21:11    235s] @innovus 464> # Connect SRAM PG Pins
# Connect SRAM PG Pins
[02/03 15:21:11    235s] @innovus 465> connect_global_net $dconnect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
esign(digital_vdd) -pin $tech(SRAM_VDDCORE_PI [1GN)      -all -verbose 
[02/03 15:21:11    235s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/03 15:21:11    235s] @innovus 466> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHE [1GRY_PIN) -all -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
[02/03 15:21:11    235s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/03 15:21:11    235s] @innovus 467> connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)   [1G        -all -verbose 
connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
[02/03 15:21:11    235s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 15:21:11    235s] @innovus 468> 

[02/03 15:21:11    235s] @innovus 468> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/03 15:21:11    235s] +     # Connect pads to IO and CORE voltages
[02/03 15:21:11    235s] +     #    -netlist_override is needed, since GENUS connects these pins to UNCON [1GNECTED during synthesis
[02/03 15:21:11    235s] +     connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 15:21:11    235s] +     connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 15:21:11    235s] +     connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 15:21:11    235s] +     connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${ [1Gdesign(IO_MODULE)} -netlist_override -verbose
[02/03 15:21:11    235s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    # Connect pads to IO and CORE voltages
    #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
    connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
}
[02/03 15:21:11    235s] 0 new pwr-pin connection was made to global net 'vddio'.

[02/03 15:21:11    235s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 15:21:11    235s] 0 new pwr-pin connection was made to global net 'vdd'.
[02/03 15:21:11    235s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/03 15:21:11    235s] @innovus 469> 
[02/03 15:21:11    235s] @innovus 469> # Power Intent
# Power Intent
[02/03 15:21:11    235s] @innovus 470> # read_power_intent -1801 $design(UPF_file)
# read_power_intent -1801 $design(UPF_file)
# read_power_intent $design(CPF_file)
[02/03 15:21:11    235s] @innovus 471> # read_power_intent $design(CPF_file)
[02/03 15:21:11    235s] @innovus 472> # commit_power_intent -verbose
# commit_power_intent -verbose
[02/03 15:21:11    235s] @in
novus 473> 
[02/03 15:21:11    235s] @innovus 473> # Don't Use and Size Only files
# Don't Use and Size Only files
[02/03 15:21:11    235s] @innovus 474> #    If Don't Use file exists
#    If Don't Use file exists
[02/03 15:21:11    235s] @innovus 475> # source $design(dont_use_file)
# source $design(dont_use_file)
[02/03 15:21:11    235s] @innovus 476> #    If Size Only file exists
#    If Size Only file exists
[02/03 15:21:11    235s] @innovus 477> # source $design(size_only_file)
# source $design(size_only_file)
[02/03 15:21:11    235s] @innovus 478> 

[02/03 15:21:11    235s] @innovus 478> enics_create_stage_reports -save_db no -report_timing no -pop_snap [1Gshot yes
enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
[02/03 15:21:11    235s] 
[02/03 15:21:11    235s] ENICSINFO: Starting to create reports for stage: init_design
[02/03 15:21:11    235s] ------------------------------------------------------------
[02/03 15:21:11    235s] ENICSINFO: Reports directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/init_design/ 
[02/03 15:21:11    235s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/03 15:21:11    235s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/03 15:21:11    235s] ENICSINFO: Reporting Timing
[02/03 15:21:11    235s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/03 15:21:11    235s] AAE_WARNING: Waveform propagation feature is not supported in pre-route stage, it is turned off.
[02/03 15:21:11    235s] Deleting waveform storage...
[02/03 15:21:11    235s] #################################################################################
[02/03 15:21:11    235s] # Design Stage: PreRoute
[02/03 15:21:11    235s] # Design Name: lp_riscv_top
[02/03 15:21:11    235s] # Design Mode: 65nm
[02/03 15:21:11    235s] # Analysis Mode: MMMC OCV 
[02/03 15:21:11    235s] # Parasitics Mode: No SPEF/RCDB 
[02/03 15:21:11    235s] # Signoff Settings: SI On (EWM)
[02/03 15:21:11    235s] #################################################################################
[02/03 15:21:12    235s] Calculate early delays in OCV mode...
[02/03 15:21:12    235s] Calculate late delays in OCV mode...
[02/03 15:21:12    235s] Topological Sorting (REAL = 0:00:00.0, MEM = 9906.5M, InitMEM = 9906.5M)
[02/03 15:21:12    235s] Start delay calculation (fullDC) (1 T). (MEM=9906.51)
[02/03 15:21:12    236s] End AAE Lib Interpolated Model. (MEM=9926.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119685/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119682/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119687/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119684/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][4]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/03 15:21:12    236s] Type 'man IMPMSMV-1810' for more detail.
[02/03 15:21:12    236s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[02/03 15:21:12    236s] To increase the message display limit, refer to the product command reference manual.
[02/03 15:21:16    240s] Total number of fetched objects 26904
[02/03 15:21:16    240s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/03 15:21:17    240s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/03 15:21:17    240s] End delay calculation. (MEM=10021.6 CPU=0:00:04.2 REAL=0:00:05.0)
[02/03 15:21:17    240s] End delay calculation (fullDC). (MEM=10021.6 CPU=0:00:04.6 REAL=0:00:05.0)
[02/03 15:21:17    240s] *** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 10021.6M) ***
[02/03 15:21:17    241s] ENICSINFO: Writing out Database
[02/03 15:21:17    241s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/03 15:21:17    241s] % Begin save design ... (date=02/03 15:21:17, mem=2139.9M)
[02/03 15:21:17    241s] % Begin Save ccopt configuration ... (date=02/03 15:21:17, mem=2139.9M)
[02/03 15:21:17    241s] % End Save ccopt configuration ... (date=02/03 15:21:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2140.1M, current mem=2140.1M)
[02/03 15:21:17    241s] % Begin Save netlist data ... (date=02/03 15:21:17, mem=2140.1M)
[02/03 15:21:17    241s] Writing Binary DB to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.bin in single-threaded mode...
[02/03 15:21:17    241s] % End Save netlist data ... (date=02/03 15:21:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2140.1M, current mem=2140.1M)
[02/03 15:21:17    241s] Writing Netlist "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.gz" ...
[02/03 15:21:18    241s] Saving congestion map file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.route.congmap.gz ...
[02/03 15:21:18    241s] % Begin Save AAE data ... (date=02/03 15:21:18, mem=2140.1M)
[02/03 15:21:18    241s] Saving AAE Data ...
[02/03 15:21:18    241s] % End Save AAE data ... (date=02/03 15:21:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2140.1M, current mem=2140.1M)
[02/03 15:21:18    241s] Saving preference file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/gui.pref.tcl ...
[02/03 15:21:18    241s] Saving mode setting ...
[02/03 15:21:18    241s] Saving root attributes to be loaded post write_db ...
[02/03 15:21:18    241s] 'invalid command name "::ETS::save_globals"'.
[02/03 15:21:18    241s] *** Message Summary: 0 warning(s), 0 error(s)
[02/03 15:21:18    241s] 
[02/03 15:21:18    241s] 'invalid command name "::ETS::save_globals"'.
[02/03 15:21:18    241s] 'invalid command name "::ETS::save_globals"'.
[02/03 15:21:18    241s] @
innovus 479> 
[02/03 15:21:18    241s] @innovus 479> ############################################
############################################
[02/03 15:21:18    241s] @innovus 480> # Floorplan
# Floorplan
[02/03 15:21:18    241s] @innovus 481> ############################################
############################################
[02/03 15:21:18    241s] @innovus 482> enics_start_stage "floorplan"
enics_start_stage "floorplan"
[02/03 15:21:18    241s] *********************************************
[02/03 15:21:18    241s] *********************************************
[02/03 15:21:18    241s] **   ENICSINFO: Starting stage floorplan   **
[02/03 15:21:18    241s] *********************************************
[02/03 15:21:18    241s] *********************************************
[02/03 15:21:18    241s] ENICSINFO: Current time is: 03/02/2025 15:21
[02/03 15:21:18    241s] ENICSINFO: ----------------------------------
source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/03 15:21:18    241s] @innovus 483> source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/03 15:21:18    241s] gnd vdd
[02/03 15:21:18    241s] @innovus 484> 

[02/03 15:21:18    241s] @innovus 484> # If Floorplan DEF is available:
# If Floorplan DEF is available:
[02/03 15:21:18    241s] @innovus 485> # # read_def $design(floorplan_def)
read_def $design(floorplan_def)
[02/03 15:21:18    241s] @innovus 486> 

[02/03 15:21:18    241s] @innovus 486> # If SCAN DEF is availabl# If SCAN DEF is available
e
[02/03 15:21:18    241s] @innovus 487> # read_def $design(scan_def)
# read_def $design(scan_def)
[02/03 15:21:18    241s] @innovus 488> 


[02/03 15:21:18    241s] @innovus 488> 
[02/03 15:21:18    241s] @# Specify Floorpan
innovus 488> # Specify Floorpan
[02/03 15:21:18    241s] @innovus 489> create_floorplan \
[02/03 15:21:18    241s] +     -core_size [list 1600.0 1500.0 150.0 150.0 150.0 150.0] \
[02/03 15:21:18    241s] +     -core_margins_by die \
[02/03 15:21:18    241s] +     -flip s \
[02/03 15:21:18    241s] +     -match_to_site
create_floorplan \
    -core_size [list 1600.0 1500.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
[02/03 15:21:18    241s] **WARN: (IMPFP-905):	Constraints of HInst lp_riscv is out of die. Cannot output it to create_floorplan file.
[02/03 15:21:18    241s] Type 'man IMPFP-905' for more detail.
[02/03 15:21:18    241s] **WARN: (IMPFP-501):	fplan box is not large enough to accommodate all the io pads.
[02/03 15:21:18    242s] Start create_tracks
[02/03 15:21:19    242s] @innovus 490> 

[02/03 15:21:19    242s] @innovus 490> # create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site  [1G\
[02/03 15:21:19    242s] + #     -core_density_size $design(floorplan_ratio) $design(floorplan_utilizatio [1Gn) {*}$design(floorplan_space_to_core)
# create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
#     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/03 15:21:19    242s] @innovus 491> gui_figui_fit
t
[02/03 15:21:19    242s] @innovus 492> gui_select -point {1843.24600 1364.76450}
[02/03 15:21:25    242s] @innovus 493> gui_select -point {2016.02100 1737.95800}
[02/03 15:21:30    242s] @innovus 494> gui_select -point {2987.01600 1233.45550}
[02/03 15:24:02    249s] @innovus 495> gui_select -point {2596.54450 1744.86900}
[02/03 15:24:07    250s] @innovus 496> gui_select -point {2682.93200 1340.57600}
[02/03 15:24:08    250s] @innovus 497> [02/03 15:32:53    273s] 
[02/03 15:32:53    273s] *** Summary of all messages that are not suppressed in this session:
[02/03 15:32:53    273s] Severity  ID               Count  Summary                                  
[02/03 15:32:53    273s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[02/03 15:32:53    273s] ERROR     IMPFP-58             1  Cannot move corner cell to none corner a...
[02/03 15:32:53    273s] ERROR     IMPFP-60            13  Io Inst new lower left location is outsi...
[02/03 15:32:53    273s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[02/03 15:32:53    273s] WARNING   IMPFP-905            2  Constraints of HInst %s is out of die. C...
[02/03 15:32:53    273s] WARNING   IMPFP-501            2  fplan box is not large enough to accommo...
[02/03 15:32:53    273s] WARNING   IMPMSMV-1810       387  Net %s, driver %s (cell %s) voltage %g d...

[02/03 15:32:53    273s] --------------------------------------------------------------------------------
[02/03 15:32:53    273s] Exiting Innovus on Mon Feb  3 15:32:53 2025
[02/03 15:32:53    273s]   Total CPU time:     0:04:35
[02/03 15:32:53    273s]   Total real time:    0:49:36
[02/03 15:32:53    273s]   Peak memory (main): 2171.04MB
[02/03 15:32:53    273s] 
[02/03 15:32:53    273s] 
[02/03 15:32:53    273s] *** Memory Usage v#1 (Current mem = 9959.164M, initial mem = 2004.215M) ***
[02/03 15:32:53    273s] ERROR     IMPTS-432            2  You must set the %s command before the d...
[02/03 15:32:53    273s] WARNING   IMPDB-2148         199  %sterm '%s' of %sinstance '%s' is tied t...
[02/03 15:32:53    273s] WARNING   IMPESI-3478          1  Simulation based Equivalent Waveform Mod...
[02/03 15:32:53    273s] WARNING   IMPOPT-3666         10  Path group %s already exists. Skipping t...
[02/03 15:32:53    273s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[02/03 15:32:53    273s] WARNING   IMPREPO-231          3  Input netlist has a cell '%s' which is m...
[02/03 15:32:53    273s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[02/03 15:32:53    273s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[02/03 15:32:53    273s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[02/03 15:32:53    273s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[02/03 15:32:53    273s] ERROR     IMPIMEX-7041         2  Netlist files are not allowed to be read...
[02/03 15:32:53    273s] ERROR     IMPIMEX-12           2  'init_design' failed. You are missing on...
[02/03 15:32:53    273s] ERROR     IMPIMEX-7030         2  LEF files are not allowed to be read in ...
[02/03 15:32:53    273s] WARNING   TCLCMD-1306          2  read_mmmc command should be called once ...
[02/03 15:32:53    273s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[02/03 15:32:53    273s] *** Message Summary: 617 warning(s), 22 error(s)
[02/03 15:32:53    273s] 
[02/03 15:32:53    273s] --- Ending "Innovus" (totcpu=0:04:33, real=0:49:33, mem=9959.2M) ---
