// Seed: 2439441848
module module_0 (
    input  tri1  id_0,
    input  uwire id_1
    , id_7,
    output wire  id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire id_5
);
  assign id_2 = id_7#(
      .id_5(1),
      .id_3({1, -1}),
      .id_3(-1 == 1),
      .id_5(-1),
      .id_1(1 == 1'b0),
      .id_5(1)
  ) ==? id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8
);
  wire id_10 = id_1;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_8,
      id_7,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
