{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@localhost " "Can't contact license server \"27003@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1430762906579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430762906609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430762906609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 19:08:25 2015 " "Processing started: Mon May 04 19:08:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430762906609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430762906609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430762906609 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430762909859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/asgen/hdl/asgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/asgen/hdl/asgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASGEN " "Found entity 1: ASGEN" {  } { { "../components/ASGEN/hdl/ASGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ASGEN/hdl/ASGEN.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762909979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762909979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/hdl/bcd2ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/hdl/bcd2ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD2SSD " "Found entity 1: BCD2SSD" {  } { { "../hdl/BCD2SSD.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/BCD2SSD.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/hdl/uicontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/hdl/uicontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UIController " "Found entity 1: UIController" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/dsgen/hdl/dsgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/dsgen/hdl/dsgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DSGEN " "Found entity 1: DSGEN" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/adc_dac/hdl/dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/adc_dac/hdl/dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "../components/ADC_DAC/hdl/DAC.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ADC_DAC/hdl/DAC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/adc_dac/hdl/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/adc_dac/hdl/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "../components/ADC_DAC/hdl/ADC.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ADC_DAC/hdl/ADC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_ctp.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_ctp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCDAQ_CTP " "Found entity 1: SCDAQ_CTP" {  } { { "../components/SCDAQ/hdl/SCDAQ_CTP.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_CTP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCDAQ_BUF " "Found entity 1: SCDAQ_BUF" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/scdaq/hdl/scdaq.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCDAQ " "Found entity 1: SCDAQ" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/hdl/plotsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/hdl/plotsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlotSignal " "Found entity 1: PlotSignal" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/video_pll/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/video_pll/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/screen_buffer/screen_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/screen_buffer/screen_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_buffer " "Found entity 1: screen_buffer" {  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/line_buffer/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/ip/line_buffer/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/vga_lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/vga_lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_LCD_Driver " "Found entity 1: VGA_LCD_Driver" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_lcd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_lcd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_LCD_Config " "Found entity 1: I2S_LCD_Config" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2s_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Controller " "Found entity 1: I2S_Controller" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../components/VGA_LCD_Driver/hdl/I2C_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /vmw764/elec5563m/miniproject/components/vga_lcd_driver/hdl/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../components/VGA_LCD_Driver/hdl/I2C_AV_Config.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/miniproject_de270_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/miniproject_de270_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniProject_DE270_Top " "Found entity 1: MiniProject_DE270_Top" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762910809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762910809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniProject_DE270_Top " "Elaborating entity \"MiniProject_DE270_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430762911239 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] MiniProject_DE270_Top.v(25) " "Output port \"LEDG\[8\]\" at MiniProject_DE270_Top.v(25) has no driver" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430762911249 "|MiniProject_DE270_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SSD BCD2SSD:BCD2SSD_inst0 " "Elaborating entity \"BCD2SSD\" for hierarchy \"BCD2SSD:BCD2SSD_inst0\"" {  } { { "hdl/MiniProject_DE270_Top.v" "BCD2SSD_inst0" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:VIDEO_PLL_inst " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:VIDEO_PLL_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "VIDEO_PLL_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\"" {  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "altpll_component" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\"" {  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911539 ""}  } { { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430762911539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UIController UIController:UIController_inst " "Elaborating entity \"UIController\" for hierarchy \"UIController:UIController_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "UIController_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(336) " "Verilog HDL assignment warning at UIController.v(336): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(338) " "Verilog HDL assignment warning at UIController.v(338): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(347) " "Verilog HDL assignment warning at UIController.v(347): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(349) " "Verilog HDL assignment warning at UIController.v(349): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(361) " "Verilog HDL assignment warning at UIController.v(361): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(363) " "Verilog HDL assignment warning at UIController.v(363): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(372) " "Verilog HDL assignment warning at UIController.v(372): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UIController.v(374) " "Verilog HDL assignment warning at UIController.v(374): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(386) " "Verilog HDL assignment warning at UIController.v(386): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(388) " "Verilog HDL assignment warning at UIController.v(388): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(397) " "Verilog HDL assignment warning at UIController.v(397): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(399) " "Verilog HDL assignment warning at UIController.v(399): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(408) " "Verilog HDL assignment warning at UIController.v(408): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(410) " "Verilog HDL assignment warning at UIController.v(410): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(419) " "Verilog HDL assignment warning at UIController.v(419): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(421) " "Verilog HDL assignment warning at UIController.v(421): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(441) " "Verilog HDL assignment warning at UIController.v(441): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(443) " "Verilog HDL assignment warning at UIController.v(443): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(452) " "Verilog HDL assignment warning at UIController.v(452): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(454) " "Verilog HDL assignment warning at UIController.v(454): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(463) " "Verilog HDL assignment warning at UIController.v(463): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UIController.v(465) " "Verilog HDL assignment warning at UIController.v(465): truncated value with size 32 to match size of target (2)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(474) " "Verilog HDL assignment warning at UIController.v(474): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(476) " "Verilog HDL assignment warning at UIController.v(476): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(496) " "Verilog HDL assignment warning at UIController.v(496): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(498) " "Verilog HDL assignment warning at UIController.v(498): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(507) " "Verilog HDL assignment warning at UIController.v(507): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(509) " "Verilog HDL assignment warning at UIController.v(509): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(518) " "Verilog HDL assignment warning at UIController.v(518): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(520) " "Verilog HDL assignment warning at UIController.v(520): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(533) " "Verilog HDL assignment warning at UIController.v(533): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(535) " "Verilog HDL assignment warning at UIController.v(535): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(548) " "Verilog HDL assignment warning at UIController.v(548): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(550) " "Verilog HDL assignment warning at UIController.v(550): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(559) " "Verilog HDL assignment warning at UIController.v(559): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(561) " "Verilog HDL assignment warning at UIController.v(561): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(570) " "Verilog HDL assignment warning at UIController.v(570): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(572) " "Verilog HDL assignment warning at UIController.v(572): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(581) " "Verilog HDL assignment warning at UIController.v(581): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(583) " "Verilog HDL assignment warning at UIController.v(583): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(592) " "Verilog HDL assignment warning at UIController.v(592): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(594) " "Verilog HDL assignment warning at UIController.v(594): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(607) " "Verilog HDL assignment warning at UIController.v(607): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(609) " "Verilog HDL assignment warning at UIController.v(609): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(622) " "Verilog HDL assignment warning at UIController.v(622): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(624) " "Verilog HDL assignment warning at UIController.v(624): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(633) " "Verilog HDL assignment warning at UIController.v(633): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(635) " "Verilog HDL assignment warning at UIController.v(635): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(644) " "Verilog HDL assignment warning at UIController.v(644): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(646) " "Verilog HDL assignment warning at UIController.v(646): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(655) " "Verilog HDL assignment warning at UIController.v(655): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(657) " "Verilog HDL assignment warning at UIController.v(657): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(666) " "Verilog HDL assignment warning at UIController.v(666): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(668) " "Verilog HDL assignment warning at UIController.v(668): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(681) " "Verilog HDL assignment warning at UIController.v(681): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(683) " "Verilog HDL assignment warning at UIController.v(683): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(696) " "Verilog HDL assignment warning at UIController.v(696): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(698) " "Verilog HDL assignment warning at UIController.v(698): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(707) " "Verilog HDL assignment warning at UIController.v(707): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(709) " "Verilog HDL assignment warning at UIController.v(709): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(718) " "Verilog HDL assignment warning at UIController.v(718): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(720) " "Verilog HDL assignment warning at UIController.v(720): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(729) " "Verilog HDL assignment warning at UIController.v(729): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(731) " "Verilog HDL assignment warning at UIController.v(731): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(740) " "Verilog HDL assignment warning at UIController.v(740): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UIController.v(742) " "Verilog HDL assignment warning at UIController.v(742): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(755) " "Verilog HDL assignment warning at UIController.v(755): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(757) " "Verilog HDL assignment warning at UIController.v(757): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(770) " "Verilog HDL assignment warning at UIController.v(770): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UIController.v(772) " "Verilog HDL assignment warning at UIController.v(772): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(781) " "Verilog HDL assignment warning at UIController.v(781): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UIController.v(783) " "Verilog HDL assignment warning at UIController.v(783): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(792) " "Verilog HDL assignment warning at UIController.v(792): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UIController.v(794) " "Verilog HDL assignment warning at UIController.v(794): truncated value with size 32 to match size of target (3)" {  } { { "../hdl/UIController.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/UIController.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911569 "|MiniProject_DE270_Top|UIController:UIController_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DSGEN DSGEN:DSGEN1_inst " "Elaborating entity \"DSGEN\" for hierarchy \"DSGEN:DSGEN1_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "DSGEN1_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DSGEN.v(41) " "Verilog HDL assignment warning at DSGEN.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911599 "|MiniProject_DE270_Top|DSGEN:DSGEN1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DSGEN.v(52) " "Verilog HDL assignment warning at DSGEN.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911599 "|MiniProject_DE270_Top|DSGEN:DSGEN1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DSGEN.v(60) " "Verilog HDL assignment warning at DSGEN.v(60): truncated value with size 32 to match size of target (4)" {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911599 "|MiniProject_DE270_Top|DSGEN:DSGEN1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ SCDAQ:DIG1_SCDAQ_inst " "Elaborating entity \"SCDAQ\" for hierarchy \"SCDAQ:DIG1_SCDAQ_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "DIG1_SCDAQ_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_CTP SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst " "Elaborating entity \"SCDAQ_CTP\" for hierarchy \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_CTP_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_BUF SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst " "Elaborating entity \"SCDAQ_BUF\" for hierarchy \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_BUF_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SCDAQ_BUF.v(78) " "Verilog HDL assignment warning at SCDAQ_BUF.v(78): truncated value with size 32 to match size of target (9)" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911729 "|MiniProject_DE270_Top|SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASGEN ASGEN:ASGEN_inst " "Elaborating entity \"ASGEN\" for hierarchy \"ASGEN:ASGEN_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "ASGEN_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ASGEN.v(62) " "Verilog HDL assignment warning at ASGEN.v(62): truncated value with size 32 to match size of target (10)" {  } { { "../components/ASGEN/hdl/ASGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ASGEN/hdl/ASGEN.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762911889 "|MiniProject_DE270_Top|ASGEN:ASGEN_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADC_inst " "Elaborating entity \"ADC\" for hierarchy \"ADC:ADC_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "ADC_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:DAC_inst " "Elaborating entity \"DAC\" for hierarchy \"DAC:DAC_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "DAC_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ SCDAQ:ADC1_SCDAQ_inst " "Elaborating entity \"SCDAQ\" for hierarchy \"SCDAQ:ADC1_SCDAQ_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "ADC1_SCDAQ_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_CTP SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst " "Elaborating entity \"SCDAQ_CTP\" for hierarchy \"SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_CTP:SCDAQ_CTP_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_CTP_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762911989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCDAQ_BUF SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst " "Elaborating entity \"SCDAQ_BUF\" for hierarchy \"SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\"" {  } { { "../components/SCDAQ/hdl/SCDAQ.v" "SCDAQ_BUF_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SCDAQ_BUF.v(78) " "Verilog HDL assignment warning at SCDAQ_BUF.v(78): truncated value with size 32 to match size of target (9)" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912019 "|MiniProject_DE270_Top|SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlotSignal PlotSignal:PlotSignal_inst " "Elaborating entity \"PlotSignal\" for hierarchy \"PlotSignal:PlotSignal_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "PlotSignal_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(136) " "Verilog HDL assignment warning at PlotSignal.v(136): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(139) " "Verilog HDL assignment warning at PlotSignal.v(139): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(145) " "Verilog HDL assignment warning at PlotSignal.v(145): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(148) " "Verilog HDL assignment warning at PlotSignal.v(148): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(154) " "Verilog HDL assignment warning at PlotSignal.v(154): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(157) " "Verilog HDL assignment warning at PlotSignal.v(157): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(163) " "Verilog HDL assignment warning at PlotSignal.v(163): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(166) " "Verilog HDL assignment warning at PlotSignal.v(166): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(184) " "Verilog HDL assignment warning at PlotSignal.v(184): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(187) " "Verilog HDL assignment warning at PlotSignal.v(187): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(193) " "Verilog HDL assignment warning at PlotSignal.v(193): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(196) " "Verilog HDL assignment warning at PlotSignal.v(196): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(202) " "Verilog HDL assignment warning at PlotSignal.v(202): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(205) " "Verilog HDL assignment warning at PlotSignal.v(205): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(211) " "Verilog HDL assignment warning at PlotSignal.v(211): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PlotSignal.v(214) " "Verilog HDL assignment warning at PlotSignal.v(214): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PlotSignal.v(266) " "Verilog HDL assignment warning at PlotSignal.v(266): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PlotSignal.v(270) " "Verilog HDL assignment warning at PlotSignal.v(270): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912089 "|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_LCD_Driver VGA_LCD_Driver:VGA_LCD_Driver_inst " "Elaborating entity \"VGA_LCD_Driver\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\"" {  } { { "hdl/MiniProject_DE270_Top.v" "VGA_LCD_Driver_inst" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912109 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_PIXEL_ADDRESS VGA_LCD_Driver.v(84) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(84): object \"LCD_PIXEL_ADDRESS\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Red VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Red\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Green VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Green\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Blue VGA_LCD_Driver.v(94) " "Verilog HDL or VHDL warning at VGA_LCD_Driver.v(94): object \"Blue\" assigned a value but never read" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(348) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(348): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(362) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(362): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 VGA_LCD_Driver.v(369) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(369): truncated value with size 32 to match size of target (15)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(405) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(405): all case item expressions in this case statement are onehot" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 405 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(457) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(457): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_LCD_Driver.v(460) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(460): truncated value with size 32 to match size of target (17)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(540) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(540): all case item expressions in this case statement are onehot" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 540 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_LCD_Driver.v(555) " "Verilog HDL Case Statement information at VGA_LCD_Driver.v(555): all case item expressions in this case statement are onehot" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 555 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_LCD_Driver.v(607) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(607): truncated value with size 32 to match size of target (11)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 VGA_LCD_Driver.v(610) " "Verilog HDL assignment warning at VGA_LCD_Driver.v(610): truncated value with size 32 to match size of target (17)" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762912119 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_buffer VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB " "Elaborating entity \"screen_buffer\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\"" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "SB" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "altsyncram_component" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../display.mif " "Parameter \"init_file\" = \"../display.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912309 ""}  } { { "../components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/screen_buffer/screen_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430762912309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o062.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o062.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o062 " "Found entity 1: altsyncram_o062" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762912489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762912489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o062 VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated " "Elaborating entity \"altsyncram_o062\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762912689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762912689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2 " "Elaborating entity \"decode_6oa\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2\"" {  } { { "db/altsyncram_o062.tdf" "decode2" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_o062.tdf" "decode_a" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/mux_1kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762912929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762912929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kb VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|mux_1kb:mux4 " "Elaborating entity \"mux_1kb\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|mux_1kb:mux4\"" {  } { { "db/altsyncram_o062.tdf" "mux4" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762912949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB " "Elaborating entity \"line_buffer\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\"" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "LB" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "altsyncram_component" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\"" {  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160 " "Parameter \"numwords_a\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160 " "Parameter \"numwords_b\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913059 ""}  } { { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430762913059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8o1 " "Found entity 1: altsyncram_r8o1" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762913229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762913229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8o1 VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated " "Elaborating entity \"altsyncram_r8o1\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_LCD_Config VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4 " "Elaborating entity \"I2S_LCD_Config\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4\"" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "u4" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2S_LCD_Config.v(71) " "Verilog HDL assignment warning at I2S_LCD_Config.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762913279 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|I2S_LCD_Config:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Controller VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4\|I2S_Controller:u0 " "Elaborating entity \"I2S_Controller\" for hierarchy \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|I2S_LCD_Config:u4\|I2S_Controller:u0\"" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" "u0" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_LCD_Config.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762913299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2S_Controller.v(90) " "Verilog HDL assignment warning at I2S_Controller.v(90): truncated value with size 32 to match size of target (16)" {  } { { "../components/VGA_LCD_Driver/hdl/I2S_Controller.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/I2S_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430762913299 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|I2S_LCD_Config:u4|I2S_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[0\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[1\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[2\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[3\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[4\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[5\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[6\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[7\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[8\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[9\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[10\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[11\] " "Synthesized away node \"VGA_LCD_Driver:VGA_LCD_Driver_inst\|line_buffer:LB\|altsyncram:altsyncram_component\|altsyncram_r8o1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_r8o1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_r8o1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/line_buffer/line_buffer.v" 80 0 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 175 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 573 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762913649 "|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430762913649 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430762913649 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM " "RAM logic \"SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "RAM" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1430762914189 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM " "RAM logic \"SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM\" is uninferred due to asynchronous read logic" {  } { { "../components/SCDAQ/hdl/SCDAQ_BUF.v" "RAM" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/SCDAQ/hdl/SCDAQ_BUF.v" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1430762914189 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1430762914189 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|PlotSignal:PlotSignal_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../hdl/PlotSignal.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/hdl/PlotSignal.v" 230 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:ADC2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:ADC1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|ASGEN:ASGEN_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/ASGEN/hdl/ASGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/ASGEN/hdl/ASGEN.v" 25 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|State_Q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN4_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN3_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN2_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q " "Flipped 1 bits in user-encoded state machine \|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q " "State machine \"\|MiniProject_DE270_Top\|DSGEN:DSGEN1_inst\|State_q\" will be implemented as a safe state machine." {  } { { "../components/DSGEN/hdl/DSGEN.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/DSGEN/hdl/DSGEN.v" 26 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1430762914989 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG2_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG3_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SCDAQ:DIG4_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430762919889 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430762919889 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1430762919889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"SCDAQ:DIG1_SCDAQ_inst\|SCDAQ_BUF:SCDAQ_BUF_inst\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M4K " "Parameter \"RAM_BLOCK_TYPE\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430762919959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430762919959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggf1 " "Found entity 1: altsyncram_ggf1" {  } { { "db/altsyncram_ggf1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_ggf1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762920129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762920129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3j1 " "Found entity 1: altsyncram_i3j1" {  } { { "db/altsyncram_i3j1.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_i3j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430762920319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430762920319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430762921898 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 54 -1 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 55 -1 0 } } { "../components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/hdl/VGA_LCD_Driver.v" 369 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430762922398 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430762922398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEA GND " "Pin \"ADC_OEA\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|ADC_OEA"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB GND " "Pin \"ADC_OEB\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|ADC_OEB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_PWDN_AB VCC " "Pin \"ADC_PWDN_AB\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|ADC_PWDN_AB"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[1\] VCC " "Pin \"DAC_DA\[1\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[2\] VCC " "Pin \"DAC_DA\[2\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[3\] VCC " "Pin \"DAC_DA\[3\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[4\] VCC " "Pin \"DAC_DA\[4\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[5\] VCC " "Pin \"DAC_DA\[5\]\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[6\] GND " "Pin \"DAC_DA\[6\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[7\] GND " "Pin \"DAC_DA\[7\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[8\] GND " "Pin \"DAC_DA\[8\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[9\] GND " "Pin \"DAC_DA\[9\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[10\] GND " "Pin \"DAC_DA\[10\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[11\] GND " "Pin \"DAC_DA\[11\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[13\] GND " "Pin \"DAC_DA\[13\]\" is stuck at GND" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430762926718 "|MiniProject_DE270_Top|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430762926718 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7285 " "7285 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430762931688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430762933968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762933968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTRA " "No output dependent on input pin \"ADC_OTRA\"" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762935308 "|MiniProject_DE270_Top|ADC_OTRA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTRB " "No output dependent on input pin \"ADC_OTRB\"" {  } { { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430762935308 "|MiniProject_DE270_Top|ADC_OTRB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1430762935308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15336 " "Implemented 15336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430762935308 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430762935308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15076 " "Implemented 15076 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430762935308 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430762935308 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430762935308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430762935308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430762935458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 19:08:55 2015 " "Processing ended: Mon May 04 19:08:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430762935458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430762935458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430762935458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430762935458 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@localhost " "Can't contact license server \"27003@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1430762937368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430762938348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430762938358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 19:08:56 2015 " "Processing started: Mon May 04 19:08:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430762938358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1430762938358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1430762938358 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1430762938438 ""}
{ "Info" "0" "" "Project  = MiniProject_DE270_Top" {  } {  } 0 0 "Project  = MiniProject_DE270_Top" 0 0 "Fitter" 0 0 1430762938438 ""}
{ "Info" "0" "" "Revision = MiniProject_DE270_Top" {  } {  } 0 0 "Revision = MiniProject_DE270_Top" 0 0 "Fitter" 0 0 1430762938438 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1430762939978 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject_DE270_Top EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"MiniProject_DE270_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430762940108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430762940138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430762940138 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430762940198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1349 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430762940198 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1350 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430762940198 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430762940198 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1430762940388 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1430762940408 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430762941488 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 19698 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430762941508 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 19699 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430762941508 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430762941508 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430762941578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject_DE270_Top.sdc " "Synopsys Design Constraints File file not found: 'MiniProject_DE270_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430762942908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430762942908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430762942958 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1430762942968 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1430762943098 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1430762943098 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430762943098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430762943098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430762943098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430762943098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\] " "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430762943098 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " " 100.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430762943098 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1430762943098 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLKA " "Destination node ADC_CLKA" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_CLKA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLKA" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLKA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLKB " "Destination node ADC_CLKB" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_CLKB } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLKB" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLKB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRTB " "Destination node DAC_WRTB" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_WRTB } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRTB" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_WRTB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRTA " "Destination node DAC_WRTA" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_WRTA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRTA" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_WRTA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLKB " "Destination node DAC_CLKB" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_CLKB } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLKB" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 73 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_CLKB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLKA " "Destination node DAC_CLKA" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_CLKA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLKA" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 72 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_CLKA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:VIDEO_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_4) " "Automatically promoted node VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:VIDEO_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_4) " "Automatically promoted node VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:VIDEO_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2\|w_anode840w\[3\]~0  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2\|w_anode840w\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a48 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a48" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1783 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a49 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a49" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1819 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a50 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a50" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1855 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a51 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a51" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1891 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a52 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a52" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1927 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a53 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a53" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1963 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a54 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a54" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1999 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a55 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a55" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 2035 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a55 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a56 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a56" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 2071 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a57 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a57" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 2107 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 37 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode2|w_anode840w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 9788 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode793w\[3\]  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode793w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a0 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 55 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a1 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 91 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a2 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 127 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a3 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 163 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a4 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 199 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a5 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 235 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a6 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 271 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a7 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 307 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a8 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 343 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a9 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 379 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 33 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode793w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~0  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a24 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 919 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a25 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 955 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a26 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 991 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a27 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1027 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a28 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1063 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a29 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1099 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a30 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1135 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a31 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1171 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a32 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a32" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1207 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a33 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a33" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1243 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944108 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430762944108 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 34 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode810w[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 11400 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944108 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~1  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a12 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 487 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a13 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 523 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a14 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 559 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a15 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 595 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a16 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 631 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a17 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a17" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 667 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a18 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a18" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 703 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a19 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a19" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 739 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a20 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a20" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 775 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a21 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a21" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 811 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430762944118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430762944118 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 34 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode810w[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 11402 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~2  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a36 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a36" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1351 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a37 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a37" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1387 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a38 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a38" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1423 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a39 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a39" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1459 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a40 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a40" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1495 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a41 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a41" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1531 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a42 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a42" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1567 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a43 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a43" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1603 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a44 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a44" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1639 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a45 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a45" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1675 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430762944118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430762944118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430762944118 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 34 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode810w[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 11404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430762944118 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430762945418 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430762945438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430762945438 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430762945458 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430762945478 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_EXTRA_EFFORT" "" "The fitter is attempting to aggressively pack all registers connected to the input, output, or output enable pins into I/Os." {  } {  } 0 176221 "The fitter is attempting to aggressively pack all registers connected to the input, output, or output enable pins into I/Os." 0 0 "Fitter" 0 -1 1430762945478 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430762945498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430762945498 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430762945518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430762946498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "79 I/O " "Packed 79 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1430762946518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430762946518 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430762947588 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430762947808 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll clk\[1\] VGA_CLK " "PLL \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 251 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 46 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1430762947988 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430762948138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430762952958 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430762953198 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430762953428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430762962687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430762962707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430763013116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430763013116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430763014896 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430763016856 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430763017076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430763040295 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430763040295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430763079963 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "32.12 " "Total time spent on timing analysis during the Fitter is 32.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430763080423 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430763080443 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "142 " "Found 142 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR_17 0 " "Pin \"LEDR_17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_CLKA 0 " "Pin \"ADC_CLKA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_CLKB 0 " "Pin \"ADC_CLKB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_OEA 0 " "Pin \"ADC_OEA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_OEB 0 " "Pin \"ADC_OEB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_PWDN_AB 0 " "Pin \"ADC_PWDN_AB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_CLKA 0 " "Pin \"DAC_CLKA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_CLKB 0 " "Pin \"DAC_CLKB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[0\] 0 " "Pin \"DAC_DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[1\] 0 " "Pin \"DAC_DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[2\] 0 " "Pin \"DAC_DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[3\] 0 " "Pin \"DAC_DA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[4\] 0 " "Pin \"DAC_DA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[5\] 0 " "Pin \"DAC_DA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[6\] 0 " "Pin \"DAC_DA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[7\] 0 " "Pin \"DAC_DA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[8\] 0 " "Pin \"DAC_DA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[9\] 0 " "Pin \"DAC_DA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[10\] 0 " "Pin \"DAC_DA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[11\] 0 " "Pin \"DAC_DA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[12\] 0 " "Pin \"DAC_DA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[13\] 0 " "Pin \"DAC_DA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_WRTA 0 " "Pin \"DAC_WRTA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[0\] 0 " "Pin \"DAC_DB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[1\] 0 " "Pin \"DAC_DB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[2\] 0 " "Pin \"DAC_DB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[3\] 0 " "Pin \"DAC_DB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[4\] 0 " "Pin \"DAC_DB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[5\] 0 " "Pin \"DAC_DB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[6\] 0 " "Pin \"DAC_DB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[7\] 0 " "Pin \"DAC_DB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[8\] 0 " "Pin \"DAC_DB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[9\] 0 " "Pin \"DAC_DB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[10\] 0 " "Pin \"DAC_DB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[11\] 0 " "Pin \"DAC_DB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[12\] 0 " "Pin \"DAC_DB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[13\] 0 " "Pin \"DAC_DB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_WRTB 0 " "Pin \"DAC_WRTB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_MODE 0 " "Pin \"DAC_MODE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430763080663 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1430763080663 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430763083663 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430763084543 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430763088123 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430763089293 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430763089543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/VMW764/ELEC5563M/MiniProject/quartusii/output_files/MiniProject_DE270_Top.fit.smsg " "Generated suppressed messages file Z:/VMW764/ELEC5563M/MiniProject/quartusii/output_files/MiniProject_DE270_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430763091132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1114 " "Peak virtual memory: 1114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430763094182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 19:11:34 2015 " "Processing ended: Mon May 04 19:11:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430763094182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:38 " "Elapsed time: 00:02:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430763094182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:37 " "Total CPU time (on all processors): 00:02:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430763094182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430763094182 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@localhost " "Can't contact license server \"27003@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1430763096372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1430763096402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430763096402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 19:11:35 2015 " "Processing started: Mon May 04 19:11:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430763096402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1430763096402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject_DE270_Top -c MiniProject_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1430763096402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject_DE270_Top.sdc " "Synopsys Design Constraints File file not found: 'MiniProject_DE270_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Assembler" 0 -1 1430763100892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Assembler" 0 -1 1430763100892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Assembler" 0 -1 1430763100942 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Assembler" 0 -1 1430763100952 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Assembler" 0 -1 1430763101082 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1430763101292 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1430763101572 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1430763102072 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1430763102192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430763103382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 19:11:43 2015 " "Processing ended: Mon May 04 19:11:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430763103382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430763103382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430763103382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1430763103382 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1430763104052 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@localhost " "Can't contact license server \"27003@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1430763105472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1430763106442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430763106452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 19:11:44 2015 " "Processing started: Mon May 04 19:11:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430763106452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430763106452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject_DE270_Top -c MiniProject_DE270_Top " "Command: quartus_sta MiniProject_DE270_Top -c MiniProject_DE270_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430763106452 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1430763106532 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430763107832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430763107872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1430763107872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject_DE270_Top.sdc " "Synopsys Design Constraints File file not found: 'MiniProject_DE270_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1430763108812 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1430763108812 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430763108872 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VIDEO_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{VIDEO_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]\} \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430763108872 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VIDEO_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\]\} \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{VIDEO_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\]\} \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430763108872 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VIDEO_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]\} \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{VIDEO_PLL_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]\} \{VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430763108872 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1430763108872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1430763108872 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1430763108872 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1430763108982 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1430763109052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.136 " "Worst-case setup slack is 6.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.136         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    6.136         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.518         0.000 CLOCK_50  " "    7.518         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.088         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]  " "   10.088         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430763109332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]  " "    0.391         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430763109442 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430763109462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430763109472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50  " "    9.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "   17.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]  " "   47.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763109492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430763109492 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1430763110851 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1430763110851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.991 " "Worst-case setup slack is 13.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.991         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "   13.991         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.024         0.000 CLOCK_50  " "   14.024         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.429         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]  " "   15.429         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430763111391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1430763111501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.063 " "Worst-case hold slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063        -0.119 CLOCK_50  " "   -0.063        -0.119 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]  " "    0.215         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430763111521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430763111541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1430763111551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.000 " "Worst-case minimum pulse width slack is 9.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50  " "    9.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]  " "   17.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]  " "   47.873         0.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1430763111581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1430763111581 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1430763112781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430763112951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1430763112991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430763113441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 19:11:53 2015 " "Processing ended: Mon May 04 19:11:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430763113441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430763113441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430763113441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430763113441 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 183 s " "Quartus II Full Compilation was successful. 0 errors, 183 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430763114191 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27003@localhost " "Can't contact license server \"27003@localhost\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1430774592300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430774592330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430774592340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 22:23:11 2015 " "Processing started: Mon May 04 22:23:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430774592340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1430774592340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp MiniProject_DE270_Top -c MiniProject_DE270_Top --netlist_type=sgate " "Command: quartus_rpp MiniProject_DE270_Top -c MiniProject_DE270_Top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1430774592340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430774593950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 22:23:13 2015 " "Processing ended: Mon May 04 22:23:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430774593950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430774593950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430774593950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1430774593950 ""}
