<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Framework_Components_RMAN_Users_Guide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:30:17 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Framework Components RMAN Users Guide - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Framework_Components_RMAN_Users_Guide","wgTitle":"Framework Components RMAN Users Guide","wgCurRevisionId":185635,"wgRevisionId":185635,"wgArticleId":465,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["MFP","Codec Engine","Framework Components"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Framework_Components_RMAN_Users_Guide","wgRelevantArticleId":465,"wgRequestId":"f69a78e671bfd9d6b20a63e3","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Framework_Components_RMAN_Users_Guide rootpage-Framework_Components_RMAN_Users_Guide skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Framework Components RMAN Users Guide</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><b>Note:</b> This article was sourced from, and supersedes <a href="http://www.ti.com/lit/pdf/spraai5" class="extiw" title="tidoc:spraai5">SPRAAI5</a>.
</p><p>IRES is a <a href="Category_XDAIS.html" title="Category:XDAIS">TMS320 DSP Algorithm Standard (XDAIS)</a> interface for management and utilization of special resource types such as hardware accelerators, certain types of memory and DMA.  RMAN is a generic Resource Manager that manages software components' logical resources based on their IRES interface configuration.  Both IRES and RMAN are <a href="Category_Framework_Components.html" title="Category:Framework Components">Framework Components</a> modules.  This document presents an overview of IRES and RMAN, with examples.
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#IRES:_Standard_Interface_for_Resource_Negotiation_and_Utilization"><span class="tocnumber">2</span> <span class="toctext">IRES: Standard Interface for Resource Negotiation and Utilization</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#IRES_and_RMAN_Modules"><span class="tocnumber">2.1</span> <span class="toctext">IRES and RMAN Modules</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#IRES_Interface_Definition"><span class="tocnumber">2.2</span> <span class="toctext">IRES Interface Definition</span></a>
<ul>
<li class="toclevel-3 tocsection-5"><a href="#IRES_Resource_Descriptors:_IRES_ResourceDescriptor"><span class="tocnumber">2.2.1</span> <span class="toctext">IRES Resource Descriptors: IRES_ResourceDescriptor</span></a></li>
<li class="toclevel-3 tocsection-6"><a href="#IRES_Interface_Functions:_IRES_Fxns"><span class="tocnumber">2.2.2</span> <span class="toctext">IRES Interface Functions: IRES_Fxns</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Generic_IRES_Resource_Object_and_Handle_Structures"><span class="tocnumber">2.2.3</span> <span class="toctext">Generic IRES Resource Object and Handle Structures</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Generic_IRES_Protocol_Arguments"><span class="tocnumber">2.2.4</span> <span class="toctext">Generic IRES Protocol Arguments</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#Concrete_IRES_Resource_Interfaces"><span class="tocnumber">2.2.5</span> <span class="toctext">Concrete IRES Resource Interfaces</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#EDMA3_Concrete_Resource_Interface"><span class="tocnumber">2.2.6</span> <span class="toctext">EDMA3 Concrete Resource Interface</span></a>
<ul>
<li class="toclevel-4 tocsection-11"><a href="#EDMA3_Channel_Protocol_Arguments"><span class="tocnumber">2.2.6.1</span> <span class="toctext">EDMA3 Channel Protocol Arguments</span></a></li>
<li class="toclevel-4 tocsection-12"><a href="#EDMA3_Resource_Properties"><span class="tocnumber">2.2.6.2</span> <span class="toctext">EDMA3 Resource Properties</span></a></li>
<li class="toclevel-4 tocsection-13"><a href="#EDMA3_Static_Resource_Properties"><span class="tocnumber">2.2.6.3</span> <span class="toctext">EDMA3 Static Resource Properties</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-14"><a href="#HDVICP_Hardware_Accelarator_Concrete_Resource_Interface"><span class="tocnumber">2.2.7</span> <span class="toctext">HDVICP  Hardware Accelarator Concrete Resource Interface</span></a>
<ul>
<li class="toclevel-4 tocsection-15"><a href="#HDVICP_Protocol_Arguments"><span class="tocnumber">2.2.7.1</span> <span class="toctext">HDVICP Protocol Arguments</span></a></li>
<li class="toclevel-4 tocsection-16"><a href="#HDVICP_Resource_Properties"><span class="tocnumber">2.2.7.2</span> <span class="toctext">HDVICP Resource Properties</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-17"><a href="#HDVICP2_Hardware_Accelerator_Concrete_Resource_Interface"><span class="tocnumber">2.2.8</span> <span class="toctext">HDVICP2 Hardware Accelerator Concrete Resource Interface</span></a></li>
<li class="toclevel-3 tocsection-18"><a href="#Algorithm_IRES_Implementation_Example"><span class="tocnumber">2.2.9</span> <span class="toctext">Algorithm IRES Implementation Example</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-19"><a href="#Cooperative_Multitasking_and_Preemption"><span class="tocnumber">2.3</span> <span class="toctext">Cooperative Multitasking and Preemption</span></a>
<ul>
<li class="toclevel-3 tocsection-20"><a href="#Non-Cooperative_Multi-Tasking"><span class="tocnumber">2.3.1</span> <span class="toctext">Non-Cooperative Multi-Tasking</span></a></li>
<li class="toclevel-3 tocsection-21"><a href="#Cooperative_Multi-Tasking_.E2.80.93_Yielding_to_the_Same_Priority"><span class="tocnumber">2.3.2</span> <span class="toctext">Cooperative Multi-Tasking – Yielding to the Same Priority</span></a></li>
<li class="toclevel-3 tocsection-22"><a href="#Cooperative_Multi-tasking_.E2.80.93_Yielding_to_Higher_Priority"><span class="tocnumber">2.3.3</span> <span class="toctext">Cooperative Multi-tasking – Yielding to Higher Priority</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-23"><a href="#RMAN:_A_General_IRES_.2A_Resource_Manager"><span class="tocnumber">3</span> <span class="toctext">RMAN: A General IRES_* Resource Manager</span></a>
<ul>
<li class="toclevel-2 tocsection-24"><a href="#Introduction_2"><span class="tocnumber">3.1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Using_RMAN_for_Algorithm_Integration"><span class="tocnumber">3.2</span> <span class="toctext">Using RMAN for Algorithm Integration</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#IRESMAN:_Standard_Interface_for_Implementing_Device-specific_Resource_Managers"><span class="tocnumber">3.3</span> <span class="toctext">IRESMAN: Standard Interface for Implementing Device-specific Resource Managers</span></a>
<ul>
<li class="toclevel-3 tocsection-27"><a href="#IRES_Resource_Description_ires_.3Cresource.3E.h"><span class="tocnumber">3.3.1</span> <span class="toctext">IRES Resource Description ires_&lt;resource&gt;.h</span></a></li>
<li class="toclevel-3 tocsection-28"><a href="#IRESMAN_Resource_Manager_Description_iresman_.3Cresource.3E.h"><span class="tocnumber">3.3.2</span> <span class="toctext">IRESMAN Resource Manager Description iresman_&lt;resource&gt;.h</span></a>
<ul>
<li class="toclevel-4 tocsection-29"><a href="#IRESMAN_Registration_Parameters_.28IRESMAN_Params.29"><span class="tocnumber">3.3.2.1</span> <span class="toctext">IRESMAN Registration Parameters (IRESMAN_Params)</span></a></li>
<li class="toclevel-4 tocsection-30"><a href="#IRESMAN_Functions_.28IRESMAN_Fxns.29"><span class="tocnumber">3.3.2.2</span> <span class="toctext">IRESMAN Functions (IRESMAN_Fxns)</span></a></li>
<li class="toclevel-4 tocsection-31"><a href="#getProtocolName"><span class="tocnumber">3.3.2.3</span> <span class="toctext">getProtocolName</span></a></li>
<li class="toclevel-4 tocsection-32"><a href="#getProtocolRevision"><span class="tocnumber">3.3.2.4</span> <span class="toctext">getProtocolRevision</span></a></li>
<li class="toclevel-4 tocsection-33"><a href="#init"><span class="tocnumber">3.3.2.5</span> <span class="toctext">init</span></a></li>
<li class="toclevel-4 tocsection-34"><a href="#exit"><span class="tocnumber">3.3.2.6</span> <span class="toctext">exit</span></a></li>
<li class="toclevel-4 tocsection-35"><a href="#getHandle"><span class="tocnumber">3.3.2.7</span> <span class="toctext">getHandle</span></a></li>
<li class="toclevel-4 tocsection-36"><a href="#freeHandle"><span class="tocnumber">3.3.2.8</span> <span class="toctext">freeHandle</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-2 tocsection-37"><a href="#RMAN_Configuration"><span class="tocnumber">3.4</span> <span class="toctext">RMAN Configuration</span></a>
<ul>
<li class="toclevel-3 tocsection-38"><a href="#XDC_Configuration_Parameters"><span class="tocnumber">3.4.1</span> <span class="toctext">XDC Configuration Parameters</span></a></li>
<li class="toclevel-3 tocsection-39"><a href="#Low-level_.E2.80.9CC.E2.80.9D_Configuration_Parameters"><span class="tocnumber">3.4.2</span> <span class="toctext">Low-level “C” Configuration Parameters</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-40"><a href="#RMAN_Configuration_Examples"><span class="tocnumber">3.5</span> <span class="toctext">RMAN Configuration Examples</span></a>
<ul>
<li class="toclevel-3 tocsection-41"><a href="#Static_and_Dynamic_Registration_of_Resource_Managers_with_RMAN"><span class="tocnumber">3.5.1</span> <span class="toctext">Static and Dynamic Registration of Resource Managers with RMAN</span></a></li>
<li class="toclevel-3 tocsection-42"><a href="#Configuring_RMAN_to_use_DSKT2"><span class="tocnumber">3.5.2</span> <span class="toctext">Configuring RMAN to use DSKT2</span></a></li>
<li class="toclevel-3 tocsection-43"><a href="#Configuring_RMAN_to_Not_Use_DSKT2"><span class="tocnumber">3.5.3</span> <span class="toctext">Configuring RMAN to Not Use DSKT2</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-44"><a href="#Other_Configuration_Parameters"><span class="tocnumber">3.6</span> <span class="toctext">Other Configuration Parameters</span></a></li>
<li class="toclevel-2 tocsection-45"><a href="#Configuring_RMAN_Without_Using_RTSC"><span class="tocnumber">3.7</span> <span class="toctext">Configuring RMAN Without Using RTSC</span></a></li>
<li class="toclevel-2 tocsection-46"><a href="#Configuring_RMAN_Using_RTSC_Tooling"><span class="tocnumber">3.8</span> <span class="toctext">Configuring RMAN Using RTSC Tooling</span></a></li>
<li class="toclevel-2 tocsection-47"><a href="#RMAN_Version_support"><span class="tocnumber">3.9</span> <span class="toctext">RMAN Version support</span></a></li>
<li class="toclevel-2 tocsection-48"><a href="#RMAN_Functions"><span class="tocnumber">3.10</span> <span class="toctext">RMAN Functions</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-49"><a href="#References"><span class="tocnumber">4</span> <span class="toctext">References</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Introduction">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=1" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Media applications require multiple algorithms to run concurrently and share available system resources (CPU, Memory, DMA, Hardware Accelerators, etc.) with high utilization rates. Application frameworks must ensure minimal overhead for context switching, algorithm/resource initialization, activation and deactivation to meet the real-time, scheduling and quality-of-service requirements.
</p><p>The TMS320 DSP Algorithm Standard (XDAIS) defines standard interfaces for algorithms to request and acquire resources from the application framework. The standard also defines properties and types of resources, along with rules and guidelines for their use, initialization, and sharing.
</p><p>IALG is the primary interface that XDAIS algorithms must implement. The IALG interface defines a standard "memory" resource type with specific size, alignment, space, and physical address attributes, and defines how the algorithm accesses memory through IALG-defined query, initialization, relocation, activation and deactivation stages.  Standard IALG-specified functions enable the application framework to statically or dynamically query an algorithm’s instance memory requirements, allocate and assign the requested "memory" and use the algorithm instance to perform its specific functions.
</p><p>The IDMA2 and IDMA3 interfaces were introduced as optional secondary XDAIS interfaces to manage and utilize "DMA" resources, but did not support some types of physical or logical resources, such as hardware accelerators, non-IALG memory types or certain DMA resources. IRES is a new generic, extendible interface that supports new resource types. Algorithms must still implement the IALG interface for instance creation, activation and deactivation, and may implement IRES as an optional, secondary resource management and utilization interface for new resource types.
</p><p>This document presents an overview of the IRES interface, along with some concrete resource types and resource managers that illustrate the definition, management and use of new types of resources.
</p>
<h2><span class="mw-headline" id="IRES:_Standard_Interface_for_Resource_Negotiation_and_Utilization">IRES: Standard Interface for Resource Negotiation and Utilization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=2" title="Edit section: IRES: Standard Interface for Resource Negotiation and Utilization">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="IRES_and_RMAN_Modules">IRES and RMAN Modules</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=3" title="Edit section: IRES and RMAN Modules">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>IRES is a generic, resource-agnostic, extendible resource query, initialization and activation interface. The application framework must define, implement and support concrete resource interfaces in the form of IRES extensions. Each algorithm implements the "generic" IRES interface to request one or more "concrete" IRES resources.
</p><p>IRES defines standard interface functions that the framework uses to query, initialize, activate/deactivate and reallocate concrete IRES resources. To create an algorithm instance within an application framework, the algorithm and the application framework must agree on the concrete IRES resource types that are being requested. The framework must call the IRES interface functions, in addition to the IALG functions, to perform IRES resource initialization, activation and deactivation.
</p><p>The IRES interface also introduces support for a new standard protocol for cooperative pre-emption, in addition to the IALG-style non-cooperative sharing of scratch resources. Cooperative preemption allows activated algorithms to yield to higher priority tasks sharing common scratch resources.
</p><p>Framework Components includes the following modules and interfaces to support algorithms requesting IRES-based resources:
</p>
<ul><li><b>IRES.</b> This is the standard interface allowing the client application to query and provide the algorithm with its requested IRES resources.</li>
<li><b>RMAN.</b> This is the generic IRES-based resource manager. It manages and grants concrete IRES resources to requesting algorithms and applications. RMAN uses a new standard interface, the IRESMAN, to support runtime registration of concrete IRES resource managers.</li></ul>
<p>Client applications call the algorithm's IRES interface functions to query its concrete IRES resource requirements. If the requested IRES resource type matches a concrete IRES resource interface supported by the application framework, and a resource is available, then the client grants the algorithm logical IRES resource handles representing the granted resources. Each granted handle provides the algorithm with access to the resource as defined by the concrete IRES resource interface.
</p><p>The following tables summarize the API functions and structures used by the IRES and RMAN interfaces.
</p>
<table align="center" border="&quot;1&quot;&#125;">
<caption><b>Table 1.  IRES Functions</b>
</caption>
<tbody><tr>
<th>Function
</th>
<th>Description
</th></tr>
<tr>
<td><code>getResourceDescriptors()</code>
</td>
<td>Query function to obtain the list of IRES resources requested by the algorithm instance.
</td></tr>
<tr>
<td><code>numResourceDescriptors()</code>
</td>
<td>Query function to obtain the number of IRES resources requested.
</td></tr>
<tr>
<td><code>initResources()</code>
</td>
<td>Assignment function to grant the algorithm instance the list of IRES resources it requested. The algorithm can initialize internal instance memory with resource information, but may not use or access the resource state until the resource is activated via the <code>activateResource()</code> call.
</td></tr>
<tr>
<td><code>reinitResources()</code>
</td>
<td>Re-assignment function to grant the algorithm instance a list of "modified" IRES resources.
</td></tr>
<tr>
<td><code>deinitResources()</code>
</td>
<td>De-initialization function to revoke the resources that have been granted to the algorithm instance.
</td></tr>
<tr>
<td><code>activateResource()</code>
</td>
<td>Resource activation call to grant the algorithm instance exclusive access to a potentially shared resource. The algorithm can now access, initialize and/or restore from a context saved during previous deactivation to use the resource.
</td></tr>
<tr>
<td><code>activateAllResources()</code>
</td>
<td>Resource activation call to grant the algorithm instance exclusive access to all resources it acquired via IRES. Algorithm can now access, initialize and/or restore from a context saved during previous deactivation to use the resources.
</td></tr>
<tr>
<td><code>deactivateResource()</code>
</td>
<td>Resource deactivation call to revoke the algorithm instance's exclusive access to the potentially shared resource.
</td></tr>
<tr>
<td><code>deactivateAllResources()</code>
</td>
<td>Resource deactivation call to revoke the algorithm instance's exclusive access to ALL shared resources. Algorithm must save any context that is needed to restore the state during the next resource activation call.
</td></tr></tbody></table>
<p><br />
</p>
<table align="center" border="&quot;1&quot;&#125;">
<caption><b>Table 2. IRES_ResourceDescriptor</b>
</caption>
<tbody><tr>
<th>Structure Fields
</th>
<th>Description
</th></tr>
<tr>
<td>resourceName
</td>
<td>String containing the package name to identify the resource.
</td></tr>
<tr>
<td>protocolArgs
</td>
<td>Pointer to the Resource Protocol Arguments. The Resource Manager selects the appropriate Resource Protocol based on the supplied "resourceName", and uses the protocol to construct the IRES Resource Handle.
</td></tr>
<tr>
<td>revision
</td>
<td>The revision of the <code>IRES_ResourceProtocol</code> Interface expected by the client algorithm.
</td></tr>
<tr>
<td>handle
</td>
<td>The handle to the object representing the requested resource. The handle is initially set to 'null' by the requesting algorithm. The Resource Manager allocates the resource and constructs the handle.
</td></tr></tbody></table>
<p><br />
</p>
<table align="center" border="1">
<caption><b>Table 3.  RMAN Functions</b>
</caption>
<tbody><tr>
<th>Function
</th>
<th>Description
</th></tr>
<tr>
<td><code>RMAN_init()</code>
</td>
<td>Initialize the RMAN object with static information from the headers/configuration.
</td></tr>
<tr>
<td><code>RMAN_exit()</code>
</td>
<td>Finalization method of the RMAN module.
</td></tr>
<tr>
<td><code>RMAN_register()</code>
</td>
<td>Register the protocol/protocol revision and the device-specific resource manager implementation with the Resource Registry of RMAN.
</td></tr>
<tr>
<td><code>RMAN_unregister</code>
</td>
<td>Unregister the protocol and the corresponding resource manager implementation from the Resource Registry.
</td></tr>
<tr>
<td><code>RMAN_assignResources</code>
</td>
<td>Query, allocate and assign the resources the algorithm requested via IRES interface.
</td></tr>
<tr>
<td><code>RMAN_freeResources</code>
</td>
<td>Free resources held by the algorithm resource handle.
</td></tr>
<tr>
<td><code>RMAN_activateResource</code>
</td>
<td>Activate a particular resource held by the algorithm.
</td></tr>
<tr>
<td><code>RMAN_activateAllResources()</code>
</td>
<td>Activate all resources held by the algorithm.
</td></tr>
<tr>
<td><code>RMAN_deactivateResource()</code>
</td>
<td>Deactivate a particular resource held by the algorithm.
</td></tr>
<tr>
<td><code>RMAN_deactivateAllResources()</code>
</td>
<td>Deactivate all resources held by the algorithm.
</td></tr></tbody></table>
<h3><span class="mw-headline" id="IRES_Interface_Definition">IRES Interface Definition</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=4" title="Edit section: IRES Interface Definition">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The IRES interface is implemented by algorithms that need concrete resources defined by extending the IRES interface. The application framework Resource Manager calls the algorithm's IRES interface functions to query and subsequently allocate and grant the requested resources. RMAN is one such reference resource manager delivered as part of TI's Framework Components  package, however, applications may choose to supply their own IRES compliant resource managers.
</p><p>An algorithm implements the IRES interface by defining and initializing a global structure of type <code>IRES_Fxns</code>. Every function defined in this structure must be implemented and assigned to the appropriate field in the structure. Figure 1 illustrates the calling sequence for IRES functions, and how they relate to the IALG functions executed during algorithm instance creation and real-time operation.
</p>
<div style="text-align: center;">
<p><a href="File_Ires_calling_sequence.html" class="image" title="interaction"><img alt="interaction" src="https://processors.wiki.ti.com/images/1/1e/Ires_calling_sequence.png" width="591" height="317" /></a><br /><b>Figure 1.	IRES Function Calling Sequence</b>
</p>
</div>
<p>The <code>getResourceDescriptors()</code> and <code>reinitResources()</code> functions can be called at any time in the algorithm’s real-time stages. The <code>algMoved()</code> and <code>algNumAlloc()</code> functions were omitted from this figure for simplicity.
</p><p>The <code>getResourceDescriptors()</code> and <code>initResources()</code> functions must be called after <code>algInit()</code> and before <code>algActivate()</code>.  The <code>numResourceDescriptors()</code> function, called here after <code>algInit()</code>, can be called before the algorithm instance object is created if the framework wants to query the algorithm about its IRES resource requirements before creating the instance object.
</p><p><b>Note:</b> Framework Components provides an IRES resource manager, RMAN, that provides APIs to grant resources to algorithms by calling their IRES functions. This is discussed in <a href="#IRES_and_RMAN_Modules">IRES and RMAN Modules</a>.
</p><p>Figure 2 illustrates a typical system with an algorithm implementing the IALG and IRES interfaces and the application with the Framework Components RMAN resource manager.
</p>
<div style="text-align: center;">
<p><a href="File_Ialg_idma3_with_fc.html" class="image" title="implementing"><img alt="implementing" src="https://processors.wiki.ti.com/images/3/32/Ialg_idma3_with_fc.png" width="624" height="392" /></a><br /><b>Figure 2.	Implementing IALG and IDMA3 Interfaces and Application Implemented with Framework Components</b>
</p>
</div>
<h4><span class="mw-headline" id="IRES_Resource_Descriptors:_IRES_ResourceDescriptor">IRES Resource Descriptors: IRES_ResourceDescriptor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=5" title="Edit section: IRES Resource Descriptors: IRES ResourceDescriptor">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The IRES functions use the <code>IRES_ResourceDescriptors</code> to characterize each logical IRES resource granted to the requesting algorithm or module. The Resource Manager utilizes the information in the resource descriptor to allocate the resource, and then passes its handle to the algorithm instance.
</p><p>The <code>IRES_ResourceDescriptor</code> structure has the following fields:
</p>
<table border="&quot;1&quot;&#125;">
<tbody><tr>
<th>String
</th>
<th>resourceName
</th></tr>
<tr>
<td>IRES_ProtocolArgs
</td>
<td>*protocolArgs
</td></tr>
<tr>
<td>IRES_ProtocolRevision
</td>
<td>*revision
</td></tr>
<tr>
<td>IRES_Obj
</td>
<td>*handle
</td></tr></tbody></table>
<p>This list describes these fields:
</p>
<ul><li><b>String  resourceName</b></li></ul>
<dl><dd>String containing the package name to identify the resource.</dd></dl>
<ul><li><b>IRES_ProtocolArgs  *protocolArgs</b></li></ul>
<dl><dd>Pointer to the Resource Protocol Arguments. The Resource Manager selects the appropriate Resource Protocol based on the supplied "resourceName", and uses the protocol to construct the IRES Resource Handle.</dd></dl>
<ul><li><b>IRES_ProtocolRevision  *revision</b></li></ul>
<dl><dd>The revision of the IRES_ResourceProtocol Interface expected by the client algorithm.</dd></dl>
<ul><li><b>IRES_Obj  *handle</b></li></ul>
<dl><dd>The handle to the object representing the requested resource. The handle is initially set to 'null' by the requesting algorithm. The Resource Manager allocates the resource and constructs the handle.</dd></dl>
<h4><span class="mw-headline" id="IRES_Interface_Functions:_IRES_Fxns">IRES Interface Functions: IRES_Fxns</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=6" title="Edit section: IRES Interface Functions: IRES Fxns">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The application framework calls IRES interface functions (IRES_Fxns) to query and grant resources requested by the algorithm at initialization time, and to make changes to these resources at run-time.
</p>
<table border="&quot;1&quot;&#125;">

<tbody><tr>
<td>Void* IRES_Fxns::implementationId
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::getResourceDescriptors)( 	IALG_Handle handle,
<dl><dd><dl><dd>IRES_ResourceDescriptor  *resourceDescriptors)</dd></dl></dd></dl>
</td></tr>
<tr>
<td>Int32(* IRES_Fxns::numResourceDescriptors)( 	IALG_Handle handle)
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::initResources)( 	IALG_Handle handle,
<dl><dd><dl><dd>IRES_ResourceDescriptor *resourceDescriptor,</dd>
<dd>IRES_YieldFxn yieldFxn,</dd>
<dd>IRES_YieldArgs yieldArgs)</dd></dl></dd></dl>
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::reinitResources)( 	IALG_Handle handle,
<dl><dd><dl><dd>IRES_ResourceDescriptor *resourceDescriptor,</dd>
<dd>IRES_YieldFxn yieldFxn,</dd>
<dd>IRES_YieldArgs yieldArgs)</dd></dl></dd></dl>
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::deinitResources)( 	IALG_Handle handle,
<dl><dd><dl><dd>IRES_ResourceDescriptor *resourceDescriptor)</dd></dl></dd></dl>
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::activateResource)( 	IALG_Handle handle, IRES_Handle resourceHandle)
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::activateAllResources)( 	IALG_Handle handle)
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::deactivateResource)( 	IALG_Handle handle, IRES_Handle resourceHandle)
</td></tr>
<tr>
<td>IRES_Status(* IRES_Fxns::deactivateAllResources)( 	IALG_Handle handle)
</td></tr></tbody></table>
<p>The IRES interface's functions are described in the following list:
</p>
<ul><li><b>implementationId.</b> Unique pointer that identifies the module implementing this interface.</li>
<li><b>getResourceDescriptors.</b> Query function to obtain the list of IRES resources requested by the algorithm instance.</li>
<li><b>numResourceDescriptors.</b> Query function to obtain the number of IRES resources requested by the algorithm instance, which is also the number of resource descriptors that must be passed to the <code>getResourceDescriptors()</code> function.</li>
<li><b>initResources.</b> Assignment function to grant the algorithm instance the list of IRES resources it requested. The algorithm can initialize internal instance memory with resource information, but may not use or access the resource state until the resource is activated via the activateResource call.</li>
<li><b>reinitResources.</b> Re-assignment function to grant the algorithm instance a list of "modified" IRES resources. The algorithm may choose to not support the re-assignment and indicate this by returning failure status. In case of success the algorithm updates its internal state to reflect the new resource information, but may not use or access the resource state until the resource is activated via the activateResource call.</li>
<li><b>deinitResources.</b> Deinitialization function to revoke the resources that were granted to the algorithm instance.</li>
<li><b>activateResource.</b> Resource activation call to grant the algorithm instance exclusive access to the potentially shared resource. Once activated, the algorithm can access, initialize and/or restore from a previous context saved during deactivation. Activating each resource individually optimizes resource management by the framework.</li>
<li><b>activateAllResources.</b> Resource activation call to grant the algorithm instance exclusive access to all resources it acquired via IRES. Once activated, the algorithm can access, initialize and/or restore from a previous context saved during deactivation.</li>
<li><b>deactivateResource.</b> Resource deactivation call to revoke the algorithm instance's exclusive access to the potentially shared resource. Algorithm must save any context that is needed to restore the state during the next resource activation call.</li>
<li><b>deactivateAllResources.</b> Resource deactivation call to revoke the algorithm instance's exclusive access to ALL shared resources. The algorithm must save any context that is needed to restore the state during the next resource activation call.</li></ul>
<h4><span class="mw-headline" id="Generic_IRES_Resource_Object_and_Handle_Structures">Generic IRES Resource Object and Handle Structures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=7" title="Edit section: Generic IRES Resource Object and Handle Structures">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Each IRES resource object holds the private state associated with the resource. The application framework resource manager creates and initializes this state with the physical or logical attributes of the concrete resource type that has been allocated. The Concrete IRES Resource interface defines the concrete resource object properties.
</p><p>When the resource is created with its persistent field set to "false", the resources assigned to the handle are considered to be "scratch", as the definition applies to IALG memory attributes. Algorithms must initialize the resource state each time they are put in an "active" state, via an IRES activation call (following IALG::algActivate), and must save any necessary channel context when they are deactivated.
</p><p>The IRES_Obj structure has the following fields:
</p>
<table border="1">

<tbody><tr>
<td>Int32
</td>
<td>persistent
</td></tr>
<tr>
<td>Void(* function)()
</td>
<td>getStaticProperties
</td></tr></tbody></table>
<p>This list describes these fields:
</p>
<ul><li><b>Int32  persistent</b></li></ul>
<dl><dd>Indicates if the resource has been allocated as persistent or scratch.</dd></dl>
<ul><li><b>Void(* getStaticProperties )(struct IRES_Obj *resourceHandle, IRES_Properties *resourceProperties)</b></li></ul>
<dl><dd>Obtains static properties associated with this resource, such as the device’s register layer.</dd></dl>
<h4><span class="mw-headline" id="Generic_IRES_Protocol_Arguments">Generic IRES Protocol Arguments</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=8" title="Edit section: Generic IRES Protocol Arguments">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The abstract protocol arguments structure defines the resource independent fields common to all IRES resource types. Each algorithm will supply, as part of the extended IRES resource descriptor definition, a structure containing the attributes of the type of concrete IRES resource that it is requesting. The extended IRES interface of the concrete resource type defines the resource-specific attributes extending the <code>IRES_ProtocolArgs</code> structure definition. The structure containing the actual arguments must be allocated by the algorithm as part of its IALG instance memory.
</p><p>The IRES_ProtocolArgs structure has the following fields:
</p>
<table border="1">

<tbody><tr>
<td>Int32
</td>
<td>size
</td></tr>
<tr>
<td>IRES_RequestMode
</td>
<td>mode
</td></tr></tbody></table>
<p>This list describes these fields:
</p>
<ul><li><b>Int32 size</b></li></ul>
<dl><dd>Size of this structure in bytes.</dd></dl>
<ul><li><b>IRES_RequestMode mode</b></li></ul>
<dl><dd>The mode can be either <code>IRES_SCRATCH</code> or <code>IRES_PERSISTENT</code>. When persistent, the resource will be allocated exclusively for this algorithm. Starting with XDAIS 7.00 release, a new mode called <code>IRES_LATEACQUIRE</code> is supported by some resources/resource managers. See <a href="IRES_LATEACQUIRE.html" title="IRES LATEACQUIRE">IRES_LATEACQUIRE</a> for more details.</dd></dl>
<h4><span class="mw-headline" id="Concrete_IRES_Resource_Interfaces">Concrete IRES Resource Interfaces</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=9" title="Edit section: Concrete IRES Resource Interfaces">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The abstract IRES interface is convenient for defining a resource-agnostic communication protocol through which algorithms can request and receive resources. However, algorithms will always request resources with a well-defined IRES-based interface. The abstract IRES layer allows the algorithm to simply use a “name”, “revision”, and “mode” to identify the concrete resource it is requesting. The algorithm will also supply the resource protocol arguments, as defined by the extended concrete resource interface.\
</p><p>The framework’s responsibility is to ‘locate’ the type of request designated by the algorithm’s IRES resource descriptor, and if the name and revision matches any of the concrete IRES resource types it supports, then it can parse the concrete resource protocol arguments supplied in the resource descriptor, allocate the resource and give the algorithm the handle using the generic IRES functions.
</p><p>Algorithms and frameworks can define and introduce new resource types, or use supported concrete resource types which may be pre-defined by standard suppliers, such as Texas Instruments Framework Components. This section presents two concrete IRES resource interfaces defined and supported by TI Framework Components: IRES_EDMA3CHAN and IRES_HDVICP. Additional resource types have been introduced and documented by standard TI Framework Components releases.
</p><p>Each concrete IRES resource interface definition may supply the following extensions to the abstract IRES interface to define:
</p>
<ul><li>A name representing the new resource type.</li>
<li>Revision information with each resource interface, to support evolution of the concrete resource types.</li>
<li>The resource-specific protocol arguments that the algorithm uses to characterize the resource it is requesting.</li>
<li>The properties of the specific resource instance that is allocated and passed to the algorithm via the IRES handle. This means extending the IRES Object definition, introducing the attributes of the allocated resource that are made visible via the extended IRES handle.</li>
<li>The common, static properties of the concrete resource. These are the attributes of the resource that are made visible by the new resource definition that do not depend on the resource protocol arguments that were used to request the resource with, for example, the base register addresses of the hardware accelerator resource.</li>
<li>A functional interface for the resource. This is not required, but optionally the extended static property of the resource interface can define a functional interface that the algorithm uses to perform operations on the resource.</li>
<li>Additional resource-specific types and structures that can be used by the algorithm to request and use the resource.</li></ul>
<h4><span class="mw-headline" id="EDMA3_Concrete_Resource_Interface">EDMA3 Concrete Resource Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=10" title="Edit section: EDMA3 Concrete Resource Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The IRES EDMA3 Resource Interface, IRES_EDMA3CHAN, allows algorithms to request and receive handles representing EDMA3 resources associated with a single EDMA3 channel. This is a very low-level resource definition specifically for the ‘C64x+ EDMA3 controller. Note that the existing xDAIS IDMA3 and IDMA2 interfaces can still be used to request logical DMA channels, but the IRES EDMA3CHAN interface provides the ability to request resources with finer precision than with IDMA2 or IDMA3.
</p>
<h5><span class="mw-headline" id="EDMA3_Channel_Protocol_Arguments">EDMA3 Channel Protocol Arguments</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=11" title="Edit section: EDMA3 Channel Protocol Arguments">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following attributes are used by the algorithm when requesting an IRES_EDMA3CHAN resource:
</p>
<table border="1" cellpadding="&quot;0&quot;&#125;">

<tbody><tr>
<td>int	size
</td>
<td>int	size
</td></tr>
<tr>
<td>IRES_RequestMode
</td>
<td>mode
</td></tr>
<tr>
<td>short
</td>
<td>numPaRams
</td></tr>
<tr>
<td>short
</td>
<td>paRamIndex
</td></tr>
<tr>
<td>short
</td>
<td>numTccs
</td></tr>
<tr>
<td>short
</td>
<td>tccIndex
</td></tr>
<tr>
<td>short
</td>
<td>qdmaChan
</td></tr>
<tr>
<td>short
</td>
<td>edmaChan
</td></tr>
<tr>
<td>short
</td>
<td>contiguousAllocation
</td></tr>
<tr>
<td>short
</td>
<td>shadowPaRamsAllocation
</td></tr></tbody></table>
<p><br />
The field definitions are described in the following list:
</p>
<ul><li><b>int  size</b></li></ul>
<dl><dd>Size of this structure in bytes.</dd></dl>
<ul><li><b>IRES_RequestMode  mode</b></li></ul>
<dl><dd>The mode can be either <code>IRES_SCRATCH</code> or <code>IRES_PERSISTENT</code>. When persistent, the resource will be allocated exclusively for this algorithm.</dd></dl>
<ul><li><b>short  numPaRams</b></li></ul>
<dl><dd>Number of EDMA3 Parameter RAMs (PaRAMs) requested. Can request 0 to <code>IRES_EDMA3CHAN_MAXPARAMS</code> many PaRams with a single request descriptor.</dd></dl>
<ul><li><b>short  paRamIndex</b></li></ul>
<dl><dd>Describes the type of paRams required. Can specify the start Index of a particular PaRam block (if numPaRams &gt; 1 and requesting contiguous PaRams) or request any PaRAM block, via selecting <code>IRES_EDMA3CHAN_PARAM_ANY</code>.</dd></dl>
<ul><li><b>short  numTccs</b></li></ul>
<dl><dd>The number of TCC(s) requested: 0 to <code>IRES_EDMA3CHAN_MAXTCCS</code>.</dd></dl>
<ul><li><b>short  tccIndex</b></li></ul>
<dl><dd>Type of TCCs required. Can either specify the start Index of the TCC (if numPaRams &gt; 1 and requesting contiguous TCCs), or request any TCC via <code>IRES_EDMA3CHAN_TCC_ANY</code>.</dd></dl>
<ul><li><b>short  qdmaChan</b></li></ul>
<dl><dd>QDMA channel number that is being requested. Either a specific QDMA channel, or "any" available channel can be requested via <code>IRES_EDMA3CHAN_QDMACHAN_ANY</code>, otherwise select "none" via <code>IRES_EDMA3CHAN_CHAN_NONE</code>.</dd></dl>
<ul><li><b>short  edmaChan</b></li></ul>
<dl><dd>EDMA channel number that is being requested. Either a specific EDMA channel, or "any" available channel can be requested via <code>IRES_EDMA3CHAN_EDMACHAN_ANY</code>, otherwise select "none" via <code>IRES_EDMA3CHAN_CHAN_NONE</code>.</dd></dl>
<ul><li><b>short  contiguousAllocation</b></li></ul>
<dl><dd>Flag indicating if contiguous allocation of PaRams and TCCs is required.</dd></dl>
<ul><li><b>short  shadowPaRamsAllocation</b></li></ul>
<dl><dd>Flag indicating if additional memory should be allocated as part of the IRES handle object, which may be used for shadowing the physical PaRams.</dd></dl>
<h5><span class="mw-headline" id="EDMA3_Resource_Properties">EDMA3 Resource Properties</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=12" title="Edit section: EDMA3 Resource Properties">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following fields are introduced as an extension of the IRES_Obj structure:
</p>
<table border="1">

<tbody><tr>
<td>IRES_Obj
</td>
<td>ires
</td></tr>
<tr>
<td>IRES_EDMA3CHAN_PaRamStruct
</td>
<td>*shadowPaRams
</td></tr>
<tr>
<td>unsigned int
</td>
<td>*assignedPaRamAddresses
</td></tr>
<tr>
<td>short
</td>
<td>*assignedPaRamIndices
</td></tr>
<tr>
<td>short
</td>
<td>*assignedTccIndices
</td></tr>
<tr>
<td>short
</td>
<td>assignedNumPaRams
</td></tr>
<tr>
<td>short
</td>
<td>assignedNumTccs
</td></tr>
<tr>
<td>short
</td>
<td>assignedQdmaChannelIndex
</td></tr>
<tr>
<td>short
</td>
<td>assignedEdmaChannelIndex
</td></tr>
<tr>
<td>unsigned int
</td>
<td>esrBitMaskL
</td></tr>
<tr>
<td>unsigned int
</td>
<td>esrBitMaskH
</td></tr>
<tr>
<td>unsigned int
</td>
<td>iprBitMaskL
</td></tr>
<tr>
<td>unsigned int
</td>
<td>iprBitMaskH
</td></tr></tbody></table>
<p><br />
The IRES extension fields are described in the following list:
</p>
<ul><li><b>IRES_EDMA3CHAN_PaRamStruct  *shadowPaRams</b></li></ul>
<dl><dd>Pointer to memory allocated for shadowing PaRams, if requested.</dd></dl>
<ul><li><b>unsigned int *assignedPaRamAddresses</b></li></ul>
<dl><dd>Physical Addresses of assigned PaRams.</dd></dl>
<ul><li><b>short *assignedPaRamIndices</b></li></ul>
<dl><dd>Indices of the assigned PaRams.</dd></dl>
<ul><li><b>short *assignedTccIndices</b></li></ul>
<dl><dd>Indices of the assigned TCCs.</dd></dl>
<ul><li><b>short assignedNumPaRams</b></li></ul>
<dl><dd>Number of assigned PaRams.</dd></dl>
<ul><li><b>short assignedNumTccs</b></li></ul>
<dl><dd>Number of assigned TCCs.</dd></dl>
<ul><li><b>short assignedQdmaChannelIndex</b></li></ul>
<dl><dd>Assigned QDMA channel index, if requested.</dd></dl>
<ul><li><b>short assignedEdmaChannelIndex</b></li></ul>
<dl><dd>Assigned EDMA channel index, if requested.</dd></dl>
<ul><li><b>unsigned int esrBitMaskL</b></li></ul>
<dl><dd>Event set register bit masks to trigger EDMA3 transfer on the allocated channel, if requested.</dd></dl>
<ul><li><b>unsigned int esrBitMaskH</b></li></ul>
<dl><dd>Event set register bit masks to trigger EDMA3 transfer on the allocated channel if requested.</dd></dl>
<ul><li><b>unsigned int iprBitMaskL</b></li></ul>
<dl><dd>Interrupt pending register bit mask to pend on transfer completion.</dd></dl>
<ul><li><b>unsigned int iprBitMaskH</b></li></ul>
<dl><dd>Interrupt pending register bit mask to pend on transfer completion.</dd></dl>
<p>Many of these fields are very specific in their definition and usage, and they are mentioned here as reference only. Please see the API reference for the specific revision of the interface definition.
</p>
<h5><span class="mw-headline" id="EDMA3_Static_Resource_Properties">EDMA3 Static Resource Properties</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=13" title="Edit section: EDMA3 Static Resource Properties">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following attributes are defined by the IRES_EDMA3CHAN_Properties structure to represent the static properties of the EDMA3 peripheral, that is exposed to the algorithm instance through the assigned resource handle's <code>getStaticProperties()</code> function pointer.
</p>
<ul><li><b>numDmaChannels.</b> Total number of DMA channels supported by the EDMA3 Controller.</li>
<li><b>numQdmaChannels.</b> Total number of QDMA channels supported by the EDMA3 Controller.</li>
<li><b>numTccs.</b> Total number of TCCs supported by the EDMA3 Controller.</li>
<li><b>numPaRAMSets</b>. Number of PaRAM Sets supported by the EDMA3 Controller.</li>
<li><b>numEvtQueue.</b> Number of Event Queues in the EDMA3 Controller.</li>
<li><b>numTcs.</b> Number of Transfer Controllers (TCs) in the EDMA3 Controller.</li>
<li><b>numRegions.</b> Number of Regions on this EDMA3 controller.</li>
<li><b>dmaChPaRAMMapExists.</b> Channel mapping configuration. A value of 0 (NO channel mapping) implies that there is fixed association for a channel number to a parameter entry number. In other words, PaRAM entry n corresponds to channel n.</li>
<li><b>memProtectionExists.</b> Boolean indicating existence or lack of a memory protection feature.</li>
<li><b>IRES_EDMA3CHAN_EDMA3RegisterLayer *globalRegs.</b> Pointer to Global Register Region of EDMA3 Channel Controller Registers. The definition of this structure corresponds to the physical layout of the registers that can be accessed as named fields of the structure definition.</li></ul>
<h4><span class="mw-headline" id="HDVICP_Hardware_Accelarator_Concrete_Resource_Interface">HDVICP  Hardware Accelarator Concrete Resource Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=14" title="Edit section: HDVICP Hardware Accelarator Concrete Resource Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The IRES HDVICP Resource Interface, IRES_HDVICP, allows algorithms to request and receive handles representing Hardware Accelerator resource, <a href="HDVICP.html" title="HDVICP">HDVICP</a>, on supported hardware platforms, such as DM6467. For example, on DM6467, where there are two HDVICP co-processor subsystems, algorithms can request and acquire one of the co-processors using a single IRES request descriptor.
</p><p>IRES_HDVICP is an example of a very simple resource type definition, which operates at the granularity of the entire processor and does not publish any details about the resource that is being acquired other than the ‘id’ of the processor. It leaves it up to the algorithm to manage internals of the resource based on the ‘id’.
</p>
<h5><span class="mw-headline" id="HDVICP_Protocol_Arguments">HDVICP Protocol Arguments</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=15" title="Edit section: HDVICP Protocol Arguments">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following attributes are used by the algorithm when requesting an IRES_HDVICP resource:
</p>
<table border="1">

<tbody><tr>
<td>int
</td>
<td>base.size
</td></tr>
<tr>
<td>IRES_RequestMode
</td>
<td>base.mode
</td></tr>
<tr>
<td>IRES_HDVICP_RequestType
</td>
<td>id
</td></tr></tbody></table>
<p><br />
The field definitions are described in the following list:
</p>
<ul><li><b>int size</b></li></ul>
<dl><dd>Size of this structure in bytes.</dd></dl>
<ul><li><b>IRES_RequestMode mode</b></li></ul>
<dl><dd>The mode can be either IRES_SCRATCH or IRES_PERSISTENT. When persistent, the resource will be allocated exclusively for this algorithm.</dd></dl>
<ul><li><b>IRES_HDVICP_RequestType  id</b></li></ul>
<dl><dd>IRES_HDVICP_RequestType can be one of the following co-processor types:
<dl><dd><ul><li>IRES_HDVICP_ID_0  -&gt; HDVICP processor 0</li>
<li>IRES_HDVICP_ID_1  -&gt; HDVICP processor 1</li>
<li>IRES_HDVICP_ID_ANY -&gt; Any available HDVICP processor</li></ul></dd></dl></dd></dl>
<p>On DM6467, these processors are not symmetric, and HDVICP processor-0 has more hardware capabilities for ‘video encoding’, so algorithms can request the right processor type based on the functional requirements.
</p>
<h5><span class="mw-headline" id="HDVICP_Resource_Properties">HDVICP Resource Properties</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=16" title="Edit section: HDVICP Resource Properties">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following fields are introduced as an extension of the IRES_Obj structure:
</p>
<ul><li><b>Void *info</b></li></ul>
<dl><dd>Currently undefined.</dd></dl>
<ul><li><b>Int id</b></li></ul>
<dl><dd>The ID of the HDVICP coprocessor that has been granted. Must be either IRES_HDVICP_ID_0 or IRES_HDVICP_ID_1.</dd></dl>
<h4><span class="mw-headline" id="HDVICP2_Hardware_Accelerator_Concrete_Resource_Interface">HDVICP2 Hardware Accelerator Concrete Resource Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=17" title="Edit section: HDVICP2 Hardware Accelerator Concrete Resource Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The IRES HDVICP2 Resource Interface, IRES_HDVICP2, allows algorithms to request and receive handles representing Hardware Accelerator resource, <a href="https://processors.wiki.ti.com/index.php?title=HDVICP2&amp;action=edit&amp;redlink=1" class="new" title="HDVICP2 (page does not exist)">HDVICP2</a>, on supported hardware platforms, such as Netra, OMAP4. For example, on Netra, where there are three HDVICP2 co-processor subsystems, algorithms can request and acquire one of the co-processors using a single IRES request descriptor.
</p><p>IRES_HDVICP2 is an example of a non-trivial resource type definition. It operates at the granularity of the entire processor, but it uses the object interface definition to publish several APIs that the requesting algorithm/codec can call after being granted the resource handle. Details regarding this resource are available here <a href="IRES_HDVICP2.html" title="IRES HDVICP2">IRES HDVICP2</a>.
</p>
<h4><span class="mw-headline" id="Algorithm_IRES_Implementation_Example">Algorithm IRES Implementation Example</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=18" title="Edit section: Algorithm IRES Implementation Example">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ol><li>Use the supported IRES interface header to request, for example, an HDVICP resource:
<dl><dd><code>#include &lt;ti/sdo/fc/ires/hdvicp/ires_hdvicp.h&gt;</code></dd></dl></li>
<li>Allocate instance memory (via IALG) for each IRES request descriptor’s protocol argument structure. In this example, the memory allocated is defined as the IALG instance object’s structure’s member, protocolArgs, which is an array of type IRES_HDVICP_ProtocolArgs.</li>
<li>Implement the IRES::getRequestDescriptors() function, and fill out an IRES resource descriptor for an HDVICP processor resource:
<dl><dd><code>resourceDescriptors[0].resourceName = IRES_HDVICP_PROTOCOLNAME; </code></dd>
<dd><code>resourceDescriptors[0].revision  = &amp;IRES_HDVICP_PROTOCOLREVISION;</code></dd>
<dd><code>/*  Fill the HDVICP protocol args to request:</code></dd>
<dd><code> *   - Either processor 0 or 1 (i.e. ANY)</code></dd>
<dd><code> *   - as scratch HDVICP resource </code></dd>
<dd><code> */</code></dd>
<dd><code>algHandle-&gt;protocolArgs[0].base.size = </code></dd>
<dd><code>                           sizeof(IRES_HDVICP_ProtocolArgs);</code></dd>
<dd><code>algHandle-&gt;protocolArgs[0].base.mode = IRES_SCRATCH;</code></dd>
<dd><code>algHandle-&gt;protocolArgs[0].id        = IRES_HDVICP_ID_ANY;</code></dd>
<dd><code>/* Pass the request args in the descriptor */</code></dd>
<dd><code>resourceDescriptors[0].protocolArgs =  </code></dd>
<dd><code>                (IRES_ProtocolArgs *)&amp;(algHandle-&gt;protocolArgs);</code></dd></dl></li>
<li>Implement the IRES::initResources() function, where the algorithm instance receives the allocated resource handles and saves them for its use.
<dl><dd><ul><li>Allocate space in instance memory to save resource handles and any related state information.</li>
<li>Save any framework-supplied ‘yield’ function pointer &amp; args, should the codec choose to support “cooperative preemption” by yielding. (Optional.)</li></ul></dd>
<dd><code>algHandle-&gt;hdvicp = </code></dd>
<dd><code>           (IRES_HDVICP_Handle)resourceDescriptor[0].handle;</code></dd>
<dd><code>/* Obtain the actual ID of HDVICP Resource granted */</code></dd>
<dd><code>algHandle-&gt;hdvicpID = (IRES_HDVICP_RequestType)</code></dd>
<dd><code>         ((IRES_HDVICP_Handle)resourceDescriptor[0].handle)-&gt;id;</code></dd>
<dd><code>/* Save the Yield function pointer and arguments */</code></dd>
<dd><code>algHandle-&gt;yieldFxn =   yieldFxn;</code></dd>
<dd><code>algHandle-&gt;yieldArgs =  yieldArgs;</code></dd></dl></li>
<li>Implement the IRES::activateAllResources() function, where the algorithm performs necessary initialization of any volatile state associated with the resource, e.g.:
<dl><dd><ul><li>Reset and load the HDVICP ARM968 &amp; other subsystems.</li>
<li>Set up the IPC between GEM and HDVICP.</li></ul></dd></dl></li>
<li>Implement IRES::deactivateAllResources() function.
<dl><dd>This is where algorithm does all the necessary work to save any volatile state associated with the resource that it will need later to activate it during the next IRES activation stage.</dd></dl></li></ol>
<h3><span class="mw-headline" id="Cooperative_Multitasking_and_Preemption">Cooperative Multitasking and Preemption</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=19" title="Edit section: Cooperative Multitasking and Preemption">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A significant enhancement introduced by the IRES interface is to define a standard protocol for algorithms’ cooperation with their multi-tasked or preemptive operating frameworks to support efficient context switching and resource sharing.
</p><p>The primary motivation behind this enhancement is to enable demanding media applications which require multiple algorithms to run concurrently and share available system resources (CPU, Memory, DMA, Hardware Accelerators, etc.) with high utilization rates. Application frameworks need to ensure minimal overhead for context switching, algorithm/resource initialization, activation and deactivation, otherwise they may not meet the real-time, scheduling and quality-of-service requirements.
</p><p>A majority of current xDAIS/xDM-compliant codecs process data streams in large-granularity chunks (e.g. full video-frame) during which they cannot be pre-empted. Framework context switches can only occur at frame boundaries, resulting in long periods of non-preemptible operation that may lead to problems at the application level: long latency and response times, priority inversions and under-utilization of resources, which may cause problems with quality and real-time operation.
</p><p>Without standard interfaces for cooperation, typical frameworks may not support unconstrained pre-emption for common architectures due to hardware limitations to do context save/restores on shared resources (e.g. EDMA3, VICP/IMCOP). Additionally, even when the hardware provides support for preemption, the context save/restores may be too expensive without algorithm-specific or application-specific knowledge.
</p><p>Changing the granularity of data for processing requires API changes (e.g. to support processing frames vs. frame-slices) which impacts both algorithm and application development schedules and complexity.
</p><p>IRES introduces support for cooperative preemption by specifying a standard way for frameworks to supply algorithms a “yield” function pointer and arguments. In return, the algorithms are encouraged to cooperate by calling this framework supplied “yield” function at points of its own choosing, during its “active processing” stages. When the algorithm calls the yield function, it supplies the state-dependent, efficient context save and restore functions, which the framework calls only when there is a real context switch. The algorithm, for example a video encoder, may transparently “yield” at “slice” boundaries, allowing context switches/preemption to occur at sub-frame granularity, while allowing the framework to operate on a full-frame granularity.
</p><p>The following subsections describe example event sequences for non-cooperative and cooperative multitasking.
</p>
<h4><span class="mw-headline" id="Non-Cooperative_Multi-Tasking">Non-Cooperative Multi-Tasking</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=20" title="Edit section: Non-Cooperative Multi-Tasking">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Without the ability to yield, algorithms must run to completion once they have been activated and their ‘processing’ interface functions are called. The timing diagram in Figure 3 illustrates, as explained below:
</p>
<ol><li>The framework application starts processing in the context of Thread. Event 1 corresponds to an asynchronous arrival of a request to perform a ‘process’ operation on algorithm instance, A. In this example, Thread 1 is ready to run, so it starts processing by first performing an IALG::Activation of algorithm instance A, then calls A’s process function, which runs to completion without issuing “yield.”</li>
<li>Event 2 corresponds to the framework’s receipt of an asynchronous request, using the second thread, Thread 2, to call ‘process’ operation using algorithm instance B. At this point, Thread 2 cannot be scheduled to run, since Thread 1, which is same or higher priority, is actively running.</li>
<li>Thread 1, algorithm instance A, runs to completion and exits or blocks in application framework-defined state (e.g. RMS layer in Bridge, Codec Engine Frameworks).</li>
<li>The O/S context switches and Thread 2 can run. Thread 2 subsequently activates, runs and deactivates algorithm instance B.</li>
<li>Thread 2 exits or blocks in the framework layer, awaiting next processing request to arrive.</li></ol>
<div style="text-align: center;">
<p><a href="File_Noncoop_multi.html" class="image" title="Non-Cooperative Multitasking"><img alt="Non-Cooperative Multitasking" src="https://processors.wiki.ti.com/images/6/6b/Noncoop_multi.png" width="574" height="300" /></a><br /><b>Figure 3.	Non-Cooperative Multitasking</b>
</p>
</div>
<h4><span id="Cooperative_Multi-Tasking_–_Yielding_to_the_Same_Priority"></span><span class="mw-headline" id="Cooperative_Multi-Tasking_.E2.80.93_Yielding_to_the_Same_Priority">Cooperative Multi-Tasking – Yielding to the Same Priority</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=21" title="Edit section: Cooperative Multi-Tasking – Yielding to the Same Priority">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The timing diagram in Figure 4 and the steps below describe the event where two threads yield to the same priority:
</p>
<ol><li>The framework application starts processing in the context of Thread. Event 1 corresponds to an asynchronous arrival of a request to perform a ‘process’ operation on algorithm instance, A. In this example Thread 1 is ready to run, so it starts by acquiring a group resource lock, which succeeds. It then activates algorithm instance A, and calls A’s process function.</li>
<li>The framework receives an event indicating a request for Thread 2 to run. At this point, Thread 2 cannot be scheduled to run, since Thread 1, which is same or higher priority, is actively running.</li>
<li>Thread 1’s algorithm A, inside its process() function  calls IRES Yield.</li>
<li>Thread 1, executing the framework supplied Yield() function, releases the group-lock, and issues a blocking O/S function (such as TSK_yield in DSP BIOS).</li>
<li>Thread 1 is blocked and O/S context switches to the same priority available thread, 2.</li>
<li>Thread 2 starts running, acquires group-lock, checks the ‘yield context’, and discovers that there is a “yielding” algorithm, A. Therefore it saves A’s context by calling the Yield-Context supplied_A::contextSave().</li>
<li>Thread 2 activates algorithm instance B, and then calls its process() function.</li>
<li>When Algorithm B’s process() returns, Thread 2 deactivates B, releases the group-lock, and exits or blocks awaiting next request. When Thread 1 is blocked, the O/S context switches to resume the blocked thread, Thread 1.</li>
<li>Thread 1 resumes inside the Yield() function, attempts to acquire the group-lock, which succeeds since algorithm B has released the lock in (8). At this point, the Yield function discovers that a context switch has occurred, so it restores its own algorithm A’s context by calling Yield Context supplied A::contextRestore.</li>
<li>Thread 1, upon restoring A’s context, readies to resume.</li>
<li>Thread 1 Yield() function returns,  resuming A::process() to the point where it had issued Yield.</li>
<li>Thread 1 releases group-lock, exits or blocks.</li></ol>
<div style="text-align: center;">
<p><a href="File_Coop_multi.html" class="image" title="Cooperative Multitasking (Same Priority)"><img alt="Cooperative Multitasking (Same Priority)" src="https://processors.wiki.ti.com/images/d/d6/Coop_multi.png" width="579" height="270" /></a><br /><b>Figure 4.	Cooperative Multi-tasking (Same Priority)</b>
</p>
</div>
<h4><span id="Cooperative_Multi-tasking_–_Yielding_to_Higher_Priority"></span><span class="mw-headline" id="Cooperative_Multi-tasking_.E2.80.93_Yielding_to_Higher_Priority">Cooperative Multi-tasking – Yielding to Higher Priority</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=22" title="Edit section: Cooperative Multi-tasking – Yielding to Higher Priority">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Figure 5 shows the event sequence for a low priority thread that yields to a higher priority thread. The steps are as follows:
</p>
<ol><li>The framework application starts processing in the context of Thread. Event 1 corresponds to an asynchronous arrival of a request to perform a ‘process’ operation on algorithm instance, A. In this example Thread 1 is ready to run, so it starts by acquiring a group resource lock, which succeeds. It then activates algorithm instance A, and calls A’s process function.</li>
<li>Framework receives asynchronous request to run Higher Priority Thread 2.  An O/S context switch occurs to run Thread 2, however, this thread blocks in attempting to acquire the group-lock, which forces a context switch back to Thread 1.</li>
<li>Thread 1, algorithm A, inside its process() function  calls IRES Yield.</li>
<li>Thread 1, executing the framework supplied Yield() function, releases the group-lock,</li>
<li>Thread 2, which was blocked on the group-lock, can now run, and an O/S context switch to Thread 2 takes place.</li>
<li>Thread 2 acquires group-lock, checks the ‘yield context’, and discovers that there is a “yielding” algorithm, A. Therefore it saves A’s context by calling the Yield-Context supplied_A::contextSave()</li>
<li>Thread 2, returns from saving yielding algorithm A’s context, activates algorithm B, calls its process(), which runs to completion. Then it deactivates B.</li>
<li>Thread 2 is done, exits or blocks waiting for the next request. This allows the O/S to resume Thread 1.</li>
<li>Thread 1, inside IRES Yield function, where it had just released the group resource lock, re-acquires-group-lock successfully. The yield function discovers that a context switch has occurred, so it restores its own algorithm A’s context by calling Yield Context supplied A::contextRestore.</li>
<li>Thread 1 restores A’s context, update its internal yield context state.</li>
<li>Thread 1 returns from the IRES Yield() function, resuming back to A’s process(), function, to the instruction where it had issued Yield.</li>
<li>Thread 1, releases group-lock, exits or blocks.</li></ol>
<div style="text-align: center;">
<p><a href="File_Coop_multi_higher.html" class="image" title="Cooperative Multitasking (Higher Priority)"><img alt="Cooperative Multitasking (Higher Priority)" src="https://processors.wiki.ti.com/images/9/90/Coop_multi_higher.png" width="611" height="200" /></a><br /><b>Figure 5.	Cooperative Multi-tasking (Higher Priority)</b>
</p>
</div>
<h2><span id="RMAN:_A_General_IRES_*_Resource_Manager"></span><span class="mw-headline" id="RMAN:_A_General_IRES_.2A_Resource_Manager">RMAN: A General IRES_* Resource Manager</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=23" title="Edit section: RMAN: A General IRES * Resource Manager">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Introduction_2">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=24" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RMAN is a generic Resource Manager responsible for granting and reclaiming logical resources to/from requesting algorithms or other software components based on their IRES interface specification. These resources could be, for instance, individual EDMA3 resources (DMA, QDMA channels, PaRams, TCCs) on devices with an EDMA3 peripheral, an HDVICP instance on a DM646x device, a logical IMX unit of the VICP coprocessor on the DM648 device, etc.
</p><p>The application framework configures RMAN during system start-up (prior to its first use) with appropriate OS-specific memory allocation and semaphore operation functions. At run-time, individual resource managers are registered with RMAN and are then used to grant logical IRES resource handles to algorithms that correspond to physical resources allocated from the system. The granularity of the resource that can be requested depends on the specific implementation of the resource manager, and is described in the IRES interface of the resource (ires_&lt;resource&gt;.h). The resources may be requested and granted as either scratch or persistent resources.
</p><p>RMAN has the ability to support multiple versions of individual resource managers. It performs compatibility checks between the resource manager (IRESMAN implementation) registered with RMAN, and the version of the IRES interface implemented by the algorithm requesting the resource. A resource is granted only if the two versions are compatible. Other features of RMAN include support for cooperative preemption and multi-tasking. RMAN supports cooperative yield of an algorithm to another of same or higher priority. It uses Framework Components’ DSKT2 library to manage contexts of yielding algorithms. For details on this feature see <a href="#Cooperative_Multitasking_and_Preemption">Cooperative Multitasking and Preemption</a>.
</p><p>RMAN functions are intended to provide application frameworks a convenient and easy-to-use layer to integrate algorithms that request, and in some cases share, hardware resources.
</p>
<h3><span class="mw-headline" id="Using_RMAN_for_Algorithm_Integration">Using RMAN for Algorithm Integration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=25" title="Edit section: Using RMAN for Algorithm Integration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The following steps provide a convenient set of instructions for using the RMAN module to grant resources to algorithm instances that request IRES resources.  These code snippets are from the RMAN examples included with the Framework Components product. This example demonstrates how RMAN would grant resources to an algorithm that requests EDMA3 resources (not that return value checking has been removed to improve readability).
</p><p>&lt;syntaxhighlight lang='c'&gt;
</p>
<ol><li>include &lt;xdc/std.h&gt;</li>
<li>include &lt;ti/sdo/fc/rman/rman.h&gt;</li>
<li>include &lt;ti/sdo/fc/ires/edma3chan/iresman_edma3Chan.h&gt;</li></ol>
<p>main() {
</p>
<pre>   /* ... */
</pre>
<pre>   /*
    * Call the RMAN module initialization functions and register the resource
    * managers corresponding to the resources that will be requested by the
    * algorithm instances.
    */
   IRESMAN_edma3ChanParams configParams;
</pre>
<pre>   RMAN_init();
</pre>
<pre>   configParams.baseConfig.size = sizeof(IRESMAN_Edma3ChanParams);
   configParams.baseConfig.allocFxn = RMAN_PARAMS.allocFxn;
   configParams.baseConfig.freeFxn = RMAN_PARAMS.freeFxn;
</pre>
<pre>   RMAN_register(&amp;IRESMAN_EDMA3CHAN, (IRESMAN_Params *)&amp;configParams);
</pre>
<pre>   /* ... create alg using DSKT2 and obtain algHandle ... */
</pre>
<pre>   /* Use the RMAN module to grant resources requested by the algorithms. */
   RMAN_assignResources(algHandle, (IRES_Fxns *)resFxns, scratchGroupId);
</pre>
<pre>   /* Activate the resources that have been granted to the algorithm algHandle. */
   RMAN_activateAllResources(algHandle, (IRES_Fxns *)resFxns, scratchGroupId);
</pre>
<pre>   /* ... process() ... */
</pre>
<pre>   /* Deactivate and then free the resources after the algorithm is done using them. */
   RMAN_deactivateAllResources((IALG_Handle)algHandle, (IRES_Fxns *)resFxns, scratchGroupId);
</pre>
<pre>   RMAN_freeResources(algHandle, resFxns, scratchGroupId);
</pre>
<pre>   /* ... delete alg using DSKT2 ... */
</pre>
<pre>   /*
    * Unregister the resource manager from RMAN and exit if no more algorithms will
    * be assigned resources.
    */
   RMAN_unregister(&amp;IRESMAN_EDMA3CHAN);
</pre>
<pre>   RMAN_exit();
</pre>
<p>}
&lt;/syntaxhighlight&gt;
</p><p><b>Note:</b> The above code snippets indicate only the calls to the RMAN module. For more information on how the algorithm requests the IRES resources see the <a href="#Algorithm_IRES_Implementation_Example">Algorithm IRES Implementation Example</a>. For the complete example that includes steps to create algorithm instance (using DSKT2), refer to the RMAN examples that are included as part of the Framework Components product.
</p>
<h3><span class="mw-headline" id="IRESMAN:_Standard_Interface_for_Implementing_Device-specific_Resource_Managers">IRESMAN: Standard Interface for Implementing Device-specific Resource Managers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=26" title="Edit section: IRESMAN: Standard Interface for Implementing Device-specific Resource Managers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The IRESMAN interface is a standard interface that needs to be implemented by individual resource managers that manage hardware resources in a system. RMAN responds to algorithms’ request for resources by obtaining resource handles from these resource managers that have been registered with it.
</p><p>The IRESMAN interface defined in &lt;ti/sdo/fc/ires/iresman.h&gt; may be extended by individual resource manager implementations to better characterize the actual resource. For instance, the IRESMAN_EDMA3CHAN interface represents and grants EDMA3 resources at the granularity of a single EDMA/QDMA channel, TCC or PaRam set. Several resource manager implementations are available as part of the Framework Components package (EDMA3CHAN, HDVICP, VICP, NULL RESOURCE). The application framework should register the appropriate IRESMAN resource managers with RMAN to be able to satisfy the resource requirements of algorithms being instantiated. Third-party resource manager implementations may also be registered with RMAN as long as they implement the IRESMAN interface.
</p><p>The following subsections describe the important elements of any IRESMAN resource manager implementation.
</p>
<h4><span id="IRES_Resource_Description_ires_&lt;resource&gt;.h"></span><span class="mw-headline" id="IRES_Resource_Description_ires_.3Cresource.3E.h">IRES Resource Description ires_&lt;resource&gt;.h</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=27" title="Edit section: IRES Resource Description ires &lt;resource&gt;.h">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>This file describes the IRES_&lt;resource&gt;_Obj structure, an extension of the IRES_Obj type defined in ires_common.h, that defines the structure of the logical resource object that is returned to requesting algorithms. It also contains information on what arguments are required to request this resource. It implements and extends the IRES_ProtocolArgs data type to define resource-specific arguments. This file needs to be included by the algorithm that requests the particular IRES resource.
</p><p>Detailed information on the IRES interface can be found in the following sections: <a href="#Generic_IRES_Resource_Object_and_Handle_Structures">Generic IRES Resource Object and Handle Structures</a>, <a href="#Generic_IRES_Protocol_Arguments">Generic IRES Protocol Arguments</a> and <a href="#Concrete_IRES_Resource_Interfaces">Concrete IRES Resource Interfaces</a>.
</p>
<h4><span id="IRESMAN_Resource_Manager_Description_iresman_&lt;resource&gt;.h"></span><span class="mw-headline" id="IRESMAN_Resource_Manager_Description_iresman_.3Cresource.3E.h">IRESMAN Resource Manager Description iresman_&lt;resource&gt;.h</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=28" title="Edit section: IRESMAN Resource Manager Description iresman &lt;resource&gt;.h">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>This file implements the <code>IRESMAN_Fxns</code> interface defined in <b>ti/sdo/fc/ires/iresman.h</b> that has APIs used to acquire and release logical IRES handles. RMAN internally calls this interface in response to an algorithm's resource requirements. This file should be included by the application or framework that registers a resource with RMAN.
</p><p>When the framework registers the IRESMAN resource manager implementation with RMAN using the <code>RMAN_register()</code> call, it uses two arguments. The first is an implementation of the <code>IRESMAN_Fxns</code> function table, and second, registration parameters that are required to initialize and set up the IRESMAN resource manager.
</p><p>These two elements are described in detail in the subsections that follow.
</p>
<h5><span id="IRESMAN_Registration_Parameters_(IRESMAN_Params)"></span><span class="mw-headline" id="IRESMAN_Registration_Parameters_.28IRESMAN_Params.29">IRESMAN Registration Parameters (IRESMAN_Params)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=29" title="Edit section: IRESMAN Registration Parameters (IRESMAN Params)">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><code>IRESMAN_Params</code> are the initialization parameters required by the IRESMAN implementation. These parameters extend the type <code>IRESMAN_Params</code> (<b>ti/sdo/fc/ires/iresman.h</b>) that include memory allocation functions used to allocate IRES resource handles and other internal objects. These parameters may be extended to include specific information that may be used to initialize and configure the device resource manager.
</p>
<h5><span id="IRESMAN_Functions_(IRESMAN_Fxns)"></span><span class="mw-headline" id="IRESMAN_Functions_.28IRESMAN_Fxns.29">IRESMAN Functions (IRESMAN_Fxns)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=30" title="Edit section: IRESMAN Functions (IRESMAN Fxns)">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><code>IRESMAN_Fxns</code> is a global structure to be defined and initialized by individual resource manager implementations. A pointer to this structure must be passed to RMAN during the <code>RMAN_register()</code> call. These functions are called by RMAN during various stages of an application. The sections that follow describe the individual functions that need to be implemented and Figure 6 indicates the various stages in the application when the functions are called by RMAN.
</p>
<div style="text-align: center;">
<p><a href="File_Iresman_calling_sequence.html" class="image" title="IRESMAN Calling Sequence"><img alt="IRESMAN Calling Sequence" src="https://processors.wiki.ti.com/images/9/9c/Iresman_calling_sequence.png" width="587" height="320" /></a><br /><b>Figure 6.	IRESMAN Function Calling Sequence</b>
</p>
</div>
<h5><span class="mw-headline" id="getProtocolName">getProtocolName</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=31" title="Edit section: getProtocolName">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>This function returns a string representing the name of the protocol. When an algorithm requests a resource, the name of the resource is matched against this string to determine if the resource is available via RMAN. This function is called to identify the IRESMAN resource manager during the initial registration stages, and also during the intermediate stages while serving the requests of an algorithm.
</p><p>The syntax is:
&lt;syntaxhighlight lang='c'&gt;
String (*getProtocolName)();
&lt;/syntaxhighlight&gt;
</p>
<h5><span class="mw-headline" id="getProtocolRevision">getProtocolRevision</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=32" title="Edit section: getProtocolRevision">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>This function returns a pointer to the <code>IRES_ProtocolRevision</code> type that indicates the version of a particular resource. When an algorithm requests a resource, compatibility between the version of the resource requested and that supported by the IRESMAN resource manager (returned by this call) is checked to determine if the resource can be made available by RMAN. This function is also called to identify the IRESMAN resource manager during the initial registration stages.
</p><p>The syntax is:
&lt;syntaxhighlight lang='c'&gt;
IRES_ProtocolRevision * (* getProtocolRevision)();
&lt;/syntaxhighlight&gt;
</p>
<h5><span class="mw-headline" id="init">init</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=33" title="Edit section: init">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>This function creates and initializes the IRESMAN resource manager implementation. The initialization arguments <code>IRESMAN_Params</code> are passed to this function to initialize the resource manager. It is called during the initial registration stages of the resource manager.
</p><p>The syntax is:
&lt;syntaxhighlight lang='c'&gt;
IRES_Status (* init)(IRESMAN_Params * initArgs);
&lt;/syntaxhighlight&gt;
</p>
<h5><span class="mw-headline" id="exit">exit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=34" title="Edit section: exit">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>This function deletes the IRESMAN resource manager when it is no longer needed. It is called during the un-registration of the resource manager, in the termination stages of the application framework.
</p><p>The syntax is:
&lt;syntaxhighlight lang='c'&gt;
IRES_Status (* exit)();
&lt;/syntaxhighlight&gt;
</p>
<h5><span class="mw-headline" id="getHandle">getHandle</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=35" title="Edit section: getHandle">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>This function returns resource handles (IRES_Handle) corresponding to the resources requested. The details of the resource request are described in the <code>IRES_ProtocolArgs</code> argument passed to this call. The <code>IRES_ProtocolArgs</code> type can be extended to include resource specific details. The IRES_Handle returned may be a representation of an abstract resource or an actual hardware resource being allocated to a particular algorithm. Like the protocolArgs, the <code>IRES_Handle</code> type can be extended to represent the specific resource in detail.
</p><p>This function is called to grant an algorithm the resources it requires, before it is activated.
</p><p>The syntax is:
&lt;syntaxhighlight lang='c'&gt;
IRES_Handle (* getHandle)(IALG_Handle algHandle,
</p>
<pre>       IRES_ProtocolArgs * protocolArgs, Int scratchGroupId,
       IRES_Status * status);
</pre>
<p>&lt;/syntaxhighlight&gt;
</p>
<h5><span class="mw-headline" id="freeHandle">freeHandle</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=36" title="Edit section: freeHandle">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>This function releases resource handles (<code>IRES_Handle</code>) that are no longer required by an algorithm. The handle is passed to this call that contains the details of the actual resource that is to be freed. This function is called <code>Code</code> to release the resources held by an algorithm, after it has been de-activated.
</p><p>The syntax is:
&lt;syntaxhighlight lang='c'&gt;
IRES_Status (* freeHandle)(IALG_Handle algHandle,
</p>
<pre>       IRES_Handle resourceHandle, IRES_ProtocolArgs * protocolArgs,
       Int scratchGroupId);
</pre>
<p>&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="RMAN_Configuration">RMAN Configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=37" title="Edit section: RMAN Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The RMAN module grants abstract IRES resource handles to requesting DSP algorithms. It internally calls the IRES interface of the algorithms to query and grant the IRES resources. It obtains these resources by calling the IRESMAN interface of the individual resource managers that have been registered with it.
</p><p>Each configuration option can be set at design time by the system integrator to ensure correct operation of RMAN in the execution environment.
</p><p>There are two ways to configure RMAN parameters:
</p>
<ul><li>You can use a low-level C language based approach to directly modify an interface-defined global configuration structure, RMAN_PARAMS, as defined in the RMAN API specification. The RMAN_PARAMS structure defines the configurable parameters of the RMAN module. Other global variables that describe the internal RMAN table that is used to hold the registered IRESMAN entires can also be modified in a similar manner.</li>
<li>Alternately, you can use XDC tooling to configure the RTSC module, RMAN. The XDC tooling approach generates the same low-level C based global configuration structures, so the configuration technology used does not matter to the underlying RMAN library implementation.</li></ul>
<p>The following sections describe the configuration parameters of the RMAN module.
</p>
<h4><span class="mw-headline" id="XDC_Configuration_Parameters">XDC Configuration Parameters</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=38" title="Edit section: XDC Configuration Parameters">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The RMAN parameters are configurable using XDC tooling via the RTSC RMAN package interface. These parameters are specified in RMAN.xdc and are listed here.
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<tbody><tr>
<td>uInt
</td>
<td>RMAN.tableSize
</td></tr>
<tr>
<td>uInt
</td>
<td>RMAN.maxAlgs
</td></tr>
<tr>
<td>bool
</td>
<td>RMAN.useDSKT2
</td></tr>
<tr>
<td>String
</td>
<td>RMAN.persistentAllocFxn
</td></tr>
<tr>
<td>String
</td>
<td>RMAN.persistentFreeFxn
</td></tr>
<tr>
<td>bool
</td>
<td>RMAN.yieldSamePriority
</td></tr>
<tr>
<td>String
</td>
<td>RMAN.semCreateFxn
</td></tr>
<tr>
<td>String
</td>
<td>RMAN.semDeleteFxn
</td></tr>
<tr>
<td>String
</td>
<td>RMAN.semPendFxn
</td></tr>
<tr>
<td>String
</td>
<td>RMAN.semPostFxn
</td></tr>
<tr>
<td>bool
</td>
<td>RMAN.debug
</td></tr></tbody></table>
<p><br />
These parameters are described in the following list:
</p>
<dl><dt><ul><li>uInt RMAN.tableSize</li></ul></dt>
<dd>The total number of entries required in the RMAN_TABLE to hold the various IRESMAN resource managers that will be registered statically or dynamically with RMAN. For example, if RMAN will be managing only the EDMA3 and HDVICP resources, tableSize can be set to 2.</dd></dl>
<dl><dt><ul><li>uInt RMAN.maxAlgs</li></ul></dt>
<dd>The maximum number of algorithm instances that will use the RMAN module to obtain resources.</dd></dl>
<dl><dt><ul><li>bool RMAN.useDSKT2</li></ul></dt>
<dd>A flag indicating if DSKT2 can be used to supply the memory allocation functions and to provide algorithm yield support required by RMAN. If this is set to true, then the following configuration parameter settings are ignored:
<dl><dd>RMAN.persistentAllocFxn,</dd>
<dd>RMAN.persistentFreeFxn</dd></dl></dd>
<dd>These are internally set to DSKT2’s persistent memory allocation and free functions.</dd></dl>
<dl><dt><ul><li>String RMAN.persistentAllocFxn</li></ul></dt>
<dd>Function for allocating persistent memory for RMAN’s internal objects. This parameter need not be set if RMAN.useDSKT2 is set to true.</dd></dl>
<dl><dt><ul><li>String RMAN.persistentFreeFxn</li></ul></dt>
<dd>Function to free memory allocated by RMAN’s persistentAllocFxn function. This parameter need not be set if RMAN.useDSKT2 is set to true.</dd></dl>
<dl><dt><ul><li>bool RMAN.yieldSamePriority</li></ul></dt>
<dd>Flag indicating if RMAN should allow yields to algorithms of the same priority when performing cooperative preemption. Since support for cooperative preemption is provided via the DSKT2 library, this parameter is required to be set only if RMAN.useDSKT2 is true.</dd></dl>
<dl><dt><ul><li>String RMAN.semCreateFxn</li></ul></dt>
<dd>Function to create semaphores that might be used by individual resource managers (IRESMAN) registered with RMAN.</dd></dl>
<dl><dt><ul><li>String RMAN.semDeleteFxn</li></ul></dt>
<dd>Function to delete semaphores that were created using the RMAN.semCreateFxn function</dd></dl>
<dl><dt><ul><li>String RMAN.semPendFxn</li></ul></dt>
<dd>Function to pend on semaphores created using the RMAN.semCreateFxn function.</dd></dl>
<dl><dt><ul><li>String RMAN.semPostFxn</li></ul></dt>
<dd>Function to post on semaphores created using the RMAN.semCreateFxn function.</dd></dl>
<dl><dt><ul><li>bool RMAN.debug</li></ul></dt>
<dd>A value of true for the debug parameter enables the debug profile of the RMAN library. This results in a larger and slower version of the library being linked in. It provides extra parameter checking and causes debug statements to be generated in the DSP/BIOS SYS trace buffer.</dd></dl>
<dl><dt><ul><li>bool RMAN.trace</li></ul></dt>
<dd>A value of true for the trace parameter enables the trace profile of the RMAN library. This will result in a larger and slower library being linked in, but it will provide trace statements for debugging purposes.</dd></dl>
<h4><span id="Low-level_“C”_Configuration_Parameters"></span><span class="mw-headline" id="Low-level_.E2.80.9CC.E2.80.9D_Configuration_Parameters">Low-level “C” Configuration Parameters</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=39" title="Edit section: Low-level “C” Configuration Parameters">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In a non-XDC environment, configuration parameters may be set or modified using low-level C language. The global RMAN configuration structure (RMAN_PARAMS) and other global variables may be modified to configure RMAN as appropriate.
The following configuration variables and structures are supported:
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<tbody><tr>
<td>short
</td>
<td>RMAN_Params::numRegistries
</td></tr>
<tr>
<td>IRESMAN_PersistentAllocFxn
</td>
<td>* RMAN_PARAMS::allocFxn
</td></tr>
<tr>
<td>IRESMAN_PersistentFreeFxn
</td>
<td>* RMAN_PARAMS::freeFxn
</td></tr>
<tr>
<td>IRES_YieldFxn
</td>
<td>RMAN_PARAMS::yieldFxn
</td></tr>
<tr>
<td>Bool
</td>
<td>RMAN_PARAMS::yieldSamePriority
</td></tr>
<tr>
<td>far IRESMAN_Fxns *
</td>
<td>RMAN_TABLE[RMAN_PARAMS_NUMREGISTRIES]
</td></tr>
<tr>
<td>far short
</td>
<td>RMAN_FREE_ENTRIES[RMAN_PARAMS_NUMREGISTRIES]
</td></tr>
<tr>
<td>far short
</td>
<td>RMAN_numRegistryEntries
</td></tr>
<tr>
<td>far IRESMAN_Fxns
</td>
<td>** RMAN_registryEntries
</td></tr>
<tr>
<td>far IRESMAN_Params
</td>
<td>** RMAN_registryResmanArgs
</td></tr></tbody></table>
<p>These structures and variables are described in this list:
</p>
<dl><dt><ul><li>short RMAN_Params.numRegistries</li></ul></dt>
<dd>Number of entries required in the RMAN_TABLE to hold the various IRESMAN resource managers that will be registered statically or dynamically with RMAN. Since a NULL resource is pre-registered with the RMAN_TABLE during initialization, the value of this field should be the total number of resources being registered (statically and dynamically) plus one. See RTSC module RMAN’s parameter RMAN.tableSize. The value of numRegistries is computed by adding one to the configured tableSize.</dd></dl>
<dl><dt><ul><li>IRESMAN_PersistentAllocFxn * RMAN_PARAMS.allocFxn</li></ul></dt>
<dd>Function for allocating persistent memory for RMAN’s internal objects and also to satisfy memory requirements of other IRESMAN implementations. Same as RTSC module RMAN’s parameter RMAN.persistentAllocFxn.</dd></dl>
<dl><dt><ul><li>IRESMAN_PersistentFreeFxn * RMAN_PARAMS.freeFxn</li></ul></dt>
<dd>Function for freeing persistent memory allocated for RMAN’s internal objects and other IRESMAN objects. Same as RTSC module RMAN’s parameter RMAN.persistentFreeFxn.</dd></dl>
<dl><dt><ul><li>IRES_YieldFxn RMAN_PARAMS.yieldFxn</li></ul></dt>
<dd>Function to support yields of DSKT2 based algorithms to other algorithms of same or higher priority. If DSKT2 is being used to manage algorithm memory and scratch groups etc, set this to function <code>RMAN_yield()</code>, else this should be set to NULL.</dd></dl>
<dl><dt><ul><li>Bool RMAN_PARAMS.yieldSamePriority</li></ul></dt>
<dd>Flag to indicate if algorithms should yield to others of the same priority. This flag is used only if the yieldFxn is set to <code>RMAN_yield()</code>. Same as RTSC module RMAN’s parameter RMAN.yieldSamePriority.</dd></dl>
<dl><dt><ul><li>far IRESMAN_Fxns *RMAN_TABLE[RMAN_PARAMS_NUMREGISTRIES]</li></ul></dt>
<dd>Table to store IRESMAN entries that will be registered with RMAN. The size of this table should be the same as RMAN_PARAMS::numRegistries. RTSC module RMAN’s parameter RMAN.tableSize dictates the size of this table.</dd></dl>
<dl><dt><ul><li>far short RMAN_FREE_ENTRIES[RMAN_PARAMS_NUMREGISTRIES];</li></ul></dt>
<dd>Table to store the entries that are freed when a resource is un-registered from RMAN using the RMAN_unregister API. The size of this table should be the same as RMAN_PARAMS::numRegistries. RTSC module RMAN’s parameter RMAN.tableSize dictates the size of this table.</dd></dl>
<dl><dt><ul><li>far short RMAN_numRegistryEntries  = 0;</li></ul></dt>
<dd>Number of entries to be registered statically with the Resource Registry table, RMAN. Instead of calling RMAN_register to individually register resource managers at run-time, resources could be registered statically by populating these variables RMAN_numRegistryEntries, RMAN_registryEntries, RMAN_registryResmanArgs. Populate this variable with the total number of entries that will be registered statically. Information in these variables will be used to pre-register these resource managers during the call to <code>RMAN_init()</code>.</dd></dl>
<dl><dt><ul><li>far IRESMAN_Fxns ** RMAN_registryEntries = NULL;</li></ul></dt>
<dd>Array of IRESMAN (resource manager) configuration entries to be registered statically with RMAN. Instead of calling <code>RMAN_register()</code> to individually register resource managers at run-time, resources could be registered statically by populating these variables: RMAN_numRegistryEntries, RMAN_registryEntries, RMAN_registryResmanArgs. Populate this variable with an array of IRESMAN_Fxns pointers that correspond to the resource managers that need to be registered statically. Information in these variables will be used to pre-register these resource managers during the call to <code>RMAN_init()</code>.</dd></dl>
<dl><dt><ul><li>far IRESMAN_Params ** RMAN_registryResmanArgs = NULL;</li></ul></dt>
<dd>Initialization arguments for the IRESMAN configuration entries to be registered statically with RMAN. Instead of calling RMAN_register to individually register resource managers at run-time, resources may be registered statically by populating these variables: RMAN_numRegistryEntries, RMAN_registryEntries, RMAN_registryResmanArgs. Populate this variable with an array of Pointers to initialization arguments for various IRESMAN resource managers. Information in these variables will be used to pre-register these resource managers during the call to <code>RMAN_init()</code>.</dd></dl>
<h3><span class="mw-headline" id="RMAN_Configuration_Examples">RMAN Configuration Examples</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=40" title="Edit section: RMAN Configuration Examples">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The following subsections discuss some common RMAN configuration scenarios.
</p>
<h4><span class="mw-headline" id="Static_and_Dynamic_Registration_of_Resource_Managers_with_RMAN">Static and Dynamic Registration of Resource Managers with RMAN</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=41" title="Edit section: Static and Dynamic Registration of Resource Managers with RMAN">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>As mentioned in the previous section, resources can be registered both statically and dynamically with RMAN. The size of the RMAN table needs to be configured large enough to hold all the entries that are registered including the “NULL resource” that is pre-registered with RMAN by default.
</p><p>If you use XDC to configure RMAN, then you do not need to account for the NULL resource. Set <i>RMAN.tableSize</i> to be equal to the total number of entries (static and dynamic) that will be registered with RMAN. Internally the XDC tooling generated “C” code will adjust for the one extra entry that is required.
</p><p>For non-XDC configuration, set the field <i>numRegistries</i> in the <i>RMAN_PARAMS</i> structure to a value that is equal to the total number of entries that will be registered with RMAN plus one. The extra entry is required for the NULL resource entry that will be pre-registered with RMAN at init time.
</p><p>Static registration of resources is currently not available via XDC configuration. To configure static registration of resources, simply modify the following global variables before calling RMAN_init:
</p>
<ul><li><i>RMAN_numRegistryEntries</i> to the number of entries being registered statically.</li>
<li><i>RMAN_registryEntries</i> to point to an array of pointers to the IRESMAN_Fxns, i.e. the individual resource manager implementation function table.</li>
<li><i>RMAN_registryResmanArgs</i> to point to an array of pointers to the IRESMAN_Params, i.e. the initialization arguments required by the individual resource manager implementations.</li></ul>
<h4><span class="mw-headline" id="Configuring_RMAN_to_use_DSKT2">Configuring RMAN to use DSKT2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=42" title="Edit section: Configuring RMAN to use DSKT2">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>RMAN can be configured to use Framework Components’ DSKT2 library to manage its memory allocation, etc. and also to provide support for cooperative preemption to algorithms.
</p><p>Using XDC tooling, setting <i>RMAN.useDSKT2</i> to true lets the DSKT2 library provide appropriate memory allocation functions, and a suitable “yield” function that is required to support cooperative preemption among algorithms. If <i>.useDSKT2</i> is set to true, then the following RMAN configuration parameters need not be set individually:
</p>
<ul><li><i>RMAN.persistentAllocFxn</i></li>
<li><i>RMAN.persistentFreeFxn</i></li></ul>
<p>These functions are set to appropriate DSKT2 memory allocation functions. Configured in this manner, RMAN will now allow algorithms to perform cooperative preemption. To control whether an algorithm should be preempted by an algorithm of the same priority, set <i>RMAN.yieldSamePriority</i> to true or false.
</p><p>Even in the absence of XDC tooling, DSKT2 may be used to manage memory allocation and to support cooperative preemption. However, individual fields of the RMAN_PARAMS structure need to be set to corresponding DSKT2 functions:
</p>
<ul><li><i>RMAN_PARAMS.allocFxn</i> should be set to DSKT2_allocPersistent function.</li>
<li><i>RMAN_PARAMS.freeFxn</i> should be set to DSKT2_freePersistent function.</li></ul>
<p>If cooperative preemption is to be supported, set <i>RMAN_PARAMS.yieldFxn</i> to the <i><b>RMAN_yield</b></i> function exposed by the RMAN module.
Also set the field <i>yieldSamePriority</i> to indicate support for yields to algorithms of the same priority.
</p>
<h4><span class="mw-headline" id="Configuring_RMAN_to_Not_Use_DSKT2">Configuring RMAN to Not Use DSKT2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=43" title="Edit section: Configuring RMAN to Not Use DSKT2">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>RMAN can be configured independently of DSKT2 to use other application- or framework-supplied functions to perform memory allocation.
</p><p>Using XDC tooling, set <i>RMAN.persistentAllocFxn</i> to an appropriate memory allocation function of the type:
</p>
<dl><dd><code> typedef Bool (fxn)(IALG_MemRec * memTab, Int numRecs)</code></dd></dl>
<p>For the <i>RMAN.persistentFreeFxn</i>, supply a function of the type:
</p>
<dl><dd><code> typedef Void (fxn)(IALG_MemRec *memTab, Int numRecs)</code></dd></dl>
<p>These functions will be used to allocate and free memory for internal objects required by RMAN.
In the traditional “C” approach, simply set the following parameters of the <i>RMAN_PARAMS</i> structure to functions of the type mentioned above:<i> allocFxn</i>, <i>freeFxn</i>.
</p><p><b>Note:</b> Cooperative preemption support is available only if DSKT2-supplied functions are used to perform memory allocation/free. Please do not attempt to supply a customized yield function; simply leave the field as NULL. Currently only the DSKT2-based yield function (<i>RMAN_yield</i>) is supported, and only when the DSKT2 library is used to manage the scratch groups.
</p>
<h3><span class="mw-headline" id="Other_Configuration_Parameters">Other Configuration Parameters</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=44" title="Edit section: Other Configuration Parameters">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Other configuration parameters for RMAN include functions to create and delete semaphores, and functions to pend/post on them.
</p><p>RMAN doesn’t use these semaphore functions, but some IRESMAN implementations may use RMAN’s configured semaphore function implementations to protect access to critical sections in the code or to prevent simultaneous access to global registers/data structures.
</p><p>Using XDC tooling, configure the following parameters of the RTSC module RMAN:
</p>
<ul><li><i>RMAN.semCreateFxn</i> to a function with the signature <i>Void * fxn(Int key, Int count)</i>;</li>
<li><i>RMAN.semDeleteFxn</i> to a function with the signature <i>Void fxn(Void * sem);</i></li>
<li><i>RMAN.semPendFx</i>n to a function with signature <i>Int fxn(Void * sem, unsigned int timeout)</i>;</li>
<li><i>RMAN.semPostFxn</i> to a function with signature <i>Void fxn(Void * sem)</i>;</li></ul>
<p>Since these functions are not used by RMAN directly, they are not part of the <i>RMAN_Params</i> structure and are not required to be configured in a non-XDC environment. You would directly configure the semaphore functions explicitly for the modules that require semaphores (for example, <i>IRESMAN_EDMA3CHAN</i>).
</p>
<h3><span class="mw-headline" id="Configuring_RMAN_Without_Using_RTSC">Configuring RMAN Without Using RTSC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=45" title="Edit section: Configuring RMAN Without Using RTSC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The non-RTSC way to configure the RMAN configuration parameters is straightforward. Include the rman.h header in your C file and override each of the parameters with the modified values. By default, an RMAN_TABLE and an RMAN_FREE_ENTRIES table will be created of size 10. To change the defaults, create corresponding variables of desired size. See the code snippet below as an example of how to configure RMAN without using RTSC:
</p><p>&lt;syntaxhighlight lang='c'&gt;
</p>
<ol><li>include &lt;xdc/std.h&gt;</li>
<li>include &lt;ti/sdo/fc/rman/rman.h&gt;</li></ol>
<ol><li>define RMAN_PARAMS_NUMREGISTRIES 5</li></ol>
<p>extern Bool DSKT2_allocPersistent(IALG_MemRec *memTab, Int numRecs);
extern Void DSKT2_freePersistent(IALG_MemRec *memTab, Int numRecs);
</p><p>/* Table to store the registration entries */
far IRESMAN_Fxns * RMAN_TABLE[RMAN_PARAMS_NUMREGISTRIES];
far short RMAN_FREE_ENTRIES[RMAN_PARAMS_NUMREGISTRIES];
</p><p>Int main(Void)
{
</p>
<pre>   RMAN_PARAMS.numRegistries     = RMAN_PARAMS_NUMREGISTRIES;
   RMAN_PARAMS.allocFxn	  = DSKT2_allocPersistent;
   RMAN_PARAMS.freeFxn	          = DSKT2_freePersistent;
   RMAN_PARAMS.yieldFxn          = RMAN_yield;
   RMAN_PARAMS.yieldSamePrioirty = true;
   . . .
</pre>
<p>}
&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="Configuring_RMAN_Using_RTSC_Tooling">Configuring RMAN Using RTSC Tooling</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=46" title="Edit section: Configuring RMAN Using RTSC Tooling">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In the program configuration file, configure the RTSC module RMAN’s parameters whose default values you need to change. See the snippet of a .cfg file below that configures RMAN:
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
/*
</p>
<pre>* Configure RMAN module
*/
</pre>
<p>var RMAN = xdc.useModule('ti.sdo.fc.rman.RMAN');
RMAN.useDSKT2 = false;
RMAN.persistentAllocFxn = "myAllocFxn";
RMAN.persistentFreeFxn = "myFreeFxn";
RMAN.tableSize = 10;
RMAN.semCreateFxn = "mySemCreate";
RMAN.semDeleteFxn = "mySemDelete";
RMAN.semPendFxn = "mySemPend";
RMAN.semPostFxn = "mySemPost";
&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="RMAN_Version_support">RMAN Version support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=47" title="Edit section: RMAN Version support">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RMAN has support for versioning of IRES resources that are requested by the algorithms and whose corresponding resource managers are registered with RMAN. The versions are of the type IRES_ProtocolRevision defined in the file &lt;ti/xdais/ires_common.h&gt;.
</p><p>Each resource is associated with a version that is defined in its header file ires_&lt;resource&gt;.h
</p><p>The version has three parts, namely the Major, Source and Radius. RMAN checks all parts of the version returned by the IRESMAN implementation, against that specified by an algorithm requesting a resource of the same name.
</p><p>Currently RMAN does a check to ensure that the versions are an exact match. It will raise an error when an algorithm is built with a different version of a resource protocol definition than the version used by the registered IRESMAN resource manager implementation.
</p>
<h3><span class="mw-headline" id="RMAN_Functions">RMAN Functions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=48" title="Edit section: RMAN Functions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RMAN functions perform the following resource management functions - see the <a rel="nofollow" class="external text" href="http://software-dl.ti.com/dsps/dsps_public_sw/sdo_sb/targetcontent/fc/latest_2_x/docs/html/group__ti__sdo__fc__rman___r_m_a_n.html">FC API Reference Guide</a> for specific API details:
</p>
<ol><li>Assign and reclaim resources that algorithms request and that are supported by the individual resource managers registered with RMAN.
<dl><dd><ul><li>RMAN uses the IRES interface of algorithms to query and grant different resources from/to requesting algorithms.</li>
<li>RMAN uses the IRESMAN interface of individual resource managers to obtain handles to different resources as requested by an algorithm.</li></ul></dd></dl></li>
<li>Allocates and frees memory using the memory allocation/free functions that are configured for it.
<dl><dd><ul><li>Allocates memory for <code>IRES_ResourceDescriptor</code> objects required to query for resource requirement information from algorithms and to supply that to IRESMAN implementations.</li></ul></dd></dl></li>
<li>Activates and deactivates individual or all resources assigned to a particular algorithm.
<dl><dd><ul><li>Resources can be individually or collectively activated after the corresponding algorithms memory has been activated (for example, after DSKT2_activate is called for an algorithm).</li>
<li>Resources can be individually or collectively deactivated before the corresponding algorithms’ memory has been deactivated (for example, before DSKT2_deactivate is called for an algorithm).</li></ul></dd></dl></li></ol>
<p>The RMAN API includes several functions that are discussed in detail in the following subsections.
</p><p>Figure 7 shows the calling sequence of the RMAN API functions.
</p>
<div style="text-align: center;">
<p><a href="File_Rman_calling_sequence.html" class="image" title="RMAN Calling Sequence"><img alt="RMAN Calling Sequence" src="https://processors.wiki.ti.com/images/e/e9/Rman_calling_sequence.png" width="583" height="327" /></a><br /><b>Figure 7.	RMAN Function Calling Sequence</b>
</p>
</div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;section=49" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><i>TMS320 DSP Algorithm Standard Rules and Guidelines</i> (<a href="http://www.ti.com/lit/pdf/spru352" class="extiw" title="tidoc:spru352">SPRU352</a>)</li>
<li><i>TMS320 DSP Algorithm Standard API Reference</i> (<a href="http://www.ti.com/lit/pdf/spru360" class="extiw" title="tidoc:spru360">SPRU360</a>)</li>
<li><i>TMS320 DSP Algorithm Standard Developer's Guide</i> (<a href="http://www.ti.com/lit/pdf/spru424" class="extiw" title="tidoc:spru424">SPRU424</a>)</li>
<li><i>TMS320C6000 Peripherals Reference Guide</i> (<a href="http://www.ti.com/lit/pdf/spru190" class="extiw" title="tidoc:spru190">SPRU190</a>)</li></ul>

<!-- 
NewPP limit report
Cached time: 20201130135511
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.180 seconds
Real time usage: 0.187 seconds
Preprocessor visited node count: 210/1000000
Preprocessor generated node count: 243/1000000
Post‐expand include size: 302/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    1.729      1 -total
 92.54%    1.600      2 Template:Prettytable
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:465-0!canonical and timestamp 20201130135511 and revision id 185635
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Framework Components RMAN Users Guide</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Framework Components RMAN Users Guide</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Framework Components RMAN Users Guide</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Framework Components RMAN Users Guide</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Framework Components RMAN Users Guide</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Framework Components RMAN Users Guide</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Framework Components RMAN Users Guide</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Framework Components RMAN Users Guide</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Framework Components RMAN Users Guide</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;oldid=185635">https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;oldid=185635</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_MFP.html" title="Category:MFP">MFP</a></li><li><a href="Category_Codec_Engine.html" title="Category:Codec Engine">Codec Engine</a></li><li><a href="Category_Framework_Components.html" title="Category:Framework Components">Framework Components</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Framework+Components+RMAN+Users+Guide" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Framework_Components_RMAN_Users_Guide.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Framework_Components_RMAN_Users_Guide&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Framework_Components_RMAN_Users_Guide.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Framework_Components_RMAN_Users_Guide.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Framework_Components_RMAN_Users_Guide.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;oldid=185635" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Framework_Components_RMAN_Users_Guide&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 23 September 2014, at 09:51.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.180","walltime":"0.187","ppvisitednodes":{"value":210,"limit":1000000},"ppgeneratednodes":{"value":243,"limit":1000000},"postexpandincludesize":{"value":302,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    1.729      1 -total"," 92.54%    1.600      2 Template:Prettytable"]},"cachereport":{"timestamp":"20201130135511","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":268});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Framework_Components_RMAN_Users_Guide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:30:28 GMT -->
</html>
