/*
 * Copyright 2019 Technexion Ltd.
 * Copyright 2018 NXP
 *
 * Author: Wig Cheng <wig.cheng@technexion.com>
 *	   Andy Lin <andy.lin@technexio.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "imx8mm-xore-wizard.dts"

/ {
	backlight_exp_lvds: backlight_exp_lvds {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 50000 0>;
		brightness-levels = <0 36 72 108 144 180 216 255>;
		default-brightness-level = <6>;
		power-supply = <&reg_backlight_pwr>;
		status = "okay";
	};
};

&mipi_dsi {
	status = "okay";

	panel@0 {
		reg = <0>;
		compatible = "tn,dsi2lvds-panel";
		enable-gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
		backlight = <&backlight_exp_lvds>;
		dsi,flags = <0x0007>;
		dsi,format = <0>;
		dsi,lanes = <4>;
		panel-width-mm  = <476>;
		panel-height-mm = <268>;
		bus-format = <0x100a>;	/* MEDIA_BUS_FMT_RGB888_1X24 */
		bus-flags = <1>;
		refresh-rate = <60>;
		rotate = <0>;
		/* horz-flip; */
		/* vert-flip; */

		display-timings {
			native-mode = <&timing0>;
			timing0: g215hvn01 {
				clock-frequency = <70000000>;
				hactive = <1920>;
				vactive = <1080>;
				hfront-porch = <70>;
				hsync-len = <20>;
				hback-porch = <70>;
				vfront-porch = <17>;
				vsync-len = <4>;
				vback-porch = <17>;
				/* flags = DISPLAY_FLAGS_HSYNC_HIGH | DISPLAY_FLAGS_VSYNC_HIGH */
				vsync-active = <0>;
				hsync-active = <0>;
			};
		};
	};
};

&i2c2 {
	status = "okay";

	dsi_lvds_bridge: sn65dsi84@2d {
		reg = <0x2d>;
		status = "okay";
		compatible = "ti,sn65dsi84";
		#gpio-cells = <2>;
		pinctrl-0 = <&pinctrl_mipi_dsi_rst>;
		enable-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
		sn65dsi84,addresses = <0x09 0x0A 0x0B 0x0D
					0x10 0x11 0x12 0x13
					0x18 0x19 0x1A 0x1B
					0x20 0x21 0x22 0x23
					0x24 0x25 0x26 0x27
					0x28 0x29 0x2A 0x2B
					0x2C 0x2D 0x2E 0x2F
					0x30 0x31 0x32 0x33
					0x34 0x35 0x36 0x37
					0x38 0x39 0x3A 0x3B
					0x3C 0x3D 0x3E 0x0D>;

		sn65dsi84,values = </* reset and clock registers */
					0x00 0x03 0x20 0x00
					/* DSI registers */
					0x26 0x00 0x35 0x00
					/* LVDS registers */
					0x6c 0x00 0x03 0x00

					/* video registers */
					/* cha-al-len-l, cha-al-len-h, chb-al-len-l, chb-al-len-h */
					0x80 0x07 0x00 0x00
					/* cha-v-ds-l, cha-v-ds-h, chb-v-ds-l, chb-v-ds-h */
					0x00 0x00 0x00 0x00
					/* cha-sdl, cha-sdh, chb-sdl, chb-sdh */
					0xbd 0x01 0x00 0x00
					/* cha-hs-pwl, cha-hs-pwh, chb-hs-pwl, chb-hs-pwh */
					0x14 0x00 0x00 0x00
					/* cha-vs-pwl, cha-vs-pwh, chb-vs-pwl, chb-vs-pwh */
					0x04 0x00 0x00 0x00
					/*cha-hbp, chb-hbp, cha-vbp, chb-vbp*/
					0x46 0x00 0x00 0x00
					/* cha-hfp, chb-hfp, cha-vfp, chb-vfp*/
					0x00 0x00 0x00 0x00

					0x00 0x00 0x00 0x01>;
	};
};
