wb_dma_ch_pri_enc/wire_pri27_out -0.292203 1.553482 -0.036545 -1.391729 -2.174807 0.466507 -0.533575 0.744993 -0.351930 0.017899 0.325493 1.110240 -1.456522 -1.513804 2.114197 -2.286748 1.538173 0.142074 -0.060479 -2.103219
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.808123 1.274914 -0.793221 -1.445734 -0.817472 0.706198 -0.229988 -0.968983 -0.256886 -1.599078 -1.131747 -1.201998 -0.714449 -4.994552 1.637923 1.041143 2.717849 -0.182221 -4.042035 -1.272395
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.050677 1.149643 -0.740437 -0.148098 -0.799346 0.842749 -1.106321 0.483973 -1.151357 0.272926 0.620118 1.161642 0.353539 0.308765 1.910500 -2.499097 -1.307478 -0.144490 1.078993 0.618493
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.290684 2.445022 0.531048 -1.406422 0.805607 -0.727350 -3.321058 0.459825 -1.627522 0.669153 -2.463133 0.200666 2.302237 -4.512234 3.598695 1.786363 -1.607287 -1.204362 1.470893 0.043876
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.879085 1.818484 -1.530924 0.422851 1.485138 -0.155606 2.010960 0.107658 -1.536505 3.490045 0.647330 1.189438 1.042302 -1.841540 -1.099235 -1.627609 0.035109 0.095933 1.872337 1.397323
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.537243 1.254428 -0.304340 -2.732166 -0.497949 0.899730 0.401870 1.662483 -2.556011 -0.396583 1.274600 -1.884142 -2.993760 -0.612097 0.938221 -4.302131 3.304919 1.556143 0.956927 0.980167
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.581476 0.422815 0.099151 -1.596403 -1.181176 -1.597041 0.819273 0.118577 -1.183196 -0.397252 0.395178 -1.336581 -3.198346 -0.942578 0.040702 0.315721 3.477237 1.245130 -0.950160 -0.714042
wb_dma_ch_rf/assign_1_ch_adr0 -0.505914 -2.473655 -1.178741 -0.304071 -0.256234 -5.904842 -2.380843 0.417826 -1.408996 2.060338 0.792878 1.830785 -1.680751 1.803186 -4.012382 2.046766 1.325886 -1.513142 1.570371 3.644696
wb_dma_ch_rf/reg_ch_busy 0.566966 2.053294 -1.888219 0.723001 2.452724 0.398920 0.777191 -0.553857 -2.819595 4.469112 0.262538 1.380531 2.371047 -1.489760 -0.370357 -0.372325 -1.633535 -0.778730 2.927822 2.922973
wb_dma_wb_slv/always_5 -1.794434 -1.072595 3.569612 5.496456 -1.433233 -3.848777 -0.351789 -1.041378 3.735139 -1.425690 -1.994144 -2.538112 0.632588 -0.746489 -0.637551 -0.532941 -2.507210 -1.235750 -1.409644 -2.216452
wb_dma_wb_slv/always_4 0.000330 -3.696481 -1.142575 3.297557 -4.076769 -1.584430 -5.039516 -2.882341 -2.050320 -3.205782 -0.674803 -3.981056 0.135979 -1.300923 -4.325858 -1.070740 -3.017644 -4.660956 -2.074074 5.169336
wb_dma_wb_slv/always_3 -2.880119 -1.014544 -3.849817 -1.199756 1.819914 -1.533293 -1.712070 -0.179205 -2.262749 0.061387 -0.068793 -0.396242 0.284499 -0.342778 -1.999003 -0.167349 2.418113 -1.577540 -2.870006 5.593255
wb_dma_wb_slv/always_1 -0.536998 -1.050078 -3.596541 2.697468 -1.366826 -3.496686 -4.261168 0.771648 -3.196443 -0.124945 -2.643411 1.255426 0.521183 -1.382513 -1.026673 -4.104218 -3.904100 -3.897408 -0.669950 6.883433
wb_dma_ch_sel/always_44/case_1/cond -0.879196 -3.046188 -0.527996 -0.155225 -0.459179 -7.395526 -0.853612 1.303932 -1.857724 -0.489656 0.463027 -1.048234 -3.796208 -1.724821 -4.248829 0.973225 2.807477 -0.082981 0.510270 3.727953
wb_dma_rf/wire_ch0_csr -0.149563 0.063959 -3.480657 1.097700 -0.848848 -1.412293 -0.011391 0.712703 -1.797602 3.142024 -2.434643 2.492396 3.599225 -0.516826 -2.179795 -0.469731 -3.676559 -2.132285 0.355048 5.442873
wb_dma_de/wire_done 1.205739 2.724000 -0.459776 -1.474233 -1.022611 2.469907 -1.279671 -1.267217 -1.062163 2.090067 -2.265381 -0.239326 1.819723 0.675011 2.731552 0.455457 -0.104643 -1.784183 -2.583533 -0.721451
wb_dma_ch_pri_enc/wire_pri11_out -0.342621 1.577630 -0.014023 -1.428494 -2.324712 0.456075 -0.589439 0.741113 -0.294744 -0.070046 0.377575 1.171445 -1.540274 -1.613746 2.169830 -2.424653 1.570223 0.113347 -0.042594 -2.253068
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.580288 2.851030 0.177890 -2.330887 2.135680 5.184030 0.595687 -0.361976 -1.229479 2.473173 -1.856979 -2.231188 2.613660 2.508826 2.164745 -1.422933 0.083881 -0.324261 -1.050399 0.794387
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.026279 0.709147 1.338121 -2.211348 1.871129 2.711397 2.590794 1.253867 0.700082 0.174942 -0.019995 -2.151385 -0.924040 0.062247 -0.234123 -2.040991 3.016960 1.788761 0.308810 -1.322032
wb_dma_de/always_13/stmt_1 0.830006 2.171142 -0.926137 -1.830423 -0.159941 -0.876156 -1.715480 1.124523 -0.517931 2.250362 -2.607138 2.494704 2.291618 -3.951529 1.629293 3.113463 0.521692 -1.531503 -0.204322 -1.176734
wb_dma_de/always_4/if_1 0.912223 2.514314 1.103387 -1.329195 -1.136997 0.678366 -1.875580 0.302367 -0.625881 3.374679 -2.707683 0.090993 1.247355 1.616893 2.501878 -0.921526 -0.073476 -1.966098 0.287238 -1.150360
wb_dma_ch_arb/input_req -4.933679 2.054137 -2.774171 -1.242819 -1.128302 0.346236 4.046936 0.977631 -2.753067 1.412653 -0.077663 -0.976472 -1.071202 -0.076665 -3.467256 -3.820600 2.206035 0.608674 -2.851943 0.944260
wb_dma_ch_pri_enc/wire_pri20_out -0.402876 1.569736 -0.064058 -1.395788 -2.335214 0.450882 -0.603327 0.783252 -0.325819 0.052720 0.336226 1.143487 -1.459360 -1.520853 2.111967 -2.428486 1.558793 0.053710 -0.069877 -2.116768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.044559 -0.293137 2.294217 1.086131 -0.785360 -3.587612 0.273886 0.102664 2.620106 2.242088 -2.196085 -0.677787 0.583677 1.044614 -1.922209 1.357611 0.815439 -1.162374 -0.691406 -1.807685
wb_dma_ch_rf/always_26/if_1/if_1 -1.539645 2.407568 -1.828063 -0.207683 0.819047 -1.264027 -1.327107 1.544326 -2.648736 -0.099127 -2.603660 0.949872 1.628584 -3.408552 1.586274 2.417680 -1.208472 -0.332859 -0.358629 0.758090
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 2.250727 1.069562 -2.620762 -1.858746 -0.478370 1.840935 -0.443754 -0.434639 -4.851273 0.279637 0.664982 -0.288958 -1.490672 0.312213 -1.248675 1.145264 -0.004769 0.083057 1.766424 1.640679
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.710177 0.505731 2.722201 1.885066 -0.672028 -2.716670 -0.489166 -0.467636 1.020938 1.137681 -2.679426 -2.492224 0.335065 -0.827215 -0.914077 1.842354 0.128763 -1.359852 -0.304601 -2.037429
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.085320 0.893223 1.217754 -1.112029 0.324208 0.856108 1.834998 0.124820 1.197481 0.637739 -0.450338 -0.500991 -0.585651 0.102211 0.621143 0.342338 1.889713 1.097053 -0.568490 -2.488919
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.032448 0.927854 -0.465615 0.225053 -0.291149 0.496561 -1.359822 -0.391265 -2.699889 -0.628606 -0.279222 -0.276573 -0.162663 -1.015667 0.208657 -0.833905 -2.349833 -0.384322 2.162143 0.748096
wb_dma_ch_sel/wire_ch_sel -1.317295 -0.029683 -1.934016 -0.773861 1.703363 -1.891484 -0.039525 2.172240 -1.241279 4.424561 -0.697460 1.576864 2.345376 -1.684485 -2.656126 -1.071392 0.962678 -1.892327 1.422094 4.171687
wb_dma_rf/inst_u19 -1.383371 1.247063 2.243787 -0.272579 -2.951288 -3.101341 -0.195782 0.868706 2.274382 2.131503 -1.725333 0.493381 -0.914417 -0.514943 0.231102 -1.066225 2.295498 -0.885246 -0.598512 -3.951149
wb_dma_rf/inst_u18 -1.426546 1.242866 2.051908 -0.393501 -2.951816 -3.016278 -0.304924 0.875653 2.096718 2.187587 -1.712558 0.486454 -0.910229 -0.510104 0.151048 -0.998431 2.330702 -0.938559 -0.613211 -3.778330
wb_dma_rf/inst_u17 -1.346102 1.212970 2.187125 -0.218639 -2.985517 -3.084406 -0.299833 0.818939 2.222395 2.125821 -1.806262 0.446793 -0.887037 -0.582328 0.165776 -1.007236 2.225413 -1.003529 -0.632340 -3.857985
wb_dma_rf/inst_u16 -1.359767 1.230817 2.019076 -0.331668 -3.018646 -3.043221 -0.264940 0.839900 2.033145 2.149070 -1.696591 0.471446 -0.964652 -0.639780 0.102603 -0.949415 2.303846 -0.977709 -0.623269 -3.756691
wb_dma_rf/inst_u15 -1.393569 1.124283 2.095934 -0.189590 -2.978928 -3.167905 -0.336280 0.825966 2.201985 2.062483 -1.744884 0.456224 -0.891468 -0.557726 0.096404 -0.955181 2.227655 -1.022129 -0.634894 -3.747582
wb_dma_rf/inst_u14 -1.333315 1.217678 2.168890 -0.237514 -2.880512 -2.919165 -0.189161 0.801502 2.203565 2.085176 -1.723985 0.422971 -0.882474 -0.434357 0.263961 -0.991479 2.198926 -0.889814 -0.626962 -3.806082
wb_dma_rf/inst_u13 -1.404351 1.151957 2.100723 -0.237984 -2.859460 -3.108561 -0.307295 0.835214 2.128269 2.232288 -1.835339 0.361238 -0.745646 -0.450881 0.002105 -0.881617 2.208032 -1.091211 -0.692531 -3.606925
wb_dma_rf/inst_u12 -1.473539 1.237112 2.113693 -0.278859 -2.915411 -2.994305 -0.291842 0.840583 2.156551 2.195545 -1.778587 0.446933 -0.774797 -0.377963 0.167546 -1.065285 2.200769 -1.013511 -0.622972 -3.700801
wb_dma_rf/inst_u11 -1.408957 1.231984 2.120986 -0.214617 -2.976900 -3.077502 -0.306245 0.812637 2.097837 2.163007 -1.748563 0.498657 -0.881412 -0.547147 0.174090 -1.004822 2.152600 -1.019518 -0.602655 -3.745087
wb_dma_rf/inst_u10 -1.390873 1.208034 2.270555 -0.208196 -2.977340 -3.124604 -0.216762 0.839631 2.358409 2.145422 -1.751625 0.446805 -0.870485 -0.496341 0.220857 -0.980643 2.251243 -0.936440 -0.623427 -3.969773
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.104476 -0.757089 2.353893 -0.135231 -0.807733 1.858114 -3.053534 1.424310 2.250233 2.723542 -4.079690 -0.941178 1.910111 6.834873 -1.132342 -3.802927 -0.584942 -4.417630 -0.803112 0.194111
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.232071 0.124846 -0.635761 0.453510 -4.156662 -0.869712 1.095947 -2.353213 -1.158551 -0.700627 2.567156 -0.209779 -2.871135 -3.637240 -4.887701 3.874004 2.820760 0.454583 1.046829 -4.321589
wb_dma/input_wb1_ack_i -3.337545 4.578566 -3.430894 -1.080660 -1.427534 -0.318895 -0.692280 -0.064655 -4.746105 1.402973 -0.894765 0.141347 -0.191245 0.099785 -0.395043 -1.255011 0.371415 -0.155668 -0.276480 1.715360
wb_dma/wire_slv0_we -1.881435 -1.094774 -3.712590 -0.860167 2.256394 -1.137899 -2.038868 -0.664938 -2.601517 0.442393 0.027427 -0.795368 0.986568 -0.467169 -1.836609 1.008919 1.762191 -1.867632 -2.319900 6.024742
wb_dma_ch_rf/reg_ch_sz_inf 1.915015 0.375400 -0.463706 0.402436 1.400244 0.950159 -1.299772 -0.815765 -1.778092 0.799255 0.005435 0.412443 1.218224 0.596140 1.253561 1.379759 -2.320732 -0.500248 1.820193 1.688630
wb_dma_ch_rf -0.454401 0.067210 -4.643530 -0.577855 0.510332 -0.130809 -1.395790 -0.835128 -5.785761 1.274726 -0.300051 -1.423905 0.665998 -0.200140 -2.648655 1.195805 -0.593079 -1.895298 0.172241 6.480585
wb_dma_ch_sel/wire_gnt_p1_d -1.887517 1.137652 -0.670919 -0.171952 -0.763965 0.798991 -1.019682 0.434509 -1.117647 0.200327 0.636695 1.128669 0.287956 0.281140 1.896144 -2.324333 -1.190514 -0.094548 1.017177 0.542024
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.980178 1.135388 -0.661858 -0.198658 -0.823264 0.788876 -1.055669 0.509960 -1.038017 0.278915 0.634597 1.173854 0.292684 0.268768 1.926783 -2.437419 -1.214709 -0.146148 1.022687 0.441732
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.902419 1.939085 0.540737 -2.317345 1.743680 2.549688 -0.613633 -0.323743 -0.786998 1.194848 -3.560042 -3.741695 1.482990 -1.935917 1.061822 0.192901 2.331491 -1.393146 -2.777484 0.671170
wb_dma_ch_sel/input_ch1_txsz -1.144858 1.012268 -3.042093 -0.555251 -2.493529 1.709732 -1.911348 -1.047355 -2.319827 -1.977383 1.303289 1.467054 -0.236750 -2.542250 2.078844 -1.392329 -0.613406 -0.736837 -2.312296 0.984398
wb_dma/wire_ch3_txsz 1.695240 0.403759 0.731609 -1.242936 -1.440323 -0.320851 0.606823 0.295203 0.889756 -0.286560 -0.286887 -0.036377 -1.823277 -1.813056 0.221921 0.063340 2.820752 0.322303 -1.132679 -2.825829
wb_dma_ch_sel/assign_7_pri2 1.080389 0.909661 1.152328 -1.134472 0.340486 0.868155 1.808903 0.137747 1.177702 0.659452 -0.441118 -0.524195 -0.567528 0.121750 0.602004 0.356593 1.871397 1.064340 -0.559804 -2.427369
wb_dma_ch_pri_enc/inst_u30 -0.289806 1.549138 -0.109388 -1.411829 -2.273724 0.459646 -0.597157 0.705156 -0.404917 -0.084226 0.377723 1.151817 -1.574793 -1.655904 2.062864 -2.303860 1.604282 0.097553 -0.099468 -2.124346
wb_dma/assign_3_dma_nd 0.337141 1.597999 3.022512 -1.590675 -0.026269 0.014693 1.939057 0.622416 2.886178 3.554173 -3.767759 -2.091417 0.978106 2.797096 -0.362921 0.352666 2.952290 -0.599317 -2.248497 -3.390208
wb_dma_ch_rf/assign_6_pointer 4.136045 1.544574 -3.345061 -3.606513 -1.134367 3.473786 1.489095 1.220053 -5.266273 0.465165 0.950051 0.429808 -3.432596 -0.957403 -3.208600 -0.917974 2.607878 0.818910 2.635076 -0.141023
wb_dma_ch_rf/wire_ch_adr0_dewe -0.377770 -1.069536 0.551485 1.623172 -0.505788 -2.918164 0.224813 -0.349590 1.009476 -0.639354 1.123543 0.928007 -1.034869 -1.611054 -0.997753 1.264633 -0.228112 0.558221 1.048438 -0.950628
wb_dma_ch_pri_enc/always_2/if_1/cond -0.207484 1.488581 0.005265 -1.364188 -2.237473 0.433840 -0.513133 0.698299 -0.221139 -0.073874 0.359528 1.107100 -1.521710 -1.613469 2.113286 -2.289305 1.627944 0.171046 -0.105171 -2.282381
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.655873 0.695088 -1.451394 -1.410521 -2.502398 0.175739 1.407194 0.730243 -0.676089 0.339277 0.059471 2.270752 -2.537946 -1.716720 -1.856615 0.068930 2.602494 0.164456 -0.251711 -3.011141
wb_dma_ch_sel/input_ch0_txsz 2.918076 2.254807 0.331316 -1.383196 0.193375 0.827463 -1.473566 -1.411526 -0.393951 1.759250 -4.239690 -2.308944 1.959414 -1.996561 1.867690 2.455727 1.316801 -2.298383 -3.950799 -0.451803
wb_dma_ch_sel/always_2 0.299363 1.577033 2.911757 -1.604781 0.039793 0.071755 1.857857 0.637439 2.718479 3.498540 -3.612180 -2.045784 0.929977 2.770561 -0.388382 0.377987 2.906882 -0.554814 -2.146169 -3.239553
wb_dma_ch_sel/always_3 1.090004 1.021808 0.770446 -2.764364 -0.128742 2.445398 1.708629 0.145972 1.159493 0.590247 -2.381974 -3.278299 -0.103816 -0.232534 -1.162644 -0.809702 4.417486 -0.511109 -4.399168 -1.592236
wb_dma_rf/input_de_txsz_we 3.443545 1.431062 1.691433 1.423311 0.798993 2.408189 0.527417 -2.840825 2.067287 0.765436 -2.697787 -1.374226 2.556235 1.355126 3.027230 2.094554 -2.035256 -0.868442 -3.553819 -1.984777
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.536640 0.373149 0.252333 -1.632409 -1.206389 -1.737113 0.869962 0.121729 -1.024262 -0.265371 0.333100 -1.368460 -3.218318 -0.850015 0.067556 0.421903 3.571892 1.258286 -0.966791 -0.844385
wb_dma_ch_sel/assign_145_req_p0 0.725612 0.481873 2.693041 1.849705 -0.756708 -2.732122 -0.591340 -0.445975 0.924211 1.107536 -2.670666 -2.590706 0.289782 -0.897317 -1.023207 1.790987 0.175841 -1.460647 -0.295773 -1.981114
wb_dma_de/always_3/if_1/if_1/cond -1.658967 0.057183 0.544482 1.643855 0.098795 0.094552 -0.154097 -0.085134 -0.420400 -1.342860 -0.504527 -2.326455 0.420207 -0.541571 -0.434279 -0.817903 -1.092440 -0.253905 -0.376054 0.584767
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.554261 0.460408 0.178835 -1.630030 -1.246378 -1.730494 0.817886 0.127008 -1.147913 -0.279847 0.345795 -1.394313 -3.239809 -0.926875 0.039618 0.429831 3.593245 1.275673 -0.994845 -0.756337
wb_dma_rf/always_1/case_1 0.239115 1.809439 -3.923129 -0.509057 1.863405 -2.575324 -4.115866 -0.055507 -7.972012 1.839784 -4.029848 -0.580193 0.168664 1.262510 -1.014382 -3.216819 -4.430779 -1.698946 2.715424 9.787827
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.007561 0.897329 -0.404449 0.198480 -0.415614 0.443422 -1.426036 -0.388680 -2.570733 -0.570918 -0.372302 -0.315201 -0.164670 -0.998460 0.198322 -0.756186 -2.203609 -0.491746 2.018046 0.574757
wb_dma_ch_sel/assign_99_valid/expr_1 -1.428435 -2.294593 1.850650 -1.407025 1.152541 -2.580472 -3.128954 0.316599 -0.124807 1.573472 -0.761297 -4.175826 1.718234 -0.246809 -4.116117 3.447738 2.702896 -2.434039 0.927699 3.276011
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.077209 -0.331460 2.330889 1.248233 -0.786744 -3.663153 0.260613 0.100366 2.676029 2.235354 -2.222624 -0.691606 0.629175 1.030439 -1.904159 1.320323 0.737490 -1.216574 -0.687337 -1.807176
wb_dma_wb_slv/reg_slv_adr -0.469429 -1.222335 -3.678751 2.725440 -1.501086 -3.453030 -4.151917 0.618564 -3.048193 0.001742 -2.439008 1.312283 0.630895 -1.317131 -1.335372 -4.105536 -3.911424 -3.932269 -0.637962 7.048993
wb_dma_ch_sel/assign_8_pri2 1.096951 0.925756 1.188180 -1.162550 0.345099 0.862049 1.853709 0.124931 1.157272 0.642948 -0.413397 -0.531132 -0.561321 0.081898 0.623007 0.354514 1.933727 1.070539 -0.554552 -2.451954
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.930735 0.340815 -0.596610 0.380936 1.465336 0.994207 -1.367657 -0.837352 -1.906851 0.770163 0.017842 0.423206 1.290745 0.643604 1.154947 1.399216 -2.426847 -0.539166 1.880925 1.915909
wb_dma_wb_mast/wire_wb_cyc_o -1.985421 1.146888 -0.761328 -0.179028 -0.777516 0.867511 -1.099837 0.463973 -1.175481 0.216445 0.652402 1.179522 0.337532 0.278809 1.883822 -2.434604 -1.250630 -0.142218 1.066280 0.646037
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.483979 -0.163193 -2.495481 -0.669029 1.040138 0.137068 -0.203745 -0.602942 -2.485757 -0.815298 0.732268 -0.800731 -0.576879 0.231278 -0.783327 1.113716 0.449122 0.079378 -0.555517 2.746070
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.258173 1.534370 -0.008137 -1.409840 -2.280775 0.416939 -0.520952 0.714272 -0.275591 -0.041820 0.290682 1.100288 -1.482481 -1.603545 2.103041 -2.273248 1.606003 0.099486 -0.111776 -2.212306
wb_dma/wire_paused 0.013315 1.058648 -0.404706 0.187744 -0.347367 0.452196 -1.341069 -0.388319 -2.582832 -0.455101 -0.403298 -0.204119 -0.131645 -1.066082 0.263311 -0.816381 -2.254694 -0.460222 2.133531 0.522892
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.596400 2.057759 -1.913328 0.737918 2.542156 0.380302 0.780338 -0.593450 -2.859806 4.489825 0.269698 1.353398 2.386967 -1.475589 -0.333085 -0.386953 -1.756222 -0.741718 3.033306 2.990964
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.988687 1.174862 -0.715222 -0.191452 -0.814007 0.822558 -1.105547 0.470651 -1.125786 0.218283 0.631217 1.161236 0.321613 0.277022 1.960836 -2.480720 -1.232397 -0.145115 1.044558 0.510380
wb_dma/wire_ch1_adr1 -0.001300 -0.234541 0.183684 -1.077422 1.468079 1.755751 0.724987 1.083623 -0.473370 -0.475487 0.450033 -1.633761 -0.406443 -0.029437 -0.854228 -2.276171 1.109480 0.665620 0.929525 1.124872
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.106068 0.008619 -1.829503 -0.447437 -0.209813 1.026400 -1.405038 -0.694220 -2.428142 2.516982 1.091379 0.465110 1.963577 -1.735396 -4.185585 -0.445748 -0.197492 -2.675958 2.000097 2.264024
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.498843 0.271275 0.362016 -2.458688 0.265046 0.177805 1.416555 1.030370 -1.532012 -0.691124 0.688058 -2.875359 -3.343497 -0.822625 -0.701527 -1.830462 4.306718 1.757517 -0.065163 0.372308
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.693471 -1.206214 1.757333 2.681285 -0.883214 -2.346076 1.519041 0.411919 3.250495 1.059799 -2.368587 -2.118667 2.490576 1.325580 -2.480602 -0.180111 -0.948415 -1.499566 -2.910461 -0.042851
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -3.020319 -1.137982 2.134784 0.315071 -0.721306 -2.336653 2.863247 1.494209 1.742288 0.175227 -1.499043 -4.812730 -1.066939 0.354856 -3.113994 -2.035253 3.341831 0.323416 -2.734796 0.204923
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.544126 0.468444 0.224221 -1.654759 -1.181692 -1.568839 0.949090 0.108345 -1.073723 -0.246301 0.323204 -1.389219 -3.191163 -0.867338 0.057395 0.335977 3.574966 1.296551 -0.995657 -0.843800
wb_dma_ch_sel/always_39/case_1/stmt_4 1.075774 0.911048 1.152331 -1.148327 0.348519 0.883818 1.844629 0.103204 1.151041 0.644149 -0.422620 -0.512650 -0.570723 0.102343 0.591266 0.341284 1.894099 1.068377 -0.599286 -2.419513
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.312135 1.473911 -0.002227 -1.394028 -2.309493 0.357148 -0.572933 0.733521 -0.224886 -0.005726 0.317543 1.077197 -1.483091 -1.522193 2.017803 -2.313041 1.611767 0.082729 -0.118412 -2.163038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.665723 -1.183996 1.932233 2.633621 -0.898129 -2.367948 1.448073 0.450856 3.415450 1.191764 -2.614446 -2.193803 2.631894 1.490049 -2.465861 -0.162923 -0.881410 -1.643440 -2.967300 -0.166970
wb_dma_ch_pri_enc/wire_pri14_out -0.287889 1.599728 0.030742 -1.413204 -2.278844 0.452717 -0.483310 0.714400 -0.219101 -0.013569 0.305917 1.119589 -1.512498 -1.585042 2.160058 -2.306094 1.633699 0.146829 -0.097436 -2.333908
wb_dma_ch_sel/always_39/case_1/stmt_1 0.326771 1.549582 2.982852 -1.455655 -0.012700 0.044988 1.839725 0.580083 2.855117 3.420009 -3.668581 -2.073153 0.957844 2.735021 -0.297960 0.330090 2.788170 -0.612568 -2.186824 -3.310091
wb_dma_rf/wire_ch6_csr -0.921547 -0.589201 -2.626681 -1.239592 -0.835094 0.459687 -1.764766 0.255512 -3.658989 0.585097 0.145636 -1.029004 1.164051 0.936821 -2.739487 3.236386 0.315417 -1.538116 -0.137047 3.637126
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 0.250167 -0.196592 3.043192 2.453548 -1.100056 -1.326689 -0.366868 -0.570081 3.771728 0.659535 -2.879496 -1.215444 1.302563 1.596136 0.821558 -0.944596 -1.236429 -1.642557 -2.148785 -2.216936
wb_dma_wb_if/input_wb_we_i -2.264787 -1.167789 1.743471 6.207204 -4.471191 -0.692630 -2.676602 -2.324340 4.667233 -1.563172 0.145352 2.040764 1.159003 2.650858 0.576735 -3.408607 -4.463519 -3.784558 -3.178988 -3.768765
wb_dma_ch_sel/assign_141_req_p0 0.786034 0.479986 2.609298 1.851715 -0.677764 -2.707036 -0.548375 -0.519629 0.856827 1.099931 -2.661062 -2.551574 0.298601 -0.932038 -0.989280 1.867315 0.116776 -1.429947 -0.213274 -1.897675
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.197087 -1.451476 1.523223 1.088917 -0.935731 -2.565981 1.695746 0.607517 4.000184 2.541915 -2.051088 0.047027 2.204969 2.211546 -2.268999 0.637189 0.223043 -1.371264 -2.506268 -0.674555
wb_dma_ch_sel_checker 0.641274 -0.491582 -0.410716 -0.135626 -1.830397 -1.191633 -1.223871 0.147972 -0.206041 -0.948533 0.134065 0.481360 -1.331996 -2.012523 -0.322289 -0.227406 1.015747 -0.752659 -0.619085 -0.512910
wb_dma_ch_rf/reg_ch_dis -0.613354 2.104399 -0.319809 -0.225936 -0.014598 -0.866538 -1.656163 1.096435 -0.734610 0.775065 -2.815493 0.358198 2.441349 -4.503536 1.143406 2.287106 -0.387805 -1.491562 -0.336222 -0.928759
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.529095 0.471116 -1.236974 -2.412599 -0.886872 1.941505 2.068625 1.765470 -1.118311 -0.060903 0.419350 0.497728 -2.740169 -1.730613 -2.633384 -2.131491 3.623752 0.814047 0.616822 -1.795667
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.718472 -1.292001 1.765332 2.639602 -0.913400 -2.460374 1.435531 0.428818 3.228078 1.133880 -2.399830 -2.127436 2.468543 1.452715 -2.687000 -0.105032 -0.823030 -1.573474 -2.776182 -0.019696
wb_dma_ch_rf/wire_pointer_we -0.388219 -0.066046 -2.465659 -0.579764 1.070861 0.220522 -0.177297 -0.693400 -2.510516 -0.864306 0.842170 -0.751008 -0.672018 0.246183 -0.536369 1.058092 0.347790 0.197939 -0.389617 2.580044
wb_dma_ch_sel/always_46/case_1/stmt_1 0.186501 -0.902522 -0.074286 0.859417 -1.279221 0.753422 -1.140926 -1.328730 1.486359 0.740097 1.704728 2.304359 0.615712 2.329939 -0.760442 0.562006 -0.678434 -1.522751 -0.100794 -1.375958
wb_dma_wb_slv/always_3/stmt_1 -3.012390 -1.009086 -4.058214 -1.337455 1.857405 -1.448915 -1.718182 -0.193692 -2.392511 0.042308 0.008295 -0.411253 0.340483 -0.545689 -2.067235 0.160016 2.595660 -1.586681 -3.109469 5.676270
wb_dma_ch_rf/always_2/if_1/if_1 2.422219 0.449995 -1.289497 -2.348655 -0.962596 1.913667 1.967788 1.723736 -1.145631 -0.027051 0.383927 0.484829 -2.631459 -1.619807 -2.665604 -2.186627 3.506910 0.660606 0.638239 -1.601872
wb_dma_pri_enc_sub/assign_1_pri_out -0.302683 1.476644 -0.056257 -1.327632 -2.253914 0.376631 -0.583221 0.727826 -0.321132 -0.073697 0.385083 1.113083 -1.488389 -1.570572 2.035957 -2.303090 1.497026 0.079371 -0.060316 -2.041412
wb_dma_ch_sel/input_ch0_adr0 1.480732 -4.754466 1.227297 1.849749 -1.937921 -6.388026 -2.192770 1.101294 2.064163 -2.178741 -0.428658 -0.794997 -2.130929 -2.669234 -3.284812 1.904775 1.417369 -1.299377 -0.156912 1.448454
wb_dma_ch_sel/input_ch0_adr1 -1.679897 0.040850 0.461745 1.651485 0.135755 0.132688 -0.171145 -0.113982 -0.497951 -1.377600 -0.442348 -2.328298 0.424955 -0.541376 -0.425526 -0.812934 -1.134910 -0.199377 -0.346464 0.666953
wb_dma_wb_slv/assign_4 -3.340679 2.802833 -3.624771 1.747335 0.850146 -0.254225 1.869895 -2.501796 -3.098440 2.204477 -0.046951 -0.441167 2.638451 1.593935 -2.644029 -1.921922 -3.220553 0.846075 -0.144047 6.281913
wb_dma_wb_mast/input_wb_data_i -0.379485 1.044580 -4.603801 0.093964 0.417204 -0.367849 -0.812745 -0.278888 -5.792084 -0.855672 -0.651277 1.235781 -0.612059 0.473835 -3.787166 2.148073 -1.541263 -1.425119 -1.504456 2.693017
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.531886 0.165674 0.273356 -2.517162 0.181156 0.015975 1.381241 1.085221 -1.609171 -0.755237 0.738927 -2.882307 -3.520506 -0.967529 -0.837474 -1.778754 4.471465 1.792340 -0.085631 0.443778
wb_dma_de/wire_adr1_cnt_next1 -1.710338 -1.509524 0.957093 -2.520127 2.531515 1.810315 1.690822 3.450229 2.887792 0.450003 -0.367320 -0.172636 2.644320 -0.077030 -0.068345 -1.087492 1.579998 0.583048 -0.273164 1.052380
wb_dma_ch_sel/inst_u2 -1.944378 1.152651 -0.804430 -0.174784 -0.775619 0.845392 -1.075176 0.455282 -1.218201 0.174468 0.686566 1.127833 0.312077 0.263845 1.879746 -2.377303 -1.285662 -0.122356 1.086351 0.617725
wb_dma_ch_sel/inst_u1 -3.293628 -1.523322 -1.055744 -2.619907 0.105579 -1.073497 4.174747 3.624889 0.709479 0.416674 -1.312911 -1.971696 0.199314 -1.913423 -5.846934 0.048517 4.953703 0.064222 -3.974978 0.987042
wb_dma_ch_sel/inst_u0 -0.295483 1.573352 -0.028337 -1.404608 -2.254313 0.477380 -0.532293 0.723314 -0.295004 -0.040765 0.355861 1.086352 -1.467447 -1.525541 2.127919 -2.336426 1.540306 0.116219 -0.046714 -2.169543
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.242116 1.478956 0.027705 -1.375143 -2.226486 0.395680 -0.520851 0.701933 -0.219129 0.002698 0.289547 1.022668 -1.453675 -1.505857 1.996066 -2.193026 1.588516 0.094419 -0.148593 -2.141759
wb_dma/wire_adr0 -0.922463 -2.883156 -0.652509 -0.170914 -0.498986 -7.447108 -0.883316 1.210383 -2.244474 -0.556331 0.425493 -1.187705 -3.924275 -1.868867 -4.299544 0.924787 2.763408 -0.080109 0.489025 3.862332
wb_dma/wire_adr1 -1.646320 -0.150479 0.674185 0.523606 1.526557 1.876754 0.584616 0.998696 -0.853173 -1.739084 -0.055275 -3.865063 0.021882 -0.479718 -1.304485 -3.044060 0.054542 0.431861 0.499676 1.639647
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.183333 -0.904655 1.615755 0.522134 0.552307 -1.351717 1.860950 0.778620 0.250046 0.912550 -1.366740 -4.334614 -0.025914 1.056140 -2.115757 -0.671897 1.413671 -0.028787 -1.152682 1.702188
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.560162 0.412947 0.109318 -1.508092 -1.231912 -1.662465 0.757264 0.083467 -1.140905 -0.328342 0.397416 -1.257276 -3.145830 -0.896417 0.054545 0.363454 3.381511 1.204637 -0.928383 -0.746530
wb_dma_ch_rf/assign_18_pointer_we -0.420892 -0.100705 -2.527821 -0.620495 1.113404 0.210435 -0.165683 -0.652508 -2.530336 -0.852147 0.847001 -0.761359 -0.661223 0.257468 -0.615137 1.046927 0.369712 0.181432 -0.452614 2.701128
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.179556 -0.744534 -0.159362 0.759744 -1.247519 0.833393 -1.123284 -1.330266 1.364510 0.826658 1.585387 2.237587 0.685710 2.236396 -0.740523 0.492628 -0.636468 -1.535462 -0.192940 -1.315520
wb_dma_ch_sel/wire_req_p0 -3.247029 1.052296 -2.474597 -1.150252 -0.421467 -0.364520 4.875301 0.591135 -2.159109 1.188493 -0.684365 -1.854885 -1.329700 -0.436545 -5.373925 -1.690598 3.171151 0.598510 -3.789670 0.805445
wb_dma_ch_sel/wire_req_p1 -2.028423 1.193872 -0.738757 -0.171185 -0.837995 0.874271 -1.118199 0.501996 -1.153875 0.238078 0.662862 1.201830 0.327205 0.299258 1.996046 -2.519126 -1.282329 -0.152017 1.092342 0.537060
wb_dma/wire_ndnr 0.960204 1.105052 0.807026 -2.741554 -0.029013 2.412646 1.694103 0.133245 1.154310 0.778316 -2.557654 -3.359348 0.131427 -0.077077 -1.180958 -0.745428 4.291605 -0.603275 -4.465866 -1.502233
wb_dma_de/reg_mast0_drdy_r 1.591564 -0.328722 -0.631345 0.111018 -1.750272 -1.137976 1.137737 -1.682646 0.911331 -2.204181 1.252580 0.618875 -2.042673 -4.201324 -0.345289 2.663957 2.210637 0.901529 -2.914895 -2.735817
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.246199 1.599314 0.090184 -1.421291 -2.361086 0.411780 -0.509526 0.763211 -0.131499 -0.018848 0.287985 1.152896 -1.574054 -1.637539 2.214216 -2.369870 1.678979 0.140372 -0.119222 -2.430267
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.456037 -2.555733 -1.074088 -0.417422 -0.170797 -5.993581 -2.459099 0.552009 -1.396612 2.089517 0.658415 1.751534 -1.729888 1.970894 -4.039482 1.946385 1.385247 -1.512116 1.587275 3.681231
wb_dma_ch_sel/assign_137_req_p0 0.650849 0.479806 2.621186 1.863232 -0.637008 -2.638978 -0.563987 -0.474161 0.837872 1.133886 -2.581780 -2.493896 0.341975 -0.687609 -0.902106 1.671660 -0.020288 -1.380384 -0.142722 -1.788862
wb_dma_rf/wire_pointer2 0.627187 -0.509837 -0.360113 -0.103180 -1.827112 -1.215528 -1.190794 0.133765 -0.206724 -0.934715 0.112827 0.476275 -1.269147 -1.935453 -0.345165 -0.212038 1.008617 -0.797670 -0.607067 -0.476309
wb_dma_rf/wire_pointer3 2.597641 0.662577 -1.466096 -1.416029 -2.498421 0.146526 1.332865 0.721340 -0.714315 0.355931 0.022373 2.160169 -2.465415 -1.690499 -1.926799 0.064028 2.632371 0.095755 -0.295418 -2.865015
wb_dma_rf/wire_pointer0 3.332088 1.264765 -1.533302 -3.388368 -0.323925 3.088468 0.776378 0.599090 -4.096226 -0.150997 0.849164 -1.645266 -2.867247 -1.095912 -1.633287 -0.808840 2.700842 0.956887 1.936310 0.152174
wb_dma_rf/wire_pointer1 1.717594 0.400992 0.736390 -1.263716 -1.472576 -0.364520 0.573100 0.261900 0.904377 -0.325233 -0.272242 -0.034464 -1.863747 -1.845483 0.247241 0.079245 2.836598 0.302713 -1.165394 -2.813677
wb_dma_rf/wire_sw_pointer0 -1.094296 0.850308 -1.595277 -0.339977 0.902196 -0.998377 -0.043203 0.714056 -2.182587 -0.350724 -0.624442 0.580106 -0.378427 0.125889 0.519887 0.704654 -0.508692 0.719263 -0.304322 1.711301
wb_dma_de/always_21/stmt_1 1.580651 -0.280486 -0.431563 0.118009 -1.687130 -1.180491 1.238676 -1.625109 1.124017 -2.151164 1.281181 0.681967 -2.068759 -4.181034 -0.208556 2.650396 2.228410 1.017560 -2.797943 -2.985822
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.999947 1.613336 1.169443 -2.524101 0.418748 1.532835 0.460371 0.386328 0.972231 0.502198 -3.717432 -4.198275 0.467902 -2.502330 0.028253 -1.099263 4.327305 -1.085622 -4.488994 -0.998392
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.724789 -0.334586 1.877694 2.678309 -1.530904 -1.632534 -2.921838 -1.243208 1.479459 0.478663 -2.606070 -0.267282 1.172004 0.077590 1.554973 0.200655 -2.558940 -2.900854 -0.883045 -0.719986
wb_dma_ch_arb/input_advance 0.323385 1.504604 2.945107 -1.390948 -0.024828 -0.042188 1.785847 0.563234 2.818937 3.400768 -3.629959 -2.022918 0.980851 2.677772 -0.340521 0.321368 2.742774 -0.635439 -2.205342 -3.225396
wb_dma_de/always_7/stmt_1 2.452027 2.158370 0.562161 -1.280163 1.440218 2.910447 0.953412 -1.856859 0.217235 2.699127 -2.989942 -1.739648 2.737675 2.233238 1.348079 2.961503 0.182535 -0.878401 -3.052466 -0.837848
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -1.502980 1.130045 2.135716 -0.181367 -2.922178 -3.295836 -0.302936 0.873932 2.186067 2.171182 -1.747384 0.454998 -0.885789 -0.493782 0.008203 -0.941924 2.182758 -1.010454 -0.581543 -3.706741
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.591579 0.460210 0.070019 -1.666835 -1.201066 -1.558906 0.833245 0.110070 -1.165704 -0.310930 0.367375 -1.245963 -3.200907 -0.988720 0.100665 0.326082 3.515055 1.248851 -0.940676 -0.808830
wb_dma_de/always_3/if_1/cond -1.701121 0.088170 0.524912 1.671582 0.087017 0.095853 -0.140945 -0.104451 -0.460301 -1.383244 -0.455843 -2.363901 0.404083 -0.568990 -0.414956 -0.852353 -1.080433 -0.210750 -0.340263 0.549069
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -2.275995 -1.536665 1.707424 1.279386 -1.036099 -2.629938 1.790738 0.588183 4.250742 2.452580 -2.077305 -0.040324 2.207263 2.082269 -2.247874 0.541909 0.148773 -1.367615 -2.656394 -0.892233
wb_dma_ch_sel/assign_101_valid -1.399062 -2.142959 2.095423 -1.576515 1.243070 -2.563911 -2.907817 0.308122 -0.032908 1.830769 -0.874016 -4.400173 1.617468 0.098409 -4.048258 3.380856 2.950894 -2.305815 0.885327 3.084574
wb_dma_ch_sel/assign_98_valid -1.498051 -2.235409 1.852872 -1.411273 1.109584 -2.567172 -3.063610 0.189865 -0.452110 1.398134 -0.773882 -4.672371 1.514401 -0.228901 -4.285442 3.424457 2.849016 -2.301888 0.839120 3.397313
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.062320 -0.339517 2.329021 1.185120 -0.757520 -3.617630 0.273452 0.105352 2.692269 2.219529 -2.212047 -0.669479 0.637998 1.085588 -1.880352 1.329420 0.703067 -1.165720 -0.692563 -1.771951
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.833925 -1.280699 1.888981 2.665157 -0.918837 -2.306769 1.546641 0.441690 3.441983 1.183600 -2.534007 -2.325624 2.666403 1.537928 -2.621369 -0.161793 -0.876241 -1.640848 -3.078631 -0.063198
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.314379 1.479786 -0.034694 -1.360013 -2.234077 0.422184 -0.582107 0.754819 -0.276589 -0.046483 0.375510 1.123112 -1.483652 -1.546293 2.125717 -2.351118 1.483700 0.139654 -0.025188 -2.108310
wb_dma_rf/wire_ch7_csr -0.959691 -0.392335 -2.786768 -1.340881 -0.659390 0.681225 -1.662652 0.108269 -3.941790 0.504430 0.284899 -1.148387 1.122751 0.879261 -2.731271 3.478504 0.380890 -1.340647 -0.144078 3.629855
wb_dma_ch_sel/reg_csr 2.450844 -0.850564 -3.999848 0.494395 -3.279957 -0.232741 -0.360877 0.157867 -1.942733 1.560935 -0.958380 3.982971 0.454103 3.744479 -1.567176 1.881862 -2.374736 -1.856962 -1.410576 2.144237
wb_dma_de/reg_next_state -0.717074 0.693452 -1.385794 -0.497058 -0.280992 2.266371 -1.009168 -0.403739 -1.334710 2.897832 0.062074 1.271565 2.944581 -1.900385 -4.821326 -1.473788 -0.855966 -3.333383 2.033396 0.422459
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 5.216334 -2.298456 0.573622 -1.431462 -3.609242 -0.178845 -1.576196 2.003416 3.288682 2.476375 -3.980534 2.106645 -1.165444 5.024790 -5.189146 -2.538374 2.976484 -4.499091 -2.414498 -2.178279
wb_dma_de/always_11/stmt_1/expr_1 -1.813592 0.008053 0.551695 1.754581 0.143558 0.110333 -0.142336 -0.100396 -0.432993 -1.454250 -0.511357 -2.448400 0.494463 -0.495892 -0.423940 -0.854404 -1.212158 -0.207241 -0.384321 0.655291
wb_dma_ch_rf/input_ptr_set 1.698170 0.399907 0.787880 -1.218527 -1.528200 -0.407670 0.570019 0.289019 0.934767 -0.290859 -0.316373 -0.031711 -1.850539 -1.891487 0.233213 0.095253 2.899323 0.305268 -1.179622 -2.874271
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.633865 -0.143286 0.806057 0.650564 1.510892 1.843892 0.574529 0.956694 -0.717747 -1.798279 -0.161667 -3.985775 0.057463 -0.543829 -1.212320 -3.054741 0.018736 0.418334 0.435473 1.510571
wb_dma_ch_sel/assign_12_pri3 1.712263 0.460212 0.834434 -1.281244 -1.487749 -0.342941 0.646508 0.260738 0.979854 -0.294714 -0.300062 -0.010752 -1.879127 -1.875529 0.311806 0.092361 2.926265 0.349527 -1.180199 -2.969810
wb_dma_de/assign_65_done/expr_1/expr_1 0.968984 2.588881 1.325165 -1.439847 -1.122854 0.678187 -1.663771 0.331557 -0.372174 3.537140 -2.792595 0.033874 1.234386 1.709008 2.457623 -0.852183 0.145399 -1.869682 0.189213 -1.441151
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.750247 0.418804 0.747627 -1.298542 -1.482286 -0.312075 0.637759 0.263449 0.933527 -0.290669 -0.329559 -0.028307 -1.874011 -1.929530 0.270067 0.127526 2.902986 0.310180 -1.191253 -2.906323
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.968242 1.159824 -0.654892 -0.152077 -0.847996 0.805663 -1.057429 0.482354 -1.048420 0.266975 0.588580 1.135622 0.334329 0.276667 1.930086 -2.409412 -1.196108 -0.132982 1.036766 0.455536
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.213777 -1.532223 1.633920 1.289073 -1.093286 -2.680434 1.693785 0.537555 4.214659 2.441464 -2.026427 0.081523 2.229820 2.064205 -2.200885 0.622192 0.071372 -1.381074 -2.637994 -0.784039
assert_wb_dma_ch_sel/input_valid 1.082671 0.900014 1.165705 -1.172361 0.313630 0.872895 1.820759 0.164151 1.142494 0.614600 -0.421228 -0.515945 -0.598701 0.050260 0.583956 0.349067 1.971159 1.105991 -0.564759 -2.467451
wb_dma/input_wb0_stb_i -1.778104 -0.999926 3.748240 5.475870 -1.407116 -3.837550 -0.307047 -1.000906 3.905286 -1.347715 -2.197997 -2.644300 0.689826 -0.644099 -0.552433 -0.534630 -2.487661 -1.299819 -1.507897 -2.280753
wb_dma/wire_ch1_csr 0.016079 -1.485275 -2.742586 0.151284 -1.841524 0.673608 -2.434347 -0.043375 -1.819704 -0.460295 -0.099583 0.255775 2.713511 0.310850 -1.805381 5.719379 -1.232549 -1.978299 -0.867694 2.811261
wb_dma_rf/assign_5_pause_req 0.125062 3.378387 -2.192680 0.831200 -1.443348 -1.108658 0.519083 0.052396 -4.041538 5.012141 -0.518262 3.191056 0.236240 -2.203561 -1.747380 -2.121067 -1.969549 -1.342415 4.580185 -0.149735
wb_dma_de/always_12/stmt_1 0.850276 2.508107 1.198409 -1.470201 -1.075789 0.586994 -1.667838 0.407398 -0.462119 3.473919 -2.793792 -0.072538 1.155620 1.607674 2.233356 -0.782949 0.290679 -1.879054 0.192235 -1.282766
wb_dma_wb_if/wire_wb_ack_o -1.290051 3.350626 -2.678377 0.440311 0.350776 0.001985 0.607392 -1.205505 -3.386364 0.209013 -0.379925 -0.413531 0.198167 -0.471715 -0.757477 0.735268 -0.597833 0.681585 -0.500489 1.537221
wb_dma_ch_rf/always_5/if_1/block_1 -0.495324 -0.159066 -2.385593 -0.633275 1.088764 0.011548 -0.118971 -0.534856 -2.306737 -0.879344 0.750570 -0.795525 -0.681605 0.152926 -0.630096 1.037996 0.549732 0.206201 -0.577044 2.606022
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -1.448633 1.219965 2.150348 -0.308153 -2.919609 -3.178386 -0.247068 0.856233 2.150644 2.267727 -1.811495 0.397748 -0.840384 -0.453853 0.074946 -0.901568 2.312180 -0.994048 -0.602493 -3.765126
wb_dma_ch_arb/assign_1_gnt -5.260324 -0.557562 -1.281686 -2.455204 -0.834232 -0.648597 3.221282 4.010519 0.186422 0.614843 -0.858548 -1.055720 0.638457 -1.757503 -3.840221 -2.060193 3.805072 -0.062211 -3.120702 1.156470
wb_dma_rf/input_dma_err -1.307167 1.181476 2.100003 -0.309409 -2.996094 -3.052602 -0.262580 0.810564 2.139063 2.076805 -1.713648 0.455825 -0.934511 -0.629320 0.109331 -0.909116 2.326600 -0.967025 -0.670181 -3.760565
wb_dma/wire_wb0_addr_o -1.701204 0.063770 0.529127 1.677490 0.088699 0.110284 -0.139666 -0.115866 -0.444225 -1.411484 -0.468735 -2.419400 0.433874 -0.549046 -0.419037 -0.855805 -1.145715 -0.235155 -0.350664 0.571746
wb_dma_de/assign_73_dma_busy/expr_1 1.547110 2.828276 -0.765181 -0.223825 2.926244 1.334996 2.567912 -0.498501 -1.763790 4.730987 0.140157 0.886731 1.721029 -1.284608 0.454406 -0.177074 -0.159713 0.571769 2.633176 0.733197
wb_dma/input_dma_nd_i 0.370544 1.562358 3.073026 -1.374002 -0.058490 -0.002736 1.859903 0.516792 2.953534 3.393218 -3.726250 -2.081167 0.954636 2.722647 -0.269488 0.301804 2.742720 -0.620118 -2.253505 -3.446980
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.488920 -0.594681 -0.066853 1.925241 0.895669 -1.803753 -1.062700 -1.095994 -0.834018 0.126343 1.051977 1.298549 0.290624 -0.969978 0.206710 2.557542 -2.510984 0.057405 2.751057 0.798439
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.623796 -0.642628 -0.023465 2.002288 0.899457 -1.930817 -1.111791 -1.205089 -0.887989 0.121042 1.113241 1.361041 0.229709 -1.031247 0.233800 2.743169 -2.620437 0.070705 2.872455 0.822911
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -2.026142 1.140526 -0.745419 -0.143239 -0.831243 0.796946 -1.129606 0.469451 -1.193324 0.271598 0.637822 1.152172 0.357484 0.320864 1.877717 -2.451065 -1.281179 -0.195254 1.059121 0.652723
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -1.356853 1.159295 2.177600 -0.119836 -2.900286 -3.208096 -0.231714 0.804846 2.215339 2.162847 -1.774900 0.459122 -0.857622 -0.552520 0.098284 -0.895251 2.211949 -0.958592 -0.635161 -3.806779
wb_dma_ch_sel/assign_3_pri0 0.319743 1.550203 3.041558 -1.429410 -0.120020 -0.070865 1.789246 0.573776 2.897998 3.471839 -3.755841 -2.118524 0.984103 2.664554 -0.331950 0.368900 2.822988 -0.735485 -2.259183 -3.372136
wb_dma_de/always_23/block_1/stmt_8 -1.755649 0.086109 0.448832 1.639110 0.154102 0.140360 -0.102133 -0.088163 -0.531155 -1.419604 -0.455796 -2.414599 0.478177 -0.584040 -0.432912 -0.877832 -1.135591 -0.193380 -0.389364 0.702223
wb_dma_ch_arb/always_2/block_1/stmt_1 -5.099450 -0.602999 -1.247515 -2.652241 -0.747820 -0.535306 3.392277 4.061313 0.120424 0.620223 -0.837226 -1.251790 0.414551 -1.449574 -4.067171 -1.978264 4.138277 0.051720 -3.174698 1.090183
wb_dma_de/always_23/block_1/stmt_1 -0.413690 0.710050 -1.572026 -0.318444 -0.458397 2.498341 -1.072065 -0.557583 -1.520524 2.710451 -0.100138 1.234701 2.955676 -1.795637 -4.878986 -1.423871 -1.122414 -3.414718 1.819260 0.537018
wb_dma_de/always_23/block_1/stmt_2 3.083005 1.707392 0.143676 -1.436572 -0.258472 1.721333 -0.190437 -1.670695 -0.160357 1.843181 -2.785392 -1.214470 1.410097 0.375269 0.980515 2.714969 1.085621 -1.537504 -3.498871 -1.190178
wb_dma_de/always_23/block_1/stmt_4 3.323627 1.479717 -1.154719 -0.153149 -0.976563 -1.199929 -0.282537 -1.094469 -0.888566 1.850814 -2.731495 0.682761 0.442145 -2.933122 -1.066931 3.391475 0.919721 -1.670254 -1.853655 -1.375635
wb_dma_de/always_23/block_1/stmt_5 2.129856 0.479009 1.673755 -1.183010 -2.997248 0.291168 0.377231 0.186117 3.447339 1.092412 -3.428874 -0.207032 -0.797784 1.708002 -0.460298 -1.087231 3.388021 -2.268908 -5.379393 -4.701910
wb_dma_de/always_23/block_1/stmt_6 0.286840 -0.168767 3.068073 2.459928 -1.134993 -1.366169 -0.351616 -0.590282 3.788540 0.697923 -2.907142 -1.223292 1.304743 1.592573 0.833071 -0.903206 -1.182249 -1.665361 -2.188592 -2.309855
wb_dma_rf/inst_u25 -1.381968 1.062635 2.113410 -0.105151 -2.847132 -3.192574 -0.257365 0.829030 2.199641 2.061306 -1.654504 0.451396 -0.874848 -0.508307 0.076698 -0.914471 2.155162 -0.952770 -0.566650 -3.685702
wb_dma_wb_mast/input_mast_go -2.057271 1.147767 -0.813919 -0.178326 -0.808891 0.835548 -1.125640 0.463263 -1.245409 0.275048 0.664557 1.179137 0.372821 0.317191 1.866112 -2.473307 -1.329869 -0.164315 1.095269 0.687170
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.919645 0.425945 0.986146 1.807624 1.028826 0.067279 -1.272121 -1.043201 0.077708 1.213781 -1.617271 -0.103666 1.863427 1.517286 1.743356 0.766341 -3.169544 -1.151520 0.767725 0.692778
wb_dma_ch_sel/assign_125_de_start/expr_1 -1.781094 2.586904 1.147175 0.150334 0.746749 -0.721175 -3.367484 0.271690 -1.951354 -0.543116 -3.143444 -2.188981 2.738737 -5.338207 2.989742 1.170153 -2.353061 -1.553246 0.901239 0.222419
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.102739 2.554708 -1.984409 0.435747 0.911675 0.040008 0.570775 -0.224800 -3.852937 3.173194 -0.150721 0.630029 1.133561 -2.893475 -1.384266 -2.065858 -1.621063 -0.746477 3.175229 2.079343
wb_dma_ch_sel/assign_151_req_p0 0.742949 0.499780 2.476758 1.732316 -0.545267 -2.686925 -0.588160 -0.507541 0.694542 1.255085 -2.589254 -2.474084 0.346822 -0.754644 -1.063889 1.982388 0.094394 -1.444800 -0.126490 -1.715178
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.186556 1.541252 0.438535 -0.356307 -2.750206 -1.162786 0.158491 -0.782883 1.450521 0.878784 -1.271343 0.311462 -0.172275 -1.252638 0.699863 0.277715 1.784309 -0.782365 -3.267322 -3.079527
wb_dma_wb_mast/reg_mast_dout 0.089694 0.939876 -4.790642 0.031756 0.268466 -0.178480 -0.844365 -0.383116 -5.691778 -0.866145 -0.568721 1.472997 -0.675723 0.311094 -3.752501 2.241737 -1.397252 -1.448203 -1.599437 2.616157
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.575877 -2.491845 -1.134954 -0.352783 -0.187608 -5.902469 -2.450915 0.431990 -1.470811 2.046432 0.826556 1.804580 -1.678010 1.929444 -3.926036 2.044614 1.308872 -1.433882 1.645486 3.724856
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.962118 1.184970 -0.700444 -0.178837 -0.807685 0.814287 -1.081843 0.477728 -1.125888 0.247602 0.670405 1.146090 0.286160 0.280430 1.963681 -2.446132 -1.210507 -0.128880 1.075487 0.508769
wb_dma_ch_sel/assign_100_valid -1.374700 -2.323486 2.067492 -1.544790 1.260324 -2.703265 -2.946433 0.473951 -0.036703 1.577024 -0.796639 -4.450350 1.554738 -0.354445 -4.080741 3.385859 3.009378 -2.219613 1.027648 3.209903
wb_dma_ch_sel/assign_131_req_p0 -1.167230 -0.811047 1.638389 0.588436 0.475883 -1.369035 1.864920 0.749606 0.162083 0.776343 -1.306125 -4.320714 -0.132626 0.953472 -2.034471 -0.665044 1.359544 0.031290 -1.084882 1.596962
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.789136 0.504792 2.516797 1.812571 -0.672415 -2.683376 -0.646486 -0.553640 0.754588 1.194071 -2.651044 -2.407990 0.362998 -0.794386 -0.998334 1.889255 0.073911 -1.477695 -0.172313 -1.812943
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.065966 -0.320258 2.317435 1.140673 -0.829966 -3.695229 0.270813 0.103677 2.649112 2.204160 -2.138258 -0.659786 0.547330 0.952619 -1.941280 1.386582 0.838638 -1.131445 -0.638143 -1.867291
wb_dma_ch_rf/input_dma_done_all 3.090564 1.700352 -0.077499 -1.486657 -0.179109 1.798142 -0.253510 -1.739578 -0.339572 1.802403 -2.752629 -1.228858 1.518248 0.411635 0.896835 2.809136 1.003048 -1.579409 -3.560983 -0.921401
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.018455 0.981809 -2.384689 -1.456113 -3.613895 2.603848 1.597952 -0.882027 0.788251 0.540765 -2.429830 1.778775 -0.664805 1.124125 -2.287930 0.230273 2.592077 -2.139773 -6.759545 -3.629764
wb_dma_pri_enc_sub/wire_pri_out -0.285906 1.570112 -0.030114 -1.430630 -2.278768 0.447026 -0.503642 0.722174 -0.319176 -0.007010 0.353767 1.106254 -1.520799 -1.574980 2.106574 -2.291478 1.614508 0.133338 -0.109666 -2.205772
wb_dma_ch_rf/input_wb_rf_din 1.409239 -4.337548 -0.958099 3.891196 -3.170329 -1.483634 -5.328088 -3.603873 -1.338079 -2.876287 -0.276286 -4.203989 0.839602 -0.507525 -3.685218 0.990498 -2.698061 -4.779770 -2.814706 5.686558
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.086269 2.777100 -0.575610 -1.511544 -1.073058 2.504346 -1.311013 -1.298602 -1.231301 2.069013 -2.188236 -0.169268 1.809220 0.713201 2.780376 0.401029 -0.164343 -1.738828 -2.549314 -0.578594
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.846121 0.491409 2.615970 1.839213 -0.638057 -2.628115 -0.504922 -0.532411 0.921431 1.126266 -2.588099 -2.483664 0.279661 -0.801239 -0.965946 1.837152 0.094493 -1.380291 -0.211591 -1.931776
wb_dma_ch_sel/assign_139_req_p0 0.770057 0.500131 2.546926 1.846833 -0.607781 -2.698381 -0.612621 -0.511614 0.797917 1.202432 -2.627067 -2.412610 0.361045 -0.829816 -0.942598 1.935221 -0.032665 -1.433358 -0.118435 -1.834050
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.937697 1.093355 -0.713184 -0.126794 -0.757372 0.758773 -1.074946 0.440243 -1.132680 0.262487 0.587274 1.092272 0.371303 0.321840 1.803775 -2.344656 -1.266820 -0.159694 1.058868 0.621105
wb_dma_ch_sel/always_38/case_1 -1.826296 2.536438 0.925882 -0.024463 0.748449 -0.587637 -3.301073 0.400477 -2.161480 -0.583165 -2.838423 -2.011339 2.528952 -5.224029 2.890789 1.005563 -2.257852 -1.381631 1.037576 0.399578
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -3.100723 0.451710 -1.345175 -1.029737 -0.576187 0.255998 -0.834643 -0.070464 -2.339242 2.871857 1.034523 -0.699816 1.922322 -2.386506 -4.554554 -0.703934 0.832450 -1.872268 2.687779 2.302775
wb_dma/constraint_wb0_cyc_o -2.027097 1.178138 -0.759986 -0.160033 -0.808335 0.844759 -1.096876 0.474905 -1.197550 0.248337 0.634093 1.183116 0.352509 0.316052 1.933436 -2.472476 -1.266731 -0.150544 1.105021 0.653165
wb_dma/input_wb0_addr_i -0.950124 0.481835 -4.221536 2.917360 -0.629117 -2.910950 -3.224053 -0.020069 -3.771218 -0.542352 -2.218561 0.558034 0.590597 -0.773867 -1.670486 -2.854269 -3.409128 -2.775255 -1.017847 6.587531
wb_dma_de/input_mast1_drdy -2.206279 1.556533 -0.741954 -1.699790 -2.130474 -0.691498 -1.833753 1.365198 -1.419070 1.925035 -1.271809 0.770130 0.034916 0.387763 0.472485 -2.221641 1.013570 -1.565755 0.001118 0.343634
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.820154 0.339456 -0.528782 0.396133 1.379596 0.918570 -1.280688 -0.806633 -1.826681 0.725380 0.005427 0.429745 1.194882 0.567747 1.136433 1.325298 -2.305936 -0.458770 1.790798 1.794966
wb_dma_wb_if/input_wb_ack_i -2.435586 4.920248 -5.070825 0.646954 -0.992722 0.615129 -1.513368 -2.913555 -7.468545 -0.341248 -0.623931 -1.128208 -0.206836 0.015309 -4.029161 2.141757 -0.974713 -1.304749 -1.101301 1.673903
wb_dma_ch_sel/wire_pri_out -0.354719 1.577262 -0.052407 -1.371717 -2.267727 0.489083 -0.557965 0.750486 -0.340283 -0.033994 0.356341 1.155582 -1.476127 -1.563424 2.183625 -2.405778 1.482804 0.115280 -0.001940 -2.154045
wb_dma_ch_rf/assign_3_ch_am0 0.252662 -0.852411 -0.087791 0.831259 -1.276743 0.729522 -1.095271 -1.321426 1.406146 0.767589 1.617838 2.238162 0.582443 2.307889 -0.782248 0.533278 -0.695227 -1.496094 -0.122756 -1.353440
wb_dma_rf/input_ch_sel 2.987320 1.676698 -3.919451 1.009586 0.078635 -0.251409 2.831828 -1.742945 -2.546738 2.756684 1.937954 4.171150 -0.177305 -4.741200 -2.236226 1.719765 -0.163657 0.354148 1.293173 -0.163440
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.660468 -0.368961 -1.675857 -0.645764 0.933260 -5.436869 -2.478317 -0.727549 -2.999932 3.178538 1.285155 3.030672 -1.975512 2.466967 -2.511857 1.783202 0.296083 -0.723088 3.116187 3.135736
wb_dma_de/always_23/block_1/case_1 -0.546512 0.774052 -1.490369 -0.342470 -0.396333 2.325864 -1.088848 -0.634057 -1.471413 2.985932 0.010144 1.290091 3.021036 -2.134862 -4.982099 -1.331315 -0.948710 -3.528313 1.968127 0.435327
wb_dma/wire_pause_req 0.045633 3.467279 -2.154038 0.731484 -1.591444 -1.015811 0.345293 0.034420 -4.073647 4.977524 -0.606438 3.115390 0.247212 -2.327808 -1.708150 -2.136872 -1.858150 -1.436032 4.501861 -0.275145
wb_dma_wb_if/input_mast_go -2.039434 1.135894 -0.741198 -0.152937 -0.825188 0.826820 -1.125378 0.468388 -1.150448 0.269103 0.610237 1.150355 0.374497 0.337878 1.920367 -2.490581 -1.321319 -0.199466 1.068758 0.618693
wb_dma_ch_rf/input_de_csr 2.765842 0.968238 -3.181262 -1.637383 -2.288750 2.108739 1.711822 -0.832552 -1.498459 -0.817169 0.488125 1.936132 -1.696431 -2.492352 -1.405771 1.334393 2.222527 0.218642 -2.930009 -2.091327
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.200352 1.507022 0.000810 -1.407088 -2.192472 0.456698 -0.467683 0.689790 -0.224417 0.014936 0.280289 1.040616 -1.437054 -1.522326 1.999852 -2.169622 1.619985 0.127167 -0.155052 -2.207964
wb_dma_de/input_mast0_din 3.564890 -0.601358 -3.490913 0.376453 -3.890127 0.684642 1.608866 -1.737395 0.444831 -2.756816 1.512845 4.131547 -2.988714 -3.015632 -2.172035 1.462658 1.642088 -0.244931 -4.592298 -3.959580
wb_dma_pri_enc_sub/always_3 -0.230582 1.465168 -0.050373 -1.410061 -2.275361 0.392027 -0.538725 0.740173 -0.309582 -0.041659 0.318657 1.085412 -1.550457 -1.622549 2.013445 -2.198543 1.634054 0.124664 -0.097723 -2.131356
wb_dma_pri_enc_sub/always_1 -0.399392 1.509651 -0.025652 -1.361545 -2.315290 0.361601 -0.611890 0.768966 -0.292394 -0.014363 0.340433 1.127159 -1.458032 -1.524490 2.111714 -2.412282 1.475402 0.038794 -0.046780 -2.076944
wb_dma_ch_sel/reg_adr0 -0.889864 -2.909361 -0.654818 -0.252248 -0.406786 -7.414580 -0.947238 1.268907 -2.201250 -0.380658 0.361186 -1.137366 -3.807759 -1.678507 -4.235809 0.949197 2.810387 -0.172138 0.460648 3.983091
wb_dma_ch_sel/reg_adr1 -1.767159 -0.143408 0.667364 0.606068 1.630868 1.970938 0.628518 0.954947 -0.995197 -1.845597 -0.072099 -4.057449 0.097364 -0.579274 -1.293470 -3.179899 0.005012 0.420970 0.500086 1.815117
wb_dma_ch_sel/assign_1_pri0 0.330917 1.590473 2.918549 -1.601329 0.014934 0.040410 1.848870 0.623438 2.775347 3.473813 -3.678547 -2.051704 0.951492 2.693356 -0.411011 0.393442 2.911638 -0.583677 -2.188515 -3.275520
wb_dma_ch_pri_enc/wire_pri26_out -0.240605 1.507699 0.002514 -1.428979 -2.221211 0.425788 -0.493454 0.726377 -0.251777 -0.008981 0.285112 1.085007 -1.486972 -1.577669 2.056922 -2.256000 1.641106 0.113238 -0.099850 -2.241131
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.085157 -0.322826 2.335179 1.151217 -0.811276 -3.652011 0.317938 0.135880 2.676269 2.202204 -2.086145 -0.626636 0.532844 0.961162 -1.937698 1.320652 0.785753 -1.090015 -0.583901 -1.904322
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.689780 2.443103 1.145645 -1.315069 -1.298353 0.453923 -1.826256 0.411554 -0.472325 3.390587 -2.733620 -0.009420 1.180361 1.528630 2.225508 -0.989451 0.226869 -2.061603 0.074104 -1.189245
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.655226 -5.394964 2.042881 6.209109 -5.696596 -4.136580 -3.868986 -1.521254 5.702559 -2.153013 -2.577770 0.794593 0.782792 1.179065 -2.844093 -1.042291 -3.370038 -6.303568 -5.542037 -1.086633
wb_dma/wire_ptr_set 1.695690 0.454209 0.750416 -1.276694 -1.485679 -0.326345 0.618192 0.305356 0.917536 -0.316328 -0.303527 -0.023484 -1.874475 -1.887453 0.277505 0.096914 2.898419 0.294350 -1.135229 -2.892874
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.353414 1.566336 0.030386 -1.376824 -2.280864 0.502768 -0.521913 0.755509 -0.277360 -0.048292 0.373600 1.162438 -1.486097 -1.515840 2.214974 -2.456511 1.545758 0.157254 -0.039955 -2.232660
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.270288 2.838848 -0.427848 -1.464622 -0.955363 2.625599 -1.272679 -1.387141 -1.092984 2.092602 -2.279621 -0.185392 1.921374 0.778943 2.959763 0.489831 -0.252397 -1.713665 -2.571742 -0.744558
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.031911 -0.381989 2.364802 1.241597 -0.832749 -3.758803 0.272366 0.072464 2.721737 2.115406 -2.103798 -0.623735 0.526517 0.935508 -1.953476 1.372471 0.748474 -1.122831 -0.621114 -1.887003
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.742048 0.669279 1.793790 -0.415863 -0.302806 -0.814159 0.030019 0.460568 1.648635 2.842753 -3.235055 -1.579982 1.555828 2.645887 -0.953264 0.052815 0.980430 -1.681197 -1.613440 -0.865936
wb_dma_de/reg_ptr_set 2.444998 0.213247 0.327400 -1.204759 1.802013 -1.807796 -1.602360 0.031236 0.660397 -1.154006 -0.590672 0.891483 1.101714 -7.056432 2.767565 5.359638 1.181339 0.260506 -0.379524 -0.938728
wb_dma/wire_dma_nd 0.363852 1.505717 3.105679 -1.340516 -0.113033 -0.088336 1.800570 0.584813 3.022318 3.366166 -3.722700 -2.045044 0.964696 2.705256 -0.225545 0.251621 2.713032 -0.661219 -2.245814 -3.439469
wb_dma_rf/assign_3_csr 0.050865 1.003208 -0.466165 0.243302 -0.324675 0.472807 -1.412495 -0.429485 -2.691835 -0.527294 -0.353546 -0.311619 -0.134401 -1.026218 0.183410 -0.816907 -2.352727 -0.448592 2.216590 0.684276
wb_dma_rf/assign_4_dma_abort -1.302796 1.243886 2.178868 -0.127988 -2.980364 -3.005909 -0.262355 0.800879 2.249250 1.978374 -1.666412 0.536495 -0.966363 -0.655561 0.407296 -1.106520 2.137738 -0.873857 -0.620560 -3.963084
wb_dma_ch_sel/assign_123_valid 2.498881 0.456749 2.386445 0.327957 -0.840567 -2.947046 -0.413542 -0.430084 1.596886 2.460360 -2.283414 -0.204976 -0.138945 -0.321981 -0.354239 2.644283 1.162356 -1.210923 0.105433 -2.829560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -1.969433 -0.502471 1.228872 -0.285446 -0.623530 0.123469 1.633331 0.945774 3.372189 3.141890 -3.185933 -0.910699 3.206338 3.724342 -1.253426 -0.683187 0.430434 -1.916393 -3.707668 -0.046291
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.877078 0.359688 -0.496518 0.410031 1.392700 0.943949 -1.294210 -0.827099 -1.761919 0.781495 0.013820 0.382680 1.217890 0.614048 1.201687 1.337340 -2.293734 -0.477887 1.813737 1.702891
wb_dma_rf/wire_ch4_csr -0.914149 -0.719572 -2.695931 -1.255531 -0.830760 0.630720 -1.514795 0.114649 -3.535872 0.583604 0.393977 -1.006608 1.149088 1.296480 -2.992099 3.609218 0.414995 -1.448323 -0.250465 3.494345
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.523775 -0.664600 0.021558 1.949327 0.893933 -1.895019 -1.059067 -1.120317 -0.752123 0.171086 1.069167 1.327642 0.271404 -0.964219 0.226307 2.614458 -2.532027 0.095249 2.787488 0.747898
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.450909 -2.514370 -1.165432 -0.332824 -0.258073 -6.135392 -2.512569 0.449982 -1.553988 2.084599 0.785555 1.834923 -1.840431 1.887492 -4.044154 1.981338 1.367454 -1.532835 1.687389 3.723875
wb_dma_ch_pri_enc/wire_pri0_out -0.305600 1.560115 -0.017300 -1.390092 -2.248783 0.460549 -0.550824 0.725678 -0.329492 -0.014502 0.340435 1.101756 -1.465114 -1.569820 2.115738 -2.292924 1.520100 0.080491 -0.038309 -2.139698
wb_dma_ch_rf/assign_10_ch_enable -3.155956 0.190457 -1.204865 -1.019228 -0.410887 0.194469 -0.673542 0.047590 -2.018730 2.928830 1.043250 -0.842220 2.101287 -2.507014 -4.712142 -0.458734 1.038017 -1.808147 2.586903 2.355276
wb_dma_wb_slv/reg_slv_we -2.742507 -1.007193 -4.033054 -1.105502 1.867957 -1.266033 -1.526893 -0.328625 -2.322957 0.017654 0.074472 -0.344465 0.212981 -0.055208 -2.121913 -0.192233 2.256277 -1.506476 -2.806522 5.549848
wb_dma_de/input_txsz 0.994436 2.961109 -0.072739 -2.420855 1.018104 3.321336 -1.695426 0.077635 -1.843217 1.341423 -2.925217 -2.841962 1.796655 -1.744563 2.925071 -2.090799 1.129443 -1.516575 -1.810370 1.216242
wb_dma_wb_if/wire_mast_dout -0.447066 0.967279 -4.450748 0.125366 0.525028 -0.409969 -0.801903 -0.223425 -5.606624 -0.786764 -0.644590 1.169060 -0.521037 0.653255 -3.772275 2.082692 -1.555037 -1.374192 -1.377403 2.747170
wb_dma_ch_rf/wire_ch_enable -3.116354 0.402654 -1.239008 -0.929165 -0.513578 0.221021 -0.709394 0.005676 -2.133106 2.762966 1.101042 -0.621947 1.852197 -2.533599 -4.462424 -0.720884 0.853195 -1.732946 2.615087 2.100459
wb_dma_rf/wire_csr_we 1.417114 1.799428 -0.315050 0.114254 -2.662091 -1.561531 -0.689353 0.467026 -0.832538 3.314746 -1.286460 3.081645 -0.448242 0.234565 -0.437525 0.168003 -0.312995 -1.436224 2.041941 -2.520214
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.978824 1.213072 -0.730761 -0.191791 -0.824924 0.871525 -1.103419 0.471484 -1.161545 0.250440 0.637701 1.206879 0.341261 0.306210 2.006395 -2.532405 -1.265357 -0.116493 1.082720 0.553980
wb_dma_ch_sel_checker/input_dma_busy 0.643034 -0.493961 -0.376550 -0.138709 -1.799484 -1.198941 -1.180188 0.138592 -0.193104 -0.935956 0.153602 0.462594 -1.325150 -1.942243 -0.295420 -0.263958 0.976170 -0.731616 -0.590419 -0.488649
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.950716 1.106537 -0.726655 -0.140326 -0.745874 0.783363 -1.101736 0.469271 -1.131869 0.257847 0.574414 1.108863 0.360087 0.295794 1.818100 -2.312099 -1.243731 -0.178621 1.032328 0.611356
wb_dma_ch_rf/assign_9_ch_txsz 0.524611 2.941876 -0.486832 -2.036407 2.813447 2.811390 -3.058907 0.539310 -3.638044 -0.583060 -2.883246 -3.696929 0.641951 -2.908434 4.531227 -2.462726 1.088239 -1.319993 -1.853927 2.262734
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.578585 0.464448 0.216856 -1.566848 -1.196990 -1.609675 0.849949 0.078527 -1.075101 -0.348933 0.359002 -1.305329 -3.160981 -0.914318 0.139034 0.344981 3.481731 1.253395 -0.950169 -0.862479
wb_dma_de/assign_65_done 1.137963 2.799042 -0.508651 -1.630496 -1.009249 2.485795 -1.231778 -1.213403 -1.220866 2.137365 -2.269625 -0.253938 1.800153 0.729717 2.747098 0.470098 -0.018627 -1.732102 -2.578122 -0.600918
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -2.498643 1.976394 0.128789 -0.677767 -1.130786 -1.620703 -0.592570 1.964327 0.809042 0.255683 -3.003652 0.034674 1.552134 -4.910625 0.269974 0.904874 1.585558 -1.088858 -1.880878 -2.318347
wb_dma_de/always_2/if_1/if_1 -2.485283 -1.983440 -1.023896 -2.922063 1.947659 -2.006212 -1.637912 2.508199 -0.305115 2.393621 1.338683 1.861193 1.665182 1.839775 -1.825542 3.516117 2.349042 -0.726913 1.407731 3.462645
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.610125 0.489798 2.667114 1.889575 -0.634207 -2.764241 -0.528806 -0.474007 0.908677 1.197016 -2.699802 -2.572257 0.355922 -0.810637 -1.074765 1.828796 0.127513 -1.429046 -0.278462 -1.898724
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.677052 0.430969 2.458867 1.878548 -0.594283 -2.672287 -0.612124 -0.498276 0.663587 1.053452 -2.553848 -2.486245 0.325523 -0.878475 -1.135402 1.836866 0.015333 -1.415851 -0.153371 -1.645312
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.216888 1.561878 0.083526 -1.410443 -2.279619 0.439518 -0.449476 0.733821 -0.155496 0.011146 0.288198 1.102133 -1.520663 -1.527830 2.130838 -2.299239 1.649072 0.141164 -0.136419 -2.317902
wb_dma_ch_rf/always_9/stmt_1/expr_1 -1.341050 1.255539 2.262999 -0.186688 -3.023479 -3.118946 -0.231026 0.806613 2.318132 2.182990 -1.828299 0.462885 -0.832228 -0.503300 0.227889 -0.966151 2.273941 -1.002447 -0.726171 -3.969062
wb_dma_ch_sel/assign_112_valid 2.403822 0.441233 2.345520 0.243578 -0.798512 -2.855836 -0.489686 -0.389158 1.522648 2.551811 -2.328313 -0.206158 -0.023434 -0.145458 -0.417509 2.651893 1.150638 -1.243375 0.102889 -2.643318
wb_dma_de/always_23/block_1/case_1/block_8 1.465711 0.157662 -0.271284 0.154407 -1.068660 -2.128653 -0.018750 -1.284856 0.838452 -2.284660 -0.077885 -0.393550 -1.594149 -6.548677 0.714338 2.350941 2.450777 0.374820 -3.073647 -2.116047
wb_dma_de/always_23/block_1/case_1/block_9 1.472326 0.413632 -0.255420 0.035720 -1.142304 -1.976233 -0.080922 -1.309959 0.720257 -2.178695 -0.212390 -0.410783 -1.546852 -6.622206 0.828031 2.310477 2.476378 0.354892 -3.055359 -2.240309
wb_dma_ch_rf/assign_28_this_ptr_set 2.636976 0.775816 -1.428844 -1.493604 -2.417222 0.231375 1.476781 0.778422 -0.678859 0.473732 -0.017730 2.206974 -2.453327 -1.653839 -1.855193 0.034805 2.668291 0.204213 -0.255024 -3.006392
wb_dma_ch_rf/always_22 0.171756 -0.800840 -0.163270 0.751742 -1.269002 0.783336 -1.097919 -1.306160 1.351570 0.840717 1.624012 2.237301 0.618708 2.245863 -0.761345 0.556445 -0.644889 -1.538520 -0.161536 -1.354842
wb_dma_de/always_23/block_1/case_1/block_1 -0.302527 -0.292439 -0.908524 -1.253636 -1.350704 2.377073 -2.892808 -0.124454 -1.165968 0.668341 -1.104437 0.521974 2.373413 -0.321575 -4.287543 -0.430574 -1.164885 -3.815212 0.574287 0.201792
wb_dma_ch_rf/always_20 -0.360455 -2.642472 -1.000940 -0.286111 -0.197421 -6.178311 -2.592087 0.524870 -1.331105 2.134580 0.674986 1.859979 -1.736441 1.940898 -4.073594 2.050733 1.274865 -1.633396 1.737274 3.709021
wb_dma_de/always_23/block_1/case_1/block_3 -0.083290 -0.993160 -0.109232 -2.554690 0.399636 2.024129 -1.643538 2.176483 1.918909 1.816264 -2.789087 1.432836 2.863190 3.399729 -1.083243 -2.566041 0.469530 -3.602073 -3.197022 1.214002
wb_dma_de/always_23/block_1/case_1/block_4 0.893849 -1.099473 -0.598238 -3.523977 0.236151 1.801891 -1.549700 2.164867 2.413191 2.945582 -2.296242 3.409910 2.824981 3.758720 -0.630895 -2.071750 0.904267 -3.484730 -2.885002 1.005615
wb_dma_ch_rf/always_27 -0.761464 2.190387 -0.325238 -0.186487 -0.066532 -0.830435 -1.823647 1.105434 -0.823712 0.674271 -2.875445 0.318932 2.516994 -4.657415 1.425899 2.153607 -0.497009 -1.510661 -0.341237 -0.802022
wb_dma_de/always_23/block_1/case_1/block_7 1.295732 0.814762 -2.123353 0.253540 -3.401204 0.128446 0.126480 -3.629053 -2.213733 -1.868605 1.711449 -1.347063 -1.615102 -6.464698 -3.572824 4.877085 2.563417 -0.105806 -1.701478 -2.581969
wb_dma/assign_4_dma_rest 1.042258 0.331830 -2.106218 -0.239287 -1.094216 0.480472 0.852738 0.465109 -1.498064 0.700011 0.273380 2.282918 -0.700748 0.046392 -2.122094 0.036233 -0.069872 -0.142372 0.847255 -0.377499
wb_dma_ch_rf/always_23/if_1 -1.702536 -0.081390 0.659740 0.581773 1.539529 1.828934 0.563406 0.955216 -0.952554 -1.795655 -0.081215 -3.941605 0.039159 -0.652324 -1.212830 -3.039361 0.026150 0.430465 0.515341 1.674123
wb_dma_ch_sel/reg_ndr_r 0.295634 1.528762 2.964677 -1.465825 0.006167 -0.015839 1.827236 0.572113 2.842310 3.430021 -3.667383 -2.051173 0.960793 2.701729 -0.347224 0.363074 2.835252 -0.629475 -2.162078 -3.287489
wb_dma_de/assign_66_dma_done/expr_1 0.870577 2.115992 -0.877600 -1.800077 -0.266821 -0.976928 -1.648428 1.121924 -0.449523 1.983523 -2.406953 2.493868 2.029322 -4.147411 1.765763 2.989684 0.630183 -1.344241 -0.093070 -1.365188
wb_dma_ch_sel/reg_req_r 2.203480 0.591411 -2.354590 -0.002398 -1.973793 -1.460971 0.665481 -0.824704 -0.774251 -1.332413 0.025846 1.684741 -1.849133 -6.030188 -1.314930 2.217724 1.983924 0.078262 -2.182185 -1.992562
wb_dma_ch_rf/reg_pointer_r 1.436787 0.738447 -4.493826 -2.124665 0.513212 1.479317 -0.793780 -0.922135 -6.471228 -0.201913 0.977024 -1.156822 -1.564959 0.458287 -2.076682 2.031467 0.314330 -0.233209 1.067152 4.158215
wb_dma_ch_sel/assign_105_valid 2.459439 0.434438 2.407332 0.287171 -0.805557 -3.028742 -0.425643 -0.392713 1.585944 2.646024 -2.345712 -0.278638 -0.069412 -0.309413 -0.516812 2.824609 1.299057 -1.265077 0.094892 -2.750498
wb_dma_ch_pri_enc/wire_pri5_out -0.346618 1.506891 -0.016052 -1.360765 -2.159973 0.487900 -0.483349 0.703855 -0.292556 0.006755 0.337409 1.100108 -1.425491 -1.494254 2.061719 -2.284791 1.487757 0.149626 -0.015637 -2.087741
wb_dma_ch_sel/always_39/case_1 0.392762 1.575705 2.912366 -1.601071 -0.022458 0.063163 1.861620 0.588154 2.770013 3.444411 -3.661159 -2.026187 0.932602 2.675512 -0.331113 0.373905 2.856546 -0.573013 -2.186991 -3.305847
wb_dma_ch_sel/always_6 1.486037 0.228099 -0.397685 0.158812 -1.162245 -2.081836 -0.228783 -1.355297 0.657106 -2.315366 -0.080881 -0.368714 -1.557748 -6.618069 0.784876 2.338274 2.338663 0.258200 -3.053370 -1.966771
wb_dma_ch_sel/always_7 1.974167 0.785859 -1.083603 -1.517861 -1.275911 1.710402 1.039438 -1.357766 0.078836 -1.576764 0.183197 -0.211005 -1.103717 -2.718070 0.789496 1.435822 2.491200 0.453604 -3.951584 -2.073111
wb_dma_ch_sel/always_4 -1.751052 2.073207 1.515180 -0.265678 0.850558 -1.470063 -2.516657 0.691324 0.363207 0.360874 -3.167383 -1.656426 3.050051 -4.770086 3.101614 2.313837 -0.068506 -1.435893 -1.148353 -0.541800
wb_dma_ch_sel/always_5 -0.224239 2.335556 0.570500 -1.412993 0.767579 -0.667823 -3.134294 0.394603 -1.493436 0.571894 -2.387503 0.212842 2.242836 -4.466381 3.452379 1.918888 -1.427046 -1.112506 1.242807 -0.107758
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -1.216689 0.150501 -1.967681 -0.674840 1.642603 -1.669574 -0.098217 2.086137 -1.285218 4.265380 -0.724691 1.678955 2.305809 -1.796607 -2.362261 -1.093879 0.693502 -1.794014 1.421022 3.975733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -3.675199 -1.257722 1.838925 2.566139 -0.873027 -2.348900 1.502620 0.473213 3.356890 1.293527 -2.541403 -2.179962 2.602433 1.517369 -2.551399 -0.103306 -0.773026 -1.596324 -2.938455 -0.095307
wb_dma_ch_sel/always_1 2.284930 0.602230 -2.381277 -0.160240 -1.970737 -1.159913 0.743280 -0.881360 -0.701088 -1.328394 0.054987 1.664604 -1.841909 -5.922520 -1.223811 2.162756 2.121675 0.082230 -2.305107 -2.153989
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.713233 0.443872 0.772871 -1.290270 -1.522365 -0.375327 0.581171 0.278813 0.920223 -0.294436 -0.280126 -0.030670 -1.919896 -1.959795 0.243283 0.089273 2.940316 0.323784 -1.179900 -2.944854
wb_dma_ch_sel/always_8 2.606145 0.685972 -1.347443 -1.403995 -2.411346 0.206592 1.430900 0.689133 -0.580358 0.441647 -0.024447 2.089821 -2.373282 -1.574580 -1.802186 0.072714 2.633299 0.154189 -0.285439 -3.009972
wb_dma_ch_sel/always_9 1.704910 0.423127 0.808947 -1.256298 -1.483651 -0.360610 0.587401 0.265501 0.968049 -0.325940 -0.283630 -0.002032 -1.896776 -1.866875 0.290208 0.058943 2.859044 0.308430 -1.155686 -2.938253
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.372343 1.475942 -0.116653 -1.357419 -2.250639 0.444192 -0.603645 0.713880 -0.439531 -0.043929 0.386435 1.144149 -1.470129 -1.534698 2.015666 -2.323075 1.458190 0.099756 -0.012545 -1.959660
wb_dma_de/assign_67_dma_done_all 3.039017 1.687168 0.263620 -1.406189 -0.225546 1.695773 -0.053534 -1.669613 0.076550 1.859806 -2.854557 -1.290249 1.453881 0.410186 0.955005 2.695567 1.216964 -1.535801 -3.714987 -1.348646
wb_dma_ch_rf/wire_ch_txsz 0.472525 2.980746 -0.581437 -2.128787 2.762215 3.040478 -2.880961 0.557662 -3.615329 -0.435511 -2.820354 -3.625751 0.653723 -2.808233 4.381184 -2.638775 1.264173 -1.348581 -1.957141 2.279163
wb_dma_ch_sel/assign_99_valid -1.355968 -2.305316 2.080525 -1.327344 1.256876 -2.555274 -2.958222 0.285809 0.123559 1.670216 -0.860434 -4.329765 1.787031 -0.052291 -4.031982 3.412541 2.730761 -2.380357 0.805248 3.110122
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.681332 -0.104868 0.716419 0.545002 1.528263 1.876834 0.637573 0.998850 -0.831570 -1.776419 -0.101226 -3.961105 0.026429 -0.592240 -1.230038 -3.049061 0.080894 0.442599 0.421283 1.589209
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.565862 -1.814276 -1.947115 -0.655466 -0.153275 -0.713655 -0.552748 -0.982676 0.299254 2.929847 0.516805 -0.221762 2.785274 -0.605622 -4.590590 0.145552 1.728849 -2.497007 -1.346149 4.689200
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.343586 -0.038243 2.090311 5.613541 -2.614087 -3.276550 -3.720385 -1.158347 0.821743 -1.333702 -1.283373 -0.588096 0.922118 -1.713617 2.066645 -1.875531 -5.042463 -2.568799 0.776387 -0.458649
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.485764 0.165748 0.313624 -2.491413 0.132924 -0.022259 1.383011 1.121220 -1.535986 -0.761515 0.736922 -2.886229 -3.493901 -1.040189 -0.874648 -1.761807 4.532614 1.762730 -0.106823 0.334747
wb_dma/wire_ch2_txsz 1.952127 0.731498 -1.119738 -1.532677 -1.348222 1.641263 0.947491 -1.329948 -0.008698 -1.576261 0.206283 -0.210052 -1.199049 -2.757583 0.673867 1.385869 2.548556 0.395114 -3.871370 -1.997294
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.021167 -0.873713 -0.415228 -3.567213 0.248147 1.823746 -1.732965 2.039560 2.396407 3.012532 -2.522052 3.339744 2.847754 3.925733 -0.364805 -1.965983 0.818183 -3.530929 -2.909606 0.822980
wb_dma_de/always_23/block_1 -0.603769 0.626229 -1.531400 -0.317919 -0.252019 2.284848 -1.061821 -0.522891 -1.436601 2.759061 -0.114900 1.203544 2.946820 -1.695992 -4.953349 -1.445219 -1.112340 -3.385402 1.829514 0.615197
wb_dma_ch_rf/always_22/if_1 0.184625 -0.866706 -0.093054 0.772662 -1.221969 0.792323 -1.098387 -1.278404 1.440161 0.778031 1.611571 2.248741 0.603126 2.273836 -0.779458 0.504380 -0.619779 -1.467359 -0.091710 -1.323386
wb_dma_de/wire_mast1_dout 1.555199 -0.218852 -2.526725 0.165574 -1.343407 3.269861 0.135627 -2.134501 0.348170 -2.518079 0.408682 1.270416 0.196883 0.057044 0.593328 0.077302 -0.445149 -0.917973 -5.496312 -0.582370
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.446436 -0.119319 -2.533775 -0.668380 1.074982 0.221016 -0.190103 -0.656574 -2.590101 -0.815059 0.791033 -0.792059 -0.632234 0.237790 -0.729433 1.117406 0.379227 0.122748 -0.503870 2.756205
wb_dma_de/always_8/stmt_1 0.832901 2.494887 1.079327 -1.387170 -1.179484 0.587063 -1.836916 0.344620 -0.651889 3.434733 -2.715938 0.040454 1.177143 1.524253 2.248701 -0.862689 0.150433 -1.990916 0.228661 -1.116995
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.543134 -0.179812 -2.536746 -0.648923 1.104938 0.021251 -0.245897 -0.602844 -2.509513 -0.808992 0.709365 -0.822404 -0.588346 0.178137 -0.730870 1.117549 0.515176 0.034566 -0.627182 2.851589
wb_dma_ch_rf/wire_ch_done_we 0.898698 1.726046 -0.063131 0.032158 -1.445938 -0.298119 -1.012738 -1.601839 -0.187866 1.400751 -1.114497 0.717855 0.801888 -0.949910 1.815524 1.783475 -0.340178 -1.154251 -1.575334 -1.583979
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.065789 -0.220621 2.272270 1.088087 -0.828065 -3.583897 0.286673 0.132471 2.582555 2.280723 -2.213924 -0.722804 0.605783 1.012040 -1.946603 1.385017 0.831701 -1.189505 -0.700293 -1.843777
wb_dma_wb_slv/wire_wb_ack_o -1.307421 3.442329 -2.826983 0.370565 0.393408 0.091872 0.731285 -1.261312 -3.554339 0.178164 -0.324118 -0.484766 0.163741 -0.486581 -0.832769 0.835445 -0.527229 0.826717 -0.531746 1.502725
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.428262 0.161026 0.305905 -2.531512 0.185472 0.016667 1.392805 1.134487 -1.565571 -0.782442 0.764139 -2.924712 -3.460935 -0.964038 -0.831693 -1.856135 4.477759 1.721322 -0.082630 0.478061
wb_dma_de/reg_ld_desc_sel 2.804057 2.233111 1.929691 -1.848814 3.019853 -1.624499 -0.846887 -0.177482 -0.509855 6.793936 -2.962215 1.432062 0.320711 5.198294 -1.893264 -0.523758 0.232699 -1.608334 3.897620 -0.492584
wb_dma_wb_mast/assign_2_mast_pt_out -1.356595 3.514433 -2.914512 0.453113 0.289611 0.084897 0.622920 -1.381627 -3.635343 0.170723 -0.382644 -0.533518 0.228191 -0.492558 -0.844943 0.702058 -0.713728 0.687782 -0.580485 1.656535
wb_dma_de/assign_83_wr_ack 1.178805 2.773491 -0.510079 -1.535199 -0.884777 2.594589 -1.229142 -1.264177 -1.221014 2.109116 -2.143321 -0.175793 1.879128 0.905193 2.856587 0.351270 -0.317437 -1.676590 -2.341909 -0.527489
wb_dma/wire_dma_done_all 3.017985 1.687737 0.201404 -1.440255 -0.333528 1.664480 -0.222716 -1.636870 -0.000971 1.905562 -2.943148 -1.310899 1.504720 0.418839 0.921337 2.736657 1.162368 -1.689074 -3.709311 -1.229735
assert_wb_dma_rf/input_ch0_am1 -1.148743 0.909375 -1.792833 -0.338864 0.957509 -1.083964 -0.159265 0.743138 -2.445894 -0.397881 -0.712435 0.628449 -0.398282 0.148059 0.650633 0.722762 -0.623384 0.714323 -0.311368 1.912880
wb_dma_ch_arb/reg_state -5.121238 -0.639232 -1.230308 -2.636107 -0.814414 -0.696671 3.216572 4.096555 0.182109 0.604665 -0.885679 -1.136237 0.525858 -1.704129 -4.020847 -1.823043 4.003607 -0.062731 -3.117313 1.083788
wb_dma_ch_sel/input_ch0_csr 0.956033 -0.141137 -2.915584 0.143682 -1.763613 -0.239201 -2.330185 1.741695 -2.852871 0.086228 -3.099586 2.132186 2.028526 0.510711 -0.646254 1.793332 -3.840324 -2.479766 0.050436 2.800124
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.456892 0.303999 -0.201305 0.111189 -1.071012 -2.000564 -0.000291 -1.315629 0.853105 -2.244991 -0.186917 -0.458889 -1.499226 -6.478525 0.814859 2.306881 2.426017 0.351017 -3.111705 -2.173301
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.256039 -0.838660 -0.101841 -2.339511 0.328599 2.008171 -1.810497 2.078585 2.020465 1.993441 -3.024095 1.565773 3.207636 3.600237 -0.922127 -2.706955 0.056239 -3.850116 -3.339558 1.269028
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.691045 0.496663 2.471160 1.746552 -0.667519 -2.639322 -0.588255 -0.475462 0.756985 1.156003 -2.604299 -2.493170 0.315743 -0.864675 -0.996159 1.848338 0.110728 -1.418676 -0.239636 -1.750193
wb_dma_wb_mast -3.328809 3.903430 -4.613761 1.200381 -0.557528 1.048568 -0.725111 -1.858193 -6.487381 -0.784011 -1.153504 -2.173147 1.098546 0.062073 -4.430198 1.848000 -1.566714 -1.602275 -1.565047 2.196073
wb_dma_ch_sel/assign_124_valid 2.382857 0.495835 2.364177 0.146865 -0.755678 -3.002659 -0.463693 -0.382973 1.501051 2.799336 -2.423797 -0.273022 0.023073 -0.159480 -0.611211 2.821207 1.305472 -1.292452 0.191921 -2.676397
wb_dma_de/always_18/stmt_1 -2.556972 0.361190 0.674109 1.896232 -1.605517 1.759635 -0.764847 -3.208351 -1.964436 -2.078546 1.288467 -5.716663 0.670382 -1.398283 -2.910694 2.346640 -0.259638 -0.540177 -0.333675 -0.156131
wb_dma_ch_rf/wire_ch_csr_dewe 3.190089 1.051191 -2.298598 -1.488862 -3.732320 2.505098 1.528331 -0.920939 0.919213 0.627048 -2.552866 1.849176 -0.737294 0.887796 -2.238744 0.308083 2.744967 -2.195626 -6.753618 -3.933461
wb_dma_ch_pri_enc/input_pri2 1.712812 0.424704 0.760785 -1.230975 -1.523564 -0.366888 0.556292 0.282540 0.912921 -0.320848 -0.272517 -0.004240 -1.917746 -1.921163 0.261417 0.076256 2.916113 0.304122 -1.170578 -2.886410
wb_dma_ch_pri_enc/input_pri3 1.754514 0.445562 0.784749 -1.294819 -1.518242 -0.369768 0.617811 0.287736 0.995958 -0.314233 -0.335864 -0.029536 -1.912223 -1.916166 0.278382 0.082852 2.961118 0.310435 -1.222551 -3.001944
wb_dma_ch_pri_enc/input_pri0 1.071608 0.913499 1.165862 -1.153860 0.343585 0.837994 1.808503 0.145106 1.144866 0.654902 -0.419219 -0.507397 -0.620791 0.068382 0.585697 0.313506 1.938851 1.099353 -0.570623 -2.459693
wb_dma_ch_pri_enc/input_pri1 -0.392366 1.533278 -0.120146 -1.348402 -2.213470 0.507270 -0.584015 0.717209 -0.419391 -0.000769 0.393134 1.138211 -1.418708 -1.477672 2.111392 -2.340850 1.446331 0.135265 -0.007279 -2.004398
wb_dma_wb_if/input_slv_pt_in -1.329787 3.401735 -2.860543 0.500492 0.361041 0.216276 0.654880 -1.336161 -3.571358 0.115013 -0.304783 -0.425876 0.210180 -0.427182 -0.770995 0.604156 -0.780909 0.750368 -0.520993 1.679358
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.362751 -1.028602 0.513803 1.594343 -0.491530 -2.846862 0.220643 -0.307407 0.977412 -0.629352 1.092290 0.914227 -0.946345 -1.601945 -0.995441 1.248761 -0.203714 0.551221 1.026718 -0.913464
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -1.472016 1.167060 2.133188 -0.152545 -2.948378 -3.117241 -0.300927 0.864997 2.220496 2.080931 -1.697194 0.489149 -0.857495 -0.478342 0.152014 -1.021195 2.149578 -0.965283 -0.606130 -3.792556
wb_dma/wire_de_adr1_we -1.713204 0.073691 0.476704 1.661548 0.112691 0.088717 -0.154232 -0.101722 -0.486933 -1.382342 -0.468224 -2.353921 0.433948 -0.565521 -0.443912 -0.832714 -1.111256 -0.235706 -0.374092 0.579717
wb_dma_ch_sel/assign_6_pri1 -0.248418 1.531082 0.017163 -1.395699 -2.279022 0.429993 -0.522262 0.708841 -0.268704 -0.123882 0.357742 1.110534 -1.568805 -1.641942 2.164322 -2.281489 1.600056 0.148195 -0.101089 -2.245996
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.109407 0.962707 1.190768 -1.181883 0.319664 0.879483 1.838048 0.118224 1.213155 0.652627 -0.421591 -0.490601 -0.633826 0.063249 0.651627 0.322871 1.946027 1.114370 -0.598931 -2.573073
wb_dma_ch_sel/assign_129_req_p0/expr_1 -0.740861 0.597174 2.215578 0.705620 1.144358 1.790460 1.838021 0.141068 2.176284 3.015538 -3.883796 -3.172462 4.171291 3.691442 -0.052476 0.212065 -1.190713 -1.568016 -2.717899 0.064882
wb_dma_rf/wire_csr 0.036994 1.023941 -0.486968 0.236027 -0.388336 0.448997 -1.404662 -0.474609 -2.702818 -0.532989 -0.362576 -0.213672 -0.131058 -1.084368 0.186469 -0.735990 -2.360665 -0.480519 2.220614 0.661615
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.352849 -1.002479 0.465628 1.561083 -0.461596 -2.804978 0.170952 -0.319362 0.926388 -0.609005 1.084388 0.922120 -0.956523 -1.595277 -0.983120 1.226942 -0.251463 0.550970 1.022747 -0.882651
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.465534 1.464868 -0.810848 0.018281 -1.854092 -1.328508 -1.073742 -0.887195 -0.197558 -1.921219 0.411506 0.624856 -1.203662 -6.237448 2.659564 0.014503 1.236784 0.248783 -1.978467 -1.786113
wb_dma_ch_sel/always_37/if_1 -0.309592 -0.148282 -2.420527 -1.858838 1.457619 -2.072374 0.160778 2.190421 -0.821270 5.317851 -0.040311 3.398927 2.028757 -1.561447 -2.296465 -0.545559 1.607916 -1.555239 1.813011 3.867239
wb_dma_de/always_6/if_1/cond 3.827641 1.471851 1.430583 1.236878 -0.346271 0.390652 -1.825124 -2.329312 1.375553 -0.218985 -3.811530 -1.955495 1.758124 -2.846325 3.592775 1.513148 -0.813790 -2.152545 -4.263341 -1.461885
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.374183 -0.791692 -0.096448 -2.328535 0.296547 2.126536 -1.710327 2.136040 1.967457 1.876933 -2.900074 1.391033 3.150325 3.416332 -0.822104 -2.755615 0.192624 -3.687950 -3.278716 1.149041
wb_dma_ch_rf/always_8/stmt_1 0.538120 2.079717 -1.798390 0.616706 2.372549 0.403810 0.776091 -0.492866 -2.782645 4.485355 0.190106 1.314646 2.387421 -1.405885 -0.304112 -0.446002 -1.588459 -0.761349 2.908887 2.826106
wb_dma_ch_sel/assign_108_valid 2.362027 0.421803 2.321437 0.282636 -0.805123 -3.115160 -0.489159 -0.390749 1.514798 2.676622 -2.344626 -0.197885 -0.037568 -0.236359 -0.666769 2.817124 1.182051 -1.317021 0.172077 -2.588190
wb_dma_ch_pri_enc/wire_pri9_out -0.339688 1.483564 -0.040630 -1.388228 -2.294940 0.422056 -0.593602 0.726616 -0.291221 -0.072340 0.352494 1.114967 -1.521567 -1.528125 2.098379 -2.346903 1.520344 0.116404 -0.044147 -2.127132
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.545292 0.371015 0.118413 -1.652872 -1.241148 -1.734465 0.863198 0.164535 -1.131282 -0.354180 0.439572 -1.326367 -3.343179 -0.967917 -0.011757 0.385853 3.627041 1.312165 -0.939784 -0.759070
wb_dma_ch_sel/wire_pri2 1.750350 0.449480 0.780690 -1.285383 -1.513054 -0.386833 0.553375 0.264308 0.939367 -0.309860 -0.288949 -0.011409 -1.895637 -1.933587 0.286484 0.097591 2.899160 0.290182 -1.166464 -2.935765
wb_dma_ch_sel/wire_pri3 1.723566 0.455341 0.787965 -1.276392 -1.448204 -0.371896 0.618540 0.296757 0.921687 -0.242834 -0.321465 -0.067132 -1.856869 -1.853353 0.238307 0.099559 2.888491 0.292589 -1.174463 -2.943269
wb_dma_ch_sel/wire_pri0 0.348127 1.504037 2.930300 -1.421986 0.001551 0.034709 1.802028 0.533716 2.777094 3.348890 -3.616780 -2.030912 0.986467 2.685466 -0.328964 0.330570 2.694558 -0.591872 -2.167811 -3.215796
wb_dma_ch_sel/wire_pri1 -0.277725 1.508055 -0.017941 -1.381949 -2.313612 0.386111 -0.587831 0.723838 -0.265911 -0.039500 0.337838 1.091598 -1.499741 -1.578193 2.072789 -2.282178 1.600807 0.062515 -0.121664 -2.220561
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.876024 1.457171 1.970358 -1.229946 -0.466748 -0.207859 -0.699611 -0.137118 0.731273 3.248802 -3.543572 -1.125324 0.889499 1.371422 0.549175 1.464107 1.423889 -1.870202 -0.991721 -1.924397
wb_dma_rf/input_ptr_set 1.712083 0.416483 0.766982 -1.243257 -1.542125 -0.392422 0.597968 0.296605 0.930434 -0.320774 -0.291939 0.013901 -1.906001 -1.911938 0.273382 0.067068 2.872868 0.303289 -1.150104 -2.922125
wb_dma_rf/always_2/if_1/if_1 1.260928 2.252783 -0.756852 0.201461 -2.774922 -1.032765 -1.581742 0.193644 -3.212067 2.231770 -1.263636 2.492222 -0.912665 -0.523116 -0.535404 -0.706934 -2.236744 -1.462381 3.775048 -1.684898
wb_dma_de/assign_77_read_hold -1.961614 1.132448 -0.740839 -0.200511 -0.807051 0.828325 -1.051540 0.484429 -1.149061 0.237951 0.648171 1.138161 0.325607 0.315545 1.912313 -2.448941 -1.251909 -0.144654 1.070782 0.553699
wb_dma_pri_enc_sub/input_valid -2.062907 1.143799 -0.856889 -0.144643 -0.747874 0.818599 -1.167762 0.460216 -1.292641 0.272716 0.673366 1.158695 0.401948 0.339000 1.859943 -2.469172 -1.367460 -0.165849 1.132783 0.797259
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.254519 1.482383 -0.039950 -1.372031 -2.265815 0.430713 -0.562371 0.737959 -0.288071 -0.063302 0.356671 1.122954 -1.501984 -1.561829 2.098796 -2.265689 1.563596 0.141450 -0.060960 -2.159263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -0.840140 0.381260 2.256345 -1.428600 -0.315456 0.965665 3.243315 1.041162 4.281858 3.720472 -3.589139 -1.308800 2.604200 3.780177 -0.674146 -0.326694 2.231985 -0.926797 -4.142114 -2.277076
wb_dma_ch_rf/always_27/stmt_1 -0.859583 2.128528 -0.434259 -0.462420 0.045034 -0.839081 -1.756433 1.217167 -0.890187 1.000792 -2.906444 0.332366 2.643258 -4.317266 1.021655 2.381909 -0.291430 -1.586055 -0.363223 -0.631636
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -4.901080 1.810171 -6.288089 -0.762991 -1.220734 2.906770 1.061007 -2.322019 -6.775474 2.847422 0.762551 -0.331855 2.942804 3.246513 -2.404218 -0.647634 -3.150454 -0.448887 -3.277772 8.486672
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.354711 0.182390 -0.224571 0.179125 -1.144415 -2.186642 -0.120544 -1.251556 0.815106 -2.241202 -0.111309 -0.362637 -1.552771 -6.575368 0.670300 2.303622 2.435139 0.317604 -3.035525 -2.063452
wb_dma_ch_sel/wire_valid -3.233225 0.324865 -1.469922 -0.847272 -0.522338 0.050890 -0.958564 -0.040309 -2.544334 2.725933 0.934232 -0.825967 1.812225 -2.575483 -4.793211 -0.713908 0.797507 -1.988443 2.614558 2.628840
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.961396 1.128854 -0.743766 -0.165168 -0.742698 0.843693 -1.115069 0.476163 -1.158255 0.265068 0.657112 1.161528 0.360766 0.319157 1.911723 -2.440851 -1.324414 -0.152034 1.090292 0.647442
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.050602 0.846899 1.119406 -1.083200 0.363772 0.845988 1.792122 0.123013 1.140240 0.620384 -0.415457 -0.507737 -0.565150 0.093110 0.568812 0.319511 1.826328 1.068160 -0.579393 -2.325735
wb_dma_de/wire_chunk_cnt_is_0_d 0.766107 2.438617 1.127245 -1.270426 -1.192509 0.535270 -1.806336 0.354960 -0.506801 3.417783 -2.715546 -0.008148 1.261296 1.658803 2.294587 -0.968374 0.052559 -2.005324 0.163060 -1.113925
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.607723 0.440493 0.218937 -1.634297 -1.243407 -1.677809 0.869783 0.143290 -1.041526 -0.304245 0.362819 -1.382738 -3.278330 -0.976661 0.089792 0.343451 3.610249 1.257988 -0.977415 -0.877848
wb_dma_ch_sel/assign_109_valid 2.476466 0.448656 2.262532 0.206808 -0.844983 -2.948957 -0.479735 -0.426116 1.422300 2.570921 -2.268689 -0.199441 -0.071564 -0.368921 -0.530650 2.793092 1.254703 -1.261275 0.109725 -2.653869
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.306170 1.512978 -0.009366 -1.384293 -2.247323 0.407414 -0.593003 0.703400 -0.287903 0.014189 0.281723 1.111199 -1.457814 -1.535075 2.040222 -2.305258 1.535764 0.071997 -0.100143 -2.106709
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.798598 -1.090374 3.822178 5.556179 -1.431476 -4.029844 -0.336986 -0.974541 3.976080 -1.306928 -2.177493 -2.581250 0.694882 -0.630211 -0.638488 -0.512379 -2.510330 -1.276348 -1.437418 -2.379718
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.780520 -1.346898 2.032290 2.777351 -0.965704 -2.340529 1.617836 0.418490 3.642255 1.135556 -2.583371 -2.312071 2.700987 1.575173 -2.581839 -0.244221 -0.893861 -1.627886 -3.142737 -0.234766
wb_dma_de/assign_75_mast1_dout 1.545939 -0.288029 -2.507383 0.191543 -1.323001 3.341893 0.073425 -2.105043 0.342122 -2.575545 0.402649 1.268490 0.222825 0.149455 0.563551 0.072414 -0.482428 -0.983570 -5.534643 -0.550271
wb_dma/constraint_csr 1.854281 0.368650 -0.588437 0.360445 1.388160 0.975699 -1.284077 -0.807354 -1.840063 0.744284 0.053961 0.436147 1.238504 0.619527 1.129872 1.320077 -2.338879 -0.499884 1.787910 1.810118
wb_dma_ch_rf/always_5/if_1 -0.438396 -0.117551 -2.483547 -0.632735 1.093440 0.241962 -0.112382 -0.665835 -2.494578 -0.864341 0.829332 -0.754789 -0.630243 0.263800 -0.618401 1.091610 0.391760 0.204622 -0.488996 2.676511
wb_dma_ch_pri_enc/wire_pri21_out -0.332122 1.518799 -0.021042 -1.417827 -2.229953 0.430940 -0.567985 0.750794 -0.303204 -0.013670 0.368228 1.113358 -1.498695 -1.533055 2.119558 -2.347052 1.557646 0.108818 -0.064037 -2.146865
wb_dma_ch_sel/assign_157_req_p0 0.674186 0.502416 2.534391 1.930421 -0.586501 -2.700027 -0.570584 -0.516818 0.752388 1.036504 -2.597194 -2.521541 0.315266 -0.902076 -0.957680 1.841400 0.010275 -1.353629 -0.140754 -1.818411
wb_dma_wb_mast/assign_1/expr_1 -3.176609 -0.190781 -2.939816 1.718637 -2.298190 4.724842 0.406147 -1.174123 0.590503 -3.096206 0.391777 0.528432 2.481155 0.908702 1.552585 -3.586411 -3.067909 -1.580921 -6.701773 1.209942
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.076005 -0.310981 2.314414 1.105273 -0.813945 -3.628546 0.282721 0.110017 2.620611 2.342046 -2.292786 -0.722092 0.649645 1.100626 -1.982593 1.372525 0.867824 -1.227686 -0.724579 -1.802267
wb_dma_de/reg_mast1_adr -3.518138 -0.295006 -0.233789 -1.579952 2.059999 -2.423425 2.296367 2.293907 1.629850 1.974948 0.402418 2.964875 1.736617 -1.793846 -0.961750 1.121211 0.861214 0.876347 0.338462 -0.162408
wb_dma_ch_pri_enc/wire_pri17_out -0.224905 1.501134 -0.025098 -1.399283 -2.291302 0.443816 -0.549832 0.726649 -0.286722 -0.104285 0.345865 1.119261 -1.558969 -1.601492 2.032340 -2.254135 1.602017 0.117913 -0.100915 -2.146750
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.740400 0.436889 2.632165 1.959997 -0.603501 -2.772233 -0.644374 -0.556472 0.840509 1.127777 -2.666962 -2.584662 0.362383 -0.842245 -1.029738 1.949255 -0.027581 -1.487546 -0.184704 -1.773998
wb_dma_ch_sel/input_ch2_csr 0.343330 -1.530890 -2.568528 0.012901 -1.903939 0.676168 -2.704733 -0.059088 -1.765793 -0.485542 -0.157681 0.291424 2.554327 0.286010 -1.602862 5.492057 -1.193999 -2.004461 -0.716278 2.727601
wb_dma_ch_rf/assign_13_ch_txsz_we 2.830821 1.826681 0.622927 -2.143110 1.720847 2.501185 -0.634896 -0.365606 -0.732252 1.149905 -3.563424 -3.846029 1.493952 -1.842358 0.975496 0.058108 2.210747 -1.491224 -2.813996 0.745712
wb_dma_ch_sel/assign_130_req_p0 -0.647972 0.810996 1.987833 0.539366 1.180175 1.939961 1.747231 0.086942 1.722130 3.052086 -3.828109 -3.162695 4.050154 3.643830 -0.041847 0.265656 -1.132465 -1.534079 -2.619371 0.214076
wb_dma_ch_arb/always_1/if_1/stmt_2 -4.980935 -0.438337 -1.518204 -2.700274 -0.858023 -0.482482 3.148748 3.931661 -0.153760 0.576690 -0.693535 -0.946600 0.362775 -1.735902 -3.836023 -1.902836 3.980345 0.011687 -3.053802 1.141882
wb_dma_ch_sel/assign_106_valid 2.417613 0.343248 2.299169 0.366362 -0.808570 -2.962055 -0.545108 -0.419873 1.529639 2.518641 -2.290248 -0.197413 -0.071705 -0.206440 -0.509515 2.662014 1.032763 -1.289165 0.147014 -2.509481
wb_dma_ch_pri_enc/wire_pri28_out -0.305311 1.541893 -0.019847 -1.424460 -2.313110 0.397661 -0.574907 0.744585 -0.238481 -0.025474 0.310218 1.115099 -1.525695 -1.590585 2.112656 -2.329217 1.624830 0.103962 -0.124941 -2.244503
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.126183 0.923848 1.199989 -1.148225 0.401804 0.914526 1.872932 0.141588 1.178967 0.636667 -0.423318 -0.515096 -0.561741 0.150592 0.604702 0.345548 1.915796 1.121161 -0.572694 -2.467469
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -1.351716 1.205672 2.215908 -0.226208 -2.869611 -2.940163 -0.188463 0.851628 2.292972 2.121861 -1.720841 0.466585 -0.875744 -0.475884 0.332184 -1.046517 2.233747 -0.863954 -0.612057 -3.915529
wb_dma_ch_rf/always_11/if_1/if_1 -1.699946 2.751838 2.104795 -1.805009 -0.796982 0.932859 0.692349 1.090021 1.465032 3.743409 -2.988874 -0.883313 1.305642 2.972390 1.505762 -2.052104 1.624719 -0.757339 -1.070703 -2.587155
wb_dma_wb_if/wire_slv_adr -0.638331 -1.299152 -3.762298 2.839239 -1.638917 -3.545796 -4.232708 0.626875 -3.233029 -0.023823 -2.505925 1.178466 0.636669 -1.381619 -1.389012 -4.088685 -3.898610 -4.061969 -0.791689 7.221084
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.223233 -0.835838 -0.088885 0.822715 -1.291511 0.784960 -1.133312 -1.378073 1.473064 0.835468 1.656760 2.259763 0.688076 2.373276 -0.784258 0.530545 -0.701185 -1.574587 -0.109159 -1.411444
wb_dma_ch_sel/input_ch1_csr -0.028709 -1.311497 -2.602451 0.054761 -1.806014 0.806121 -2.542714 -0.180566 -1.937736 -0.377906 -0.227598 -0.002364 2.764191 0.555025 -1.738153 5.549079 -1.306379 -1.932666 -0.646538 2.825570
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.869749 1.085134 -0.718833 -0.131715 -0.760488 0.783028 -1.055146 0.464117 -1.120358 0.212744 0.616860 1.111677 0.325602 0.279139 1.796958 -2.304263 -1.225708 -0.109007 1.024033 0.591805
wb_dma/wire_pt1_sel_i 0.278377 -1.503305 -2.867942 0.322829 -1.544449 4.136656 1.727691 -1.586603 2.206133 -2.180623 0.385350 1.721316 1.865425 1.312724 0.189256 -0.529581 -0.944081 -1.136395 -7.575912 0.179334
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.673723 -0.225327 1.213084 -1.748051 1.656792 -0.636584 -0.431076 2.122833 1.651231 0.460886 -0.699942 0.784849 1.578331 -1.242731 1.111322 1.862607 0.998943 0.308676 0.908160 -0.605852
wb_dma/wire_pt1_sel_o -3.475065 0.777617 -2.511793 -1.997546 -1.750916 1.884725 -1.345575 0.697328 -5.799839 2.067691 0.543528 -0.588802 0.546294 1.079114 -0.045656 0.579078 -0.932779 -0.773885 0.314837 3.380585
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.305632 1.548098 2.968676 -1.428128 -0.014151 0.004944 1.829674 0.585417 2.805196 3.421134 -3.636498 -2.095458 1.002631 2.730070 -0.327287 0.307370 2.755318 -0.609315 -2.182877 -3.217930
wb_dma_ch_pri_enc/inst_u16 -0.269458 1.489982 0.059691 -1.357709 -2.196246 0.409847 -0.488989 0.696119 -0.164211 -0.012952 0.262467 1.069985 -1.451360 -1.520447 2.045661 -2.188266 1.603019 0.145706 -0.104825 -2.259542
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.349579 1.557437 -0.007603 -1.406569 -2.308194 0.472735 -0.568029 0.746186 -0.255163 0.021229 0.344084 1.129031 -1.481896 -1.544776 2.158744 -2.342690 1.563555 0.111149 -0.054835 -2.251471
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.564151 -0.062360 0.689103 0.514592 1.504918 1.829742 0.574309 0.990951 -0.912024 -1.805839 -0.066736 -3.870594 -0.059592 -0.676519 -1.235487 -3.008098 0.153779 0.456228 0.523357 1.546137
wb_dma_ch_sel/always_48/case_1 -4.961704 -0.639247 -1.224630 -2.534742 -0.840672 -0.669671 3.332154 3.924813 0.279213 0.645685 -0.844604 -1.050277 0.464903 -1.592157 -4.120721 -1.783805 3.998050 -0.026628 -3.220465 0.891123
wb_dma_ch_sel/input_ch7_csr -1.062302 -0.369894 -2.757360 -1.231240 -0.701508 0.502063 -1.652359 0.226670 -3.889883 0.653398 -0.011777 -1.312988 1.271697 1.014237 -2.712705 3.433760 0.247794 -1.450035 -0.219306 3.834715
assert_wb_dma_rf/input_ch0_txsz -0.372179 0.589871 -0.833591 -0.178402 1.768977 -0.060575 -1.828857 0.462789 -2.673589 -1.593753 -0.713887 -1.324963 -0.775522 -1.526239 1.713703 -0.326451 0.220987 -0.291001 -0.630591 1.510805
assert_wb_dma_rf -1.453117 1.280012 -2.532949 -0.579611 2.533181 -1.041765 -1.868912 1.179516 -4.767462 -1.612473 -1.384656 -0.751609 -0.998621 -1.236888 1.853706 0.370432 -0.172840 0.150834 -1.130287 3.372171
wb_dma_ch_rf/reg_ch_am0_r 0.186464 -0.791376 -0.130125 0.755437 -1.264979 0.777495 -1.104833 -1.290027 1.364705 0.814944 1.608389 2.211465 0.591134 2.226967 -0.740510 0.514595 -0.660968 -1.492663 -0.128561 -1.299667
wb_dma_ch_rf/always_4/if_1 1.364357 0.817026 -4.467343 -2.218562 0.556051 1.493696 -0.721295 -0.742832 -6.372098 -0.181672 0.899136 -1.120333 -1.588639 0.455729 -1.891314 1.872991 0.360432 -0.177152 1.073005 4.104104
wb_dma_de/always_4/if_1/if_1/stmt_1 2.807589 1.402093 1.815454 -1.332414 -0.407203 -0.182212 -0.722582 -0.066821 0.558296 3.146136 -3.336300 -1.063285 0.776252 1.278315 0.508927 1.421874 1.427227 -1.785424 -0.818437 -1.767140
wb_dma_de/always_14/stmt_1/expr_1 -1.390383 1.220052 2.076300 -0.220575 -2.935139 -3.051752 -0.298398 0.828108 2.143162 2.097065 -1.639019 0.543953 -0.923553 -0.593316 0.234067 -0.961682 2.193860 -0.875061 -0.498692 -3.791142
wb_dma_de/wire_use_ed 5.239216 -2.169175 0.283859 -1.173106 -4.749492 -1.555417 -2.004038 1.365064 3.760493 3.057465 -4.232913 3.810204 -0.883064 5.260944 -4.573141 -0.300388 2.514374 -4.885821 -3.184439 -3.150457
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.073958 2.493166 -1.839664 0.478205 0.876990 0.133625 0.540640 -0.205860 -3.698414 2.948869 -0.068040 0.614705 1.034347 -2.718005 -1.139842 -2.243246 -1.794057 -0.711714 3.185055 1.947147
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.342610 1.552588 -0.088801 -1.441063 -2.281274 0.404495 -0.601969 0.740359 -0.365538 -0.019740 0.335092 1.104398 -1.503308 -1.608821 2.039205 -2.293967 1.627321 0.039433 -0.094887 -2.084081
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.015782 -0.306082 2.258762 1.085238 -0.772485 -3.511132 0.246211 0.109118 2.566759 2.196096 -2.181842 -0.663316 0.597922 1.038280 -1.883007 1.293806 0.766874 -1.158900 -0.651359 -1.799194
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.048414 0.782727 -1.078632 -1.549428 -1.296763 1.794367 1.098388 -1.409753 0.087294 -1.636552 0.245942 -0.218552 -1.207824 -2.719313 0.800268 1.480945 2.605565 0.549150 -4.041774 -2.146698
wb_dma_ch_sel/input_nd_i 0.362391 1.551937 2.999140 -1.537102 0.036541 0.103866 1.882774 0.553093 2.833443 3.435493 -3.692986 -2.078619 0.990028 2.747818 -0.283544 0.329161 2.849497 -0.601560 -2.225605 -3.344543
assert_wb_dma_ch_sel/input_req_i 1.128663 0.889776 1.208378 -1.120098 0.339645 0.867137 1.860584 0.130217 1.169053 0.620209 -0.399585 -0.522725 -0.614590 0.056612 0.600283 0.326691 1.920040 1.068709 -0.598589 -2.519322
wb_dma_ch_rf/reg_ch_rl 1.573172 -0.598187 0.053032 1.919667 0.905801 -1.887796 -1.067226 -1.114591 -0.759155 0.221024 1.019542 1.317183 0.256423 -1.007196 0.275269 2.650809 -2.519063 0.066857 2.772804 0.716941
wb_dma_de/reg_paused 0.023874 0.958063 -0.495983 0.150276 -0.328066 0.493896 -1.383263 -0.371292 -2.719285 -0.537309 -0.367924 -0.286996 -0.176288 -0.981884 0.156714 -0.821044 -2.307351 -0.421713 2.204528 0.703453
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.200830 2.816026 -0.523441 -1.620000 -0.995072 2.531559 -1.274119 -1.273520 -1.221702 2.091454 -2.186111 -0.174075 1.771338 0.732782 2.786607 0.409044 -0.101001 -1.720078 -2.482816 -0.627086
wb_dma_wb_if/wire_mast_drdy -1.967589 1.737021 0.562388 -0.127490 -4.059607 0.708581 -0.251211 -3.751120 -0.202552 -0.151358 0.760134 -3.073706 -0.131799 -1.947276 -1.550811 3.239005 2.456046 -0.655063 -2.946042 -3.605205
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.674263 -0.099326 1.594457 0.471858 -0.133408 -2.022728 1.957150 -0.201200 2.050915 0.000918 0.676019 0.380549 -1.523795 -1.543512 -0.389181 1.596312 1.633030 1.563508 0.480492 -3.264042
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.966537 0.756380 -1.018405 -1.531111 -1.319692 1.734120 1.082777 -1.363174 0.104649 -1.633109 0.246333 -0.220346 -1.168165 -2.738024 0.769844 1.409014 2.591602 0.534829 -3.986041 -2.162901
wb_dma_ch_sel/assign_100_valid/expr_1 -1.477661 -2.257381 1.877056 -1.498645 1.211660 -2.510638 -3.084547 0.336281 -0.224755 1.522452 -0.780643 -4.457318 1.679200 -0.244283 -4.196785 3.369205 2.817985 -2.322371 0.973901 3.355852
wb_dma_wb_if/inst_u1 -2.904356 0.720636 -4.435574 -0.978717 -0.359158 1.051679 -1.253099 -0.810110 -6.230013 1.092700 0.398820 -1.138928 0.197202 0.484354 -2.751203 0.073448 -0.694267 -1.139814 -0.488830 5.422474
wb_dma_wb_if/inst_u0 -3.107517 3.897331 -4.788691 1.267016 -0.705290 0.976996 -0.681256 -2.033036 -6.532138 -0.938304 -1.017448 -1.931076 0.829554 0.042810 -4.585543 1.968733 -1.516978 -1.564626 -1.780425 2.065360
wb_dma_ch_sel -0.829880 0.501091 -2.844847 -0.324328 -0.444419 0.616201 -0.451868 -0.189626 -4.114755 2.612128 0.518325 -0.118795 1.703300 -0.800488 -3.517833 1.443124 -0.690598 -1.769144 1.956296 3.273007
wb_dma_rf/input_de_csr_we 3.107464 0.977585 -2.236206 -1.321886 -3.725589 2.625063 1.567139 -0.989217 1.089338 0.396927 -2.566890 1.732620 -0.682719 1.034588 -2.098619 0.175054 2.632818 -2.222808 -6.984482 -3.898854
wb_dma_rf/wire_ch0_adr0 1.733896 -3.909313 0.453320 1.333084 -1.567608 -4.886256 -3.650249 0.296329 2.169845 0.558050 -0.239396 1.953528 -0.079601 0.869123 -2.986853 2.951892 0.175586 -2.631452 0.774099 1.543045
wb_dma_rf/wire_ch0_adr1 -1.971207 0.976487 -0.609650 1.119842 1.738586 0.245884 -1.993772 0.427845 -3.457667 -2.530399 -1.213382 -3.357016 -0.302077 -1.946097 1.212189 -0.993744 -0.713385 -0.676076 -0.947343 2.036764
wb_dma_de/always_9/stmt_1/expr_1 1.441477 1.334595 -0.450425 -0.145127 0.979171 2.024335 -0.697537 -2.036133 -0.742442 2.103488 -2.689743 -1.280988 3.306914 2.097210 0.758501 2.642037 -1.547515 -1.958262 -2.773119 1.249495
wb_dma_ch_sel/always_42/case_1/cond 1.611413 2.278169 -3.365949 -1.163938 -1.845244 0.790774 0.270831 -0.774944 -3.154946 1.892666 0.226656 3.441338 -0.375527 -1.126128 -0.426476 1.884389 -0.029520 -0.395964 0.145230 -0.942535
wb_dma_wb_slv/input_wb_cyc_i -3.490568 0.173312 -2.565790 2.115650 -1.222777 0.296948 1.052488 -2.438948 -3.464292 0.390352 -1.222631 -2.819176 1.861101 2.666343 -1.788370 1.332621 -3.534112 -0.422086 -4.759334 5.243752
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.545289 0.388527 0.153602 -1.592034 -1.276701 -1.726092 0.825261 0.127450 -1.128829 -0.335317 0.359133 -1.311323 -3.271023 -0.976087 0.025746 0.400652 3.609139 1.231093 -1.001128 -0.793647
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.446132 0.455235 -1.258992 -2.356802 -1.025404 1.778441 1.996917 1.763233 -1.061775 0.011729 0.391927 0.576064 -2.726741 -1.729656 -2.644284 -2.130352 3.583561 0.730897 0.605845 -1.812813
wb_dma_de/reg_tsz_cnt 0.913586 2.867599 -0.049440 -2.363870 0.909153 3.135745 -1.652366 0.084881 -1.743528 1.404750 -3.010373 -2.841784 1.807349 -1.716804 2.619346 -2.019148 1.217394 -1.619643 -1.918833 1.143597
wb_dma_ch_sel/reg_ndr 0.383235 1.488337 3.063391 -1.405728 -0.042988 0.027248 1.882010 0.554494 2.956992 3.386030 -3.661911 -2.078210 0.956137 2.695504 -0.290510 0.343281 2.770745 -0.589739 -2.237722 -3.411318
wb_dma_de/assign_83_wr_ack/expr_1 1.103783 2.802137 -0.532254 -1.569120 -0.886921 2.508865 -1.285292 -1.219114 -1.272127 2.247217 -2.270393 -0.159354 1.919161 0.883484 2.811335 0.391953 -0.249298 -1.765506 -2.373391 -0.464842
wb_dma_de/reg_de_txsz_we 3.473081 1.437247 1.776687 1.396414 0.790944 2.479343 0.649289 -2.849991 2.201629 0.686798 -2.644700 -1.427550 2.442460 1.317445 3.122191 2.009292 -1.885134 -0.797288 -3.607843 -2.169256
wb_dma_ch_rf/reg_pointer_sr -0.431013 -0.115747 -2.526284 -0.636194 1.065996 0.213837 -0.131323 -0.619924 -2.512505 -0.849020 0.821369 -0.755323 -0.665003 0.189947 -0.679273 1.123163 0.419304 0.144239 -0.530600 2.663033
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.103454 0.931964 1.170645 -1.126286 0.338346 0.882201 1.835719 0.154094 1.168347 0.634515 -0.425883 -0.505294 -0.610703 0.061964 0.651772 0.307931 1.907692 1.110160 -0.606675 -2.506569
wb_dma_rf/input_de_adr1_we -1.792662 0.100561 0.431824 1.659855 0.138428 0.138323 -0.136596 -0.106200 -0.594287 -1.436688 -0.441390 -2.392942 0.447987 -0.594872 -0.450240 -0.841817 -1.154113 -0.205464 -0.362396 0.727462
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.988759 -0.832861 -0.461238 -3.673309 0.149533 1.949097 -1.547392 2.138870 2.356436 3.002475 -2.452721 3.327335 2.747117 3.813549 -0.381776 -2.100196 1.043275 -3.423972 -2.965523 0.758610
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.327641 1.488696 -0.023306 -1.350342 -2.283045 0.374604 -0.572748 0.746155 -0.264732 -0.019313 0.332806 1.074353 -1.445242 -1.514505 2.017842 -2.273419 1.575547 0.044921 -0.123876 -2.106196
wb_dma_ch_sel/always_43/case_1/cond 0.945808 2.808628 0.006072 -2.240354 0.924433 3.089211 -1.754381 0.053973 -1.691718 1.384511 -3.036347 -2.767252 1.890986 -1.607793 2.737108 -2.103676 1.009984 -1.695089 -1.849827 1.240657
wb_dma_ch_rf/reg_ch_adr0_r -0.679951 -2.310791 -1.163573 -0.412652 -0.121689 -5.850371 -2.347497 0.432287 -1.525355 2.185755 0.814572 1.797839 -1.639645 1.769377 -3.937558 2.019972 1.338627 -1.448965 1.656591 3.641271
wb_dma_ch_pri_enc/input_valid -1.999483 1.141767 -0.662749 -0.188093 -0.857322 0.804679 -1.070840 0.496625 -1.092672 0.243437 0.618585 1.176497 0.305913 0.310706 1.918705 -2.464592 -1.223187 -0.129201 1.060780 0.499756
wb_dma_ch_pri_enc/reg_pri_out1 -0.296627 1.540814 -0.049706 -1.344598 -2.215913 0.506560 -0.569356 0.712995 -0.341625 -0.084078 0.383827 1.112181 -1.468791 -1.531611 2.127755 -2.308425 1.457925 0.120744 -0.044174 -2.126673
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.927298 0.336685 0.252782 0.266682 -1.687558 1.648223 -0.541410 -3.063538 -1.437718 -0.721355 1.720902 -3.446348 0.183861 -0.906313 -2.422632 3.062397 0.888637 -0.193036 0.077739 -0.838086
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.369208 -0.997195 0.520235 1.621943 -0.471711 -2.911315 0.183109 -0.312428 0.994124 -0.633142 1.100340 0.920340 -0.976566 -1.644365 -1.016093 1.279865 -0.197437 0.529580 1.063716 -0.930025
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.016056 0.312751 -2.181830 -0.246575 -1.058579 0.498036 0.829516 0.480923 -1.533828 0.708468 0.311241 2.260542 -0.701593 0.091999 -2.153153 0.042629 -0.067782 -0.147797 0.830690 -0.281813
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.382508 1.226382 -0.336574 -2.723027 -0.550630 0.817892 0.415244 1.584916 -2.674266 -0.523990 1.387834 -1.886458 -3.238480 -0.656632 0.968086 -4.143739 3.387659 1.645783 0.963590 0.974276
wb_dma_ch_sel/input_req_i 2.357254 0.601476 -2.318905 -0.147088 -2.091952 -1.378247 0.773858 -0.851748 -0.676078 -1.387906 0.037779 1.743798 -2.054083 -6.144568 -1.292130 2.227543 2.239063 0.129412 -2.286786 -2.321515
wb_dma_rf/assign_4_dma_abort/expr_1 -1.307307 1.145294 2.135134 -0.157634 -2.944077 -3.089044 -0.309813 0.784213 2.177807 2.048496 -1.704655 0.454762 -0.916226 -0.568444 0.132624 -0.933059 2.214650 -0.956105 -0.655846 -3.799502
wb_dma_rf/always_1/case_1/stmt_8 2.611398 0.206634 0.848641 -0.969901 0.707706 -2.603567 -2.689626 0.690557 -0.326429 2.352250 -3.240946 1.085863 -0.202069 2.596154 0.084946 -0.350650 -0.691613 -1.358576 1.922122 1.474011
wb_dma_ch_rf/wire_ptr_inv 1.110767 0.739527 1.367955 -2.230386 1.822559 2.722525 2.603776 1.190735 0.709237 0.137940 -0.014624 -2.162915 -0.977356 0.051593 -0.191260 -2.015733 3.046608 1.754241 0.334859 -1.411280
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.259413 0.395881 0.157904 0.692582 -3.376371 -0.818646 -2.742049 0.283548 0.257125 -0.481291 -0.356213 1.001514 -0.333516 -1.086671 1.726058 -3.070359 -0.699694 -1.902235 -0.592202 -0.809758
wb_dma_ch_sel/assign_138_req_p0 0.757432 0.435973 2.668782 1.887728 -0.615678 -2.713665 -0.567940 -0.551917 0.908519 1.141697 -2.614081 -2.512210 0.327470 -0.831386 -0.994962 1.886066 0.016260 -1.429228 -0.202581 -1.849771
wb_dma_rf/always_1/case_1/stmt_1 -0.045004 0.922575 -0.589135 0.131027 -0.291840 0.551843 -1.325746 -0.403987 -2.753516 -0.538947 -0.259806 -0.315777 -0.183364 -0.919934 0.032322 -0.796926 -2.217538 -0.409535 2.123522 0.828455
wb_dma_rf/always_1/case_1/stmt_6 -2.329068 -0.317192 -1.013872 1.408804 1.042657 -0.184028 1.444218 -1.125337 -0.022864 2.329385 0.542467 0.207206 2.627066 2.400137 -1.499008 -3.163973 -3.136449 0.564713 1.200747 5.474170
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.854580 -1.300499 1.923930 2.607105 -0.853480 -2.447215 1.628949 0.575968 3.376773 1.188894 -2.435253 -2.184220 2.516950 1.463455 -2.655724 -0.174386 -0.736505 -1.520336 -2.867168 -0.131084
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.077211 0.915209 1.160284 -1.096658 0.307783 0.856914 1.783435 0.117375 1.158450 0.610140 -0.430373 -0.501381 -0.614403 0.086085 0.604234 0.312436 1.915579 1.050428 -0.597714 -2.435850
wb_dma_ch_sel/always_43/case_1 1.059740 2.913576 0.077745 -2.339897 0.839657 3.151241 -1.622635 0.042983 -1.600664 1.350239 -3.012786 -2.843171 1.742332 -1.756210 2.811236 -2.078867 1.253940 -1.618937 -1.959319 0.952807
wb_dma_ch_sel/assign_9_pri2 1.704366 0.416172 0.759905 -1.251025 -1.477849 -0.326412 0.539033 0.276606 0.923284 -0.324945 -0.274378 0.020768 -1.874532 -1.873304 0.265467 0.075395 2.880993 0.274529 -1.141605 -2.843171
wb_dma_pri_enc_sub/always_1/case_1 -0.253629 1.576259 -0.026630 -1.405781 -2.246550 0.503336 -0.527440 0.726950 -0.287643 -0.034016 0.371239 1.142973 -1.504080 -1.563655 2.142128 -2.354540 1.583742 0.149872 -0.088440 -2.234076
wb_dma_rf/always_2/if_1 1.450551 2.224542 -0.903099 0.272026 -2.752392 -0.915755 -1.723702 0.019934 -3.322276 2.164707 -1.205796 2.578186 -0.848382 -0.517998 -0.444339 -0.465124 -2.421744 -1.475207 3.734991 -1.529882
wb_dma/wire_dma_abort -1.330005 1.162910 2.276894 -0.122810 -3.018621 -3.179753 -0.318531 0.806887 2.353005 2.127210 -1.848207 0.380244 -0.875894 -0.487017 0.186975 -1.009348 2.192338 -1.040874 -0.691227 -3.857908
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.446666 0.349971 -0.299297 0.045828 -1.045177 -1.864891 -0.040368 -1.287079 0.683998 -2.145591 -0.186967 -0.429734 -1.445370 -6.318758 0.809452 2.194279 2.357933 0.287966 -3.035347 -1.994094
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.573054 0.464536 0.127581 -1.634869 -1.202315 -1.587744 0.841285 0.089460 -1.141055 -0.335921 0.420287 -1.269267 -3.193542 -0.943783 0.054452 0.344449 3.470474 1.241653 -0.936896 -0.799127
wb_dma_wb_if/input_wb_stb_i -1.837832 -1.041189 3.561262 5.447361 -1.329834 -3.784654 -0.341014 -1.012534 3.679510 -1.413734 -2.049942 -2.636901 0.684108 -0.672076 -0.656351 -0.517602 -2.500812 -1.264047 -1.428275 -2.075645
wb_dma_rf/input_de_txsz 2.485111 2.173000 0.714303 -1.208116 1.462117 2.822865 0.984553 -1.867618 0.297274 2.783674 -3.099718 -1.804862 2.797298 2.322139 1.342441 2.953215 0.126272 -0.935762 -3.092752 -0.920726
wb_dma_ch_pri_enc/wire_pri3_out -0.223659 1.526734 -0.060761 -1.400403 -2.277113 0.451082 -0.561794 0.699118 -0.331320 -0.076409 0.357651 1.068108 -1.489996 -1.623509 2.040096 -2.252250 1.578934 0.110310 -0.082461 -2.100301
wb_dma_ch_sel/wire_gnt_p1 -1.942083 1.120532 -0.741258 -0.142142 -0.793446 0.781869 -1.093285 0.475335 -1.126685 0.239495 0.613817 1.113002 0.334235 0.325811 1.876794 -2.383166 -1.234747 -0.135671 1.037385 0.599118
wb_dma_ch_sel/wire_gnt_p0 -3.323537 -1.471056 -1.107967 -2.479524 0.245868 -1.205988 4.147496 3.518434 0.565188 0.334951 -1.202203 -1.882395 0.189131 -1.973720 -5.631683 0.205978 4.711771 0.227518 -3.810800 1.108056
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.828429 -1.280769 1.850319 2.660560 -0.945920 -2.343115 1.565554 0.458290 3.280172 1.160460 -2.510017 -2.287996 2.613503 1.482096 -2.660613 -0.153542 -0.859659 -1.602798 -2.978388 -0.005291
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.094537 0.903301 1.196355 -1.153055 0.307372 0.843032 1.801706 0.109872 1.206000 0.634557 -0.414136 -0.479565 -0.584781 0.056695 0.652507 0.311413 1.883755 1.061166 -0.612900 -2.512864
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.000723 0.935903 -0.505414 0.151357 -0.312999 0.459005 -1.394109 -0.372992 -2.671614 -0.598797 -0.349027 -0.343298 -0.193957 -1.025347 0.124789 -0.746563 -2.223526 -0.424598 2.145145 0.719359
wb_dma/input_wb0_err_i -1.332034 1.229759 2.212854 -0.180019 -2.989980 -3.145422 -0.271598 0.822473 2.301374 2.061330 -1.722776 0.468177 -0.987927 -0.558265 0.262136 -1.009008 2.217179 -0.897393 -0.620544 -3.958575
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.520030 1.772557 -1.822561 -1.919868 1.471794 -1.499531 1.395084 0.176392 -4.186274 1.676082 0.905541 -0.376853 -1.927868 0.685495 -1.098325 -0.758636 1.506583 1.393457 0.856651 2.343155
wb_dma_ch_sel/always_44/case_1/stmt_1 1.424447 -4.729958 1.248183 1.914991 -1.970250 -6.432766 -2.160706 0.995322 1.937499 -2.274071 -0.374181 -0.807108 -2.168958 -2.777313 -3.258551 1.978408 1.312672 -1.235206 -0.156285 1.443694
wb_dma_wb_mast/wire_wb_data_o 1.491041 -0.298933 -2.653179 0.222168 -1.232614 3.351686 0.079042 -2.134430 0.184502 -2.580058 0.427943 1.211482 0.271297 0.114729 0.479716 0.111481 -0.587306 -0.963230 -5.534491 -0.317155
wb_dma_de/always_6/if_1/if_1/stmt_1 0.479335 2.917592 0.019830 -2.361171 2.189338 5.251639 0.598764 -0.299468 -1.421144 2.527370 -1.865275 -2.262527 2.612288 2.596964 2.121738 -1.574068 0.006007 -0.333506 -0.971470 0.987417
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -2.047329 1.178841 -0.717753 -0.180703 -0.855661 0.842205 -1.118285 0.482780 -1.148710 0.242337 0.633816 1.164666 0.329721 0.286629 1.962632 -2.518158 -1.284865 -0.155717 1.092951 0.567249
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.104497 0.889204 1.189302 -1.142827 0.356630 0.835294 1.841276 0.142372 1.173832 0.655189 -0.444359 -0.533844 -0.574861 0.129988 0.597951 0.361082 1.937540 1.110133 -0.588681 -2.466314
wb_dma_ch_sel/always_38/case_1/cond -1.689865 1.991570 1.363405 -0.174444 0.918423 -1.349407 -2.534304 0.676652 0.173316 0.208260 -2.989581 -1.665616 2.985515 -4.730470 3.118223 2.205017 -0.268805 -1.367295 -0.977757 -0.351604
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.835642 1.337018 -0.912748 -1.459119 -0.701367 0.816424 -0.220667 -1.089568 -0.284059 -1.663647 -1.153121 -1.278249 -0.609373 -5.067902 1.705573 1.158997 2.674157 -0.141239 -4.201640 -1.234461
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.435147 2.136468 0.583305 -1.142357 1.479620 2.928375 0.988489 -1.878492 0.190374 2.603824 -2.932702 -1.769659 2.719585 2.310515 1.335327 2.892365 0.038074 -0.871214 -3.125172 -0.740727
wb_dma_de/assign_4_use_ed 5.357360 -1.985103 0.481257 -1.110270 -4.807039 -1.497465 -2.013913 1.260202 3.873435 2.977928 -4.430671 3.605451 -0.883709 5.207243 -4.201077 -0.480856 2.501434 -4.927531 -3.456214 -3.404562
assert_wb_dma_wb_if/assert_a_wb_stb -1.873819 -0.197555 -1.885779 -1.702081 -0.859331 1.885057 -0.174710 0.299121 -4.949385 1.495978 0.615793 -1.244317 0.176255 1.273354 -0.927318 1.937767 -0.627185 -0.058353 -0.112234 2.973509
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.232755 1.888604 2.447721 -1.019393 1.249587 0.924348 0.521235 -0.280246 1.075688 4.121000 -3.686426 -1.645049 2.157366 3.196073 0.869516 1.643049 0.440966 -1.138380 -0.493112 -1.604720
wb_dma_ch_sel/assign_132_req_p0 -1.219971 -0.932119 1.889681 0.610548 0.618548 -1.433866 1.993571 0.826761 0.477779 0.796909 -1.300337 -4.366779 -0.123343 1.122070 -2.020743 -0.763912 1.417378 0.151253 -1.091299 1.480598
wb_dma_ch_rf/always_25/if_1 -1.814718 0.557924 -0.749396 -1.904443 2.327297 -1.383357 -0.369777 2.519399 -1.042469 -0.209078 -0.992063 1.200819 0.830039 -0.788267 1.430238 2.197088 0.332605 1.136862 0.452537 1.393241
wb_dma_de/wire_rd_ack 1.181211 2.699821 -0.445918 -1.474873 -0.976587 2.416170 -1.308425 -1.274947 -1.162248 2.126685 -2.258390 -0.201728 1.831707 0.842686 2.696886 0.455801 -0.242807 -1.778249 -2.449759 -0.532188
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.037706 -0.298869 2.258837 1.117860 -0.827618 -3.613141 0.294499 0.125571 2.577908 2.247027 -2.219410 -0.684425 0.580919 0.996388 -1.948262 1.378927 0.774946 -1.153283 -0.708442 -1.802122
wb_dma/wire_slv0_adr 0.436708 -1.263829 -3.682880 3.024277 -0.917370 -3.403469 -5.020451 0.228561 -3.941786 0.617877 -2.891769 0.855925 1.302066 -1.191049 -1.146242 -3.322630 -4.667852 -4.697970 -0.278274 8.152107
wb_dma_wb_slv/input_wb_stb_i -1.765671 -1.001560 3.703563 5.459585 -1.370942 -3.819486 -0.325884 -1.029772 3.843743 -1.372293 -2.143170 -2.645723 0.755210 -0.674038 -0.595325 -0.518314 -2.493785 -1.317647 -1.493211 -2.218553
wb_dma_ch_sel/assign_96_valid/expr_1 -0.960324 -2.502841 0.957413 0.152654 -2.196013 -1.480037 -4.090539 0.652263 1.502283 1.589898 -1.001056 -0.706512 3.696348 -0.376849 -3.379111 4.504223 0.211792 -3.688530 1.258292 1.128606
wb_dma_ch_sel/always_4/stmt_1 -1.515419 2.022852 1.746919 0.062757 0.834378 -1.429399 -2.590433 0.537351 0.646325 0.205394 -3.148795 -1.584468 3.114294 -4.787495 3.403279 2.352587 -0.407036 -1.433047 -1.168842 -0.826620
wb_dma_rf/wire_pointer2_s -0.486528 -0.105221 -2.487821 -0.624899 1.063934 0.145015 -0.176152 -0.602740 -2.498621 -0.815739 0.765139 -0.773507 -0.647450 0.207838 -0.661342 1.038320 0.427802 0.115177 -0.523264 2.708757
wb_dma_de/reg_chunk_dec 0.841575 2.473372 1.155627 -1.391617 -1.083673 0.613625 -1.699980 0.341209 -0.515455 3.462007 -2.744486 -0.080413 1.226868 1.687005 2.213090 -0.868613 0.157086 -1.914891 0.155777 -1.115891
wb_dma_de/reg_chunk_cnt_is_0_r 2.849463 1.392724 1.980225 -1.147878 -0.381931 -0.245074 -0.684903 -0.140516 0.703173 3.254329 -3.425840 -1.159928 0.943745 1.407475 0.517652 1.471258 1.312864 -1.875039 -0.860736 -1.865071
wb_dma_ch_sel/assign_158_req_p1/expr_1 -2.070636 1.171792 -0.824030 -0.161552 -0.804542 0.862998 -1.168402 0.494396 -1.259343 0.261395 0.666941 1.201211 0.331450 0.327953 1.909447 -2.523377 -1.316556 -0.162832 1.143359 0.701990
wb_dma/wire_wb0_cyc_o -1.938115 1.112161 -0.689149 -0.177840 -0.820721 0.760609 -1.078674 0.449593 -1.043777 0.266597 0.608515 1.124625 0.312991 0.262767 1.847587 -2.372087 -1.154318 -0.151505 1.011934 0.491499
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.620100 0.379164 0.172583 -1.591645 -1.271645 -1.711730 0.830542 0.097358 -1.084450 -0.349058 0.368976 -1.318717 -3.254291 -0.930812 0.040922 0.388112 3.584057 1.234400 -0.976114 -0.808821
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -2.261302 -0.582209 -1.955518 -0.583558 -0.613132 0.538854 -0.348930 -0.257116 -0.471947 2.079335 1.645633 0.761571 1.455207 -1.071689 -4.612972 -0.782643 1.843913 -1.977800 0.027350 1.700409
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -1.416549 -0.495225 -2.710441 -1.976678 -1.171537 0.190957 3.121239 1.579091 -1.615837 2.131692 0.211780 0.510504 -0.204189 0.400858 -3.606903 -1.309863 2.321510 -0.349636 -2.266927 2.179174
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.727565 -0.175189 0.670443 0.537112 1.606706 1.960198 0.727699 1.021059 -0.825074 -1.872078 0.022911 -3.983014 -0.056110 -0.619345 -1.279814 -3.187199 0.127423 0.534643 0.488326 1.622597
wb_dma_ch_rf/reg_ch_adr1_r -1.617150 -0.143779 0.567324 0.561093 1.538249 1.861970 0.531143 0.943446 -0.990706 -1.795792 0.003518 -3.794035 0.008450 -0.577940 -1.267283 -2.971865 0.005286 0.452737 0.561398 1.733011
wb_dma/input_wb0_cyc_i -3.070227 0.680562 -2.309676 4.612257 -0.802224 -0.270418 2.494651 -3.649635 1.673640 -1.280466 -2.081775 -1.441097 3.453505 2.058699 -1.737594 -0.889843 -4.100482 -0.598803 -7.509868 3.447377
wb_dma_ch_sel/always_8/stmt_1 2.615866 0.710267 -1.487195 -1.472997 -2.446678 0.210407 1.403615 0.751226 -0.708697 0.476200 -0.031340 2.198313 -2.422371 -1.686513 -1.850643 0.060445 2.607425 0.153108 -0.243467 -2.911067
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.728149 0.999873 -3.255837 -1.623705 -2.221857 2.158289 1.684475 -0.856668 -1.558306 -0.813045 0.425673 1.916019 -1.608929 -2.458094 -1.414300 1.342315 2.188922 0.218494 -2.975667 -1.989335
wb_dma_wb_slv -3.088497 0.784400 -4.147516 -0.866887 -0.369274 1.121803 -1.058203 -0.746040 -5.982240 0.968570 0.462387 -1.214523 0.187708 0.297793 -2.313040 0.164344 -0.636808 -0.895020 -0.552834 5.024793
wb_dma_de/inst_u0 -2.667372 -1.915223 -1.135695 -2.866089 2.156476 -2.147638 -1.598408 2.383870 -0.510235 2.568355 1.377408 1.948179 1.720156 2.013025 -1.890757 3.524505 2.140751 -0.717823 1.603539 3.701870
wb_dma_de/inst_u1 -1.777501 -1.523308 0.937632 -2.482064 2.532335 1.883416 1.589859 3.443958 2.912112 0.411275 -0.471673 -0.180112 2.834217 -0.069721 -0.044776 -1.083728 1.384323 0.460791 -0.380502 1.198078
wb_dma_pri_enc_sub/input_pri_in -0.327873 1.565624 -0.028408 -1.397550 -2.225090 0.474568 -0.543896 0.709936 -0.306415 0.030265 0.331278 1.094076 -1.404540 -1.462660 2.146151 -2.308043 1.481951 0.145075 -0.079099 -2.124163
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.340405 1.352540 1.782014 1.500726 0.732985 2.247290 0.525102 -2.814309 2.153186 0.742180 -2.668228 -1.386926 2.502838 1.269797 2.913662 2.033803 -1.952501 -0.916289 -3.539840 -2.076649
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.528773 0.370411 0.131455 -1.544629 -1.162826 -1.629743 0.767953 0.079412 -1.160883 -0.321897 0.378173 -1.325797 -3.122004 -0.820854 0.013505 0.385503 3.360466 1.205900 -0.890390 -0.644780
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.691159 0.485237 2.654128 1.811585 -0.493136 -2.609546 -0.403692 -0.452403 0.882272 1.113642 -2.491458 -2.510763 0.327808 -0.733112 -0.925005 1.799908 0.052566 -1.228450 -0.044055 -1.871369
wb_dma_ch_sel/assign_101_valid/expr_1 -1.359795 -2.338570 1.937232 -1.538710 1.084125 -2.447145 -2.987693 0.244136 0.004977 1.564509 -0.591159 -4.294423 1.592418 -0.165781 -4.267053 3.549401 3.021959 -2.340052 0.803218 3.042692
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.059760 0.888355 1.163601 -1.120498 0.356842 0.860513 1.804913 0.108561 1.151558 0.620597 -0.410622 -0.495950 -0.575869 0.115083 0.614567 0.316134 1.876976 1.083841 -0.565153 -2.417510
wb_dma_de/reg_de_adr1_we -1.634771 0.011388 0.487090 1.614673 0.149817 0.028689 -0.147211 -0.096125 -0.413785 -1.310412 -0.463956 -2.277494 0.416928 -0.523234 -0.440009 -0.784116 -1.110429 -0.214570 -0.309568 0.612158
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -2.628037 1.948212 -0.042053 -0.617037 -1.099756 -1.583117 -0.553257 1.894263 0.537258 0.148367 -2.821906 -0.008922 1.466310 -4.973625 0.134320 0.896042 1.548383 -1.014980 -1.791029 -2.133854
wb_dma_ch_sel/always_46/case_1 0.162475 -0.858420 -0.095556 0.781764 -1.228779 0.745077 -1.058368 -1.275352 1.425801 0.784930 1.585825 2.140002 0.663283 2.199990 -0.757659 0.509527 -0.602417 -1.505742 -0.171397 -1.318518
wb_dma_ch_rf/assign_11_ch_csr_we -1.679690 -1.782506 -2.054278 -0.617071 -0.302426 -0.861869 -0.574491 -1.133017 0.045493 2.893383 0.402160 -0.548863 2.634181 -0.660936 -4.984512 0.068971 1.814322 -2.555603 -1.517973 4.942737
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 3.180151 1.569263 -1.214201 -0.980127 1.868704 3.772159 1.040946 -2.320922 -1.461246 0.020283 0.174793 -0.302164 1.229096 -0.243608 2.231717 2.964275 -0.722718 0.799693 -1.580997 0.039443
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.591087 0.395839 0.178192 -1.669724 -1.255313 -1.658425 0.891192 0.146247 -1.093429 -0.372685 0.437884 -1.304995 -3.338799 -0.978705 0.029127 0.341893 3.637437 1.300963 -0.986317 -0.866784
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -3.809760 -1.290289 1.918152 2.528785 -0.852628 -2.406500 1.500186 0.546393 3.355796 1.262099 -2.524267 -2.281803 2.620818 1.508954 -2.724126 -0.083948 -0.719716 -1.623770 -2.864239 -0.014285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.055860 -0.295017 2.213948 1.087745 -0.797972 -3.567486 0.223222 0.145726 2.511154 2.227378 -2.126112 -0.643352 0.551653 0.994147 -1.942997 1.323636 0.823399 -1.140396 -0.590271 -1.758341
wb_dma/wire_de_adr0_we -0.380514 -1.085801 0.521097 1.678085 -0.511026 -3.031775 0.180007 -0.346428 0.991473 -0.706947 1.175789 0.934578 -1.064158 -1.691581 -1.057235 1.332381 -0.247752 0.550472 1.095835 -0.938310
wb_dma_wb_slv/wire_rf_sel -2.886207 3.184923 0.255678 5.598129 -0.058865 -1.948454 1.384872 -2.562847 -0.922723 -0.432322 -0.868655 -2.078777 1.022009 -0.086320 -0.979789 -0.389072 -4.287572 0.829584 0.182078 -0.089673
assert_wb_dma_wb_if -1.671668 -0.207572 -1.797975 -1.598030 -0.855826 1.934160 -0.084265 0.210219 -4.610201 1.438217 0.599687 -1.174536 0.200640 1.341625 -0.974667 1.863949 -0.544958 -0.074908 -0.178014 2.765924
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.089704 0.896305 1.147396 -1.148865 0.360730 0.857782 1.828589 0.141317 1.165328 0.645260 -0.390621 -0.518169 -0.617349 0.098652 0.637328 0.316792 1.921243 1.082447 -0.594491 -2.481022
wb_dma_ch_sel/assign_120_valid 2.436971 0.439543 2.428856 0.303562 -0.806658 -3.014269 -0.443279 -0.380538 1.629616 2.724759 -2.411715 -0.218345 0.007636 -0.231015 -0.551892 2.798238 1.227007 -1.298611 0.082575 -2.766287
wb_dma/wire_wb1s_data_o 1.508251 -0.286590 -2.547907 0.191383 -1.294613 3.309209 0.082088 -2.147496 0.297237 -2.531944 0.427123 1.228062 0.249450 0.077957 0.518149 0.153581 -0.505383 -0.936863 -5.532528 -0.514699
wb_dma_de/wire_adr0_cnt_next1 -2.546786 -1.982916 -1.029508 -2.777555 1.921046 -2.089812 -1.723919 2.341520 -0.285307 2.519764 1.275515 1.905405 1.786343 1.934797 -1.923463 3.593814 2.179140 -0.952876 1.379285 3.457991
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.108208 0.905906 1.206253 -1.102787 0.341220 0.828391 1.795036 0.118779 1.180827 0.655311 -0.416613 -0.495934 -0.564673 0.065346 0.617848 0.310018 1.891592 1.050005 -0.595522 -2.450087
wb_dma/wire_pt0_sel_o 0.196503 -1.484802 -2.817926 0.328531 -1.553955 3.921844 1.659323 -1.488963 2.223429 -2.016162 0.308417 1.797888 1.851397 1.296175 0.111997 -0.643290 -0.910231 -1.200224 -7.393239 0.224889
wb_dma/wire_pt0_sel_i -3.596893 0.684620 -2.445521 -1.887287 -1.699848 1.900285 -1.247247 0.640118 -5.736976 2.096768 0.604873 -0.594101 0.632461 1.239598 -0.036480 0.478310 -1.125087 -0.703326 0.322033 3.488297
wb_dma_ch_rf/always_11 -1.679813 2.684118 2.090672 -1.643237 -0.770614 0.985964 0.728785 1.007217 1.543718 3.582087 -2.885191 -0.909828 1.293187 3.034822 1.603080 -2.113431 1.429463 -0.711527 -1.063426 -2.541359
wb_dma_ch_rf/always_10 -1.334685 1.213461 2.110807 -0.272355 -2.976599 -3.084001 -0.241495 0.834212 2.165213 2.177524 -1.726848 0.456980 -0.920057 -0.512037 0.152434 -0.973211 2.301492 -0.980655 -0.608625 -3.813352
wb_dma_ch_rf/always_17 1.127009 3.035038 0.049347 -2.599652 0.861127 3.328217 -1.476857 0.131052 -1.639271 1.386332 -2.926702 -2.708109 1.579952 -1.714003 2.939458 -2.059763 1.463720 -1.420328 -1.895777 0.766381
wb_dma_ch_rf/always_19 1.876986 0.340328 -0.515512 0.429417 1.430769 0.901338 -1.278364 -0.801604 -1.833400 0.808004 0.005559 0.394190 1.247826 0.604649 1.165558 1.374319 -2.386797 -0.471846 1.847802 1.786314
wb_dma_ch_rf/input_de_csr_we 3.240701 0.949610 -2.253915 -1.312087 -3.912376 2.563478 1.441369 -1.006729 1.066755 0.450454 -2.517117 1.864465 -0.733379 1.051624 -2.181287 0.178272 2.577354 -2.323353 -6.954760 -3.959561
wb_dma_ch_sel/assign_147_req_p0 0.749252 0.424347 2.766682 1.897740 -0.630941 -2.764062 -0.547547 -0.480708 1.032965 1.171680 -2.749361 -2.570576 0.401349 -0.807536 -0.988272 1.815758 0.103112 -1.460017 -0.235978 -1.932989
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.683305 -1.171417 1.699438 2.503227 -0.954254 -2.257406 1.475977 0.430936 3.196497 1.216687 -2.485511 -2.174542 2.578573 1.426444 -2.627304 -0.087199 -0.773005 -1.646862 -3.008297 -0.025415
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.091322 0.033216 1.547219 1.461277 -0.325658 -0.828128 0.022654 -0.248875 1.934553 0.402318 -1.625137 -0.516860 0.640255 0.959479 0.622688 -0.581590 -0.883087 -0.685467 -1.001814 -1.070312
wb_dma_wb_if/wire_slv_dout 0.296487 -3.726404 -1.089179 3.429924 -4.093040 -1.672198 -5.251493 -2.945777 -2.208185 -3.512862 -0.842665 -4.151915 -0.092737 -1.410354 -4.284750 -1.023434 -3.065038 -4.692929 -2.100550 5.046673
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.351887 2.971571 -0.417516 0.223733 -0.930210 -0.362545 -3.073497 -1.592182 -3.031353 0.635377 -2.290791 -0.628688 1.061235 -3.579336 2.687347 0.142843 -2.434000 -1.758227 0.421255 0.264124
wb_dma/wire_pointer 2.595370 0.474088 -1.210906 -2.372902 -0.975825 1.952315 2.075557 1.762595 -1.045869 -0.045045 0.384914 0.548056 -2.762316 -1.690707 -2.644606 -2.138432 3.620007 0.764084 0.634812 -1.858783
wb_dma_de/assign_75_mast1_dout/expr_1 1.523120 -0.262865 -2.573698 0.165890 -1.355934 3.334094 0.103528 -2.135631 0.256781 -2.549836 0.428703 1.233731 0.179631 0.044011 0.500490 0.155672 -0.479143 -0.916250 -5.555762 -0.526745
wb_dma/wire_ch3_csr 0.078641 -1.386244 -2.431260 0.058834 -1.794645 0.632725 -2.370701 -0.009989 -1.673082 -0.569812 -0.320683 -0.114954 2.593475 0.233024 -1.593831 5.527437 -1.033251 -1.888234 -0.939867 2.570005
wb_dma_ch_rf/assign_27_ptr_inv 0.982964 0.671302 1.297835 -2.107567 1.905042 2.616246 2.501858 1.211326 0.610796 0.154167 0.006702 -2.136036 -0.877632 0.058712 -0.275764 -2.005535 2.900771 1.757464 0.425061 -1.137713
wb_dma_de/reg_adr1_inc -1.743445 0.050115 0.526772 1.723125 0.132755 0.091669 -0.114118 -0.110086 -0.487807 -1.453471 -0.446279 -2.398253 0.419103 -0.536978 -0.438149 -0.828689 -1.181010 -0.178752 -0.345426 0.662873
wb_dma_ch_sel/input_ch6_csr -0.778119 -0.699232 -2.688376 -1.367291 -0.802784 0.677082 -1.583917 0.219778 -3.498531 0.735388 0.311422 -0.821740 1.155894 1.316799 -3.091276 3.367523 0.467727 -1.560158 -0.109675 3.510350
wb_dma_de/input_mast0_err -1.301472 1.101157 2.217144 -0.174134 -2.868273 -3.114437 -0.301843 0.791068 2.303045 2.135975 -1.860646 0.369975 -0.768746 -0.453168 0.091786 -0.806441 2.190152 -1.034916 -0.700585 -3.756671
wb_dma_de/assign_68_de_txsz/expr_1 2.299813 2.726915 0.803339 -1.194790 1.958621 2.013824 -0.221318 -1.635774 -0.054857 2.661498 -4.346453 -2.791871 3.240835 -0.092306 2.203592 2.757974 0.333459 -1.503842 -3.398110 -0.102174
wb_dma/wire_ch2_csr 0.180067 -1.500596 -2.616321 0.149146 -1.988179 0.640964 -2.712892 -0.083086 -1.754488 -0.471409 -0.263943 0.220551 2.705088 0.227216 -1.826339 5.534273 -1.283566 -2.099491 -0.719970 2.711561
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.252260 1.532483 0.053163 -1.408023 -2.281205 0.441224 -0.498194 0.756660 -0.202194 -0.029911 0.293652 1.091679 -1.519125 -1.558233 2.107676 -2.321240 1.620376 0.143060 -0.084039 -2.283985
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.066322 0.920604 1.122442 -1.159099 0.324789 0.874700 1.784197 0.115696 1.134124 0.637534 -0.440130 -0.488965 -0.584590 0.048224 0.590374 0.333371 1.872856 1.063540 -0.590378 -2.450078
wb_dma_rf/input_ndnr 1.090021 1.008002 0.845141 -2.656501 -0.042450 2.424694 1.635537 0.143123 1.180991 0.672880 -2.412428 -3.350068 -0.017638 -0.034026 -1.142116 -0.859115 4.235281 -0.553608 -4.255975 -1.528944
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.090013 0.940800 1.166131 -1.110413 0.288219 0.856571 1.815331 0.125288 1.181757 0.605326 -0.432863 -0.482997 -0.621776 0.053144 0.645990 0.309629 1.916849 1.064978 -0.605284 -2.514393
wb_dma_de/always_19/stmt_1 -3.610687 -0.200306 -0.428505 -1.575296 1.952738 -2.446491 2.298696 2.261685 1.447820 1.977977 0.499921 3.114144 1.697079 -1.945665 -0.986044 1.129255 0.785584 0.888751 0.340373 -0.083760
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.633824 -0.373979 0.379770 1.246686 -1.295374 -0.771317 -2.913989 -0.985564 -0.374351 -0.019547 -0.954795 0.259772 0.451620 -0.911126 0.924812 0.754029 -1.608522 -2.213144 0.044790 0.271456
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 2.985659 -3.687929 1.756971 -0.022703 -3.331293 -0.507424 -6.016344 1.904158 3.482948 -1.159466 -1.288007 2.162986 0.491393 0.539071 -0.194528 -2.672806 -0.071579 -5.202478 -1.035262 -0.638955
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.778607 0.511314 2.627587 1.862329 -0.539709 -2.659075 -0.584028 -0.516781 0.802353 1.218917 -2.613930 -2.536781 0.413231 -0.796346 -0.976321 1.955312 0.022859 -1.399987 -0.079243 -1.780905
wb_dma_de/assign_78_mast0_go/expr_1 -1.999737 1.135518 -0.727268 -0.179785 -0.824933 0.839986 -1.089683 0.481265 -1.157978 0.225977 0.647425 1.136442 0.320803 0.304882 1.889092 -2.437720 -1.214543 -0.122259 1.062476 0.543504
wb_dma/assign_6_pt1_sel_i 0.284923 -1.427826 -2.894909 0.337387 -1.550591 3.960749 1.651861 -1.573597 2.116791 -2.100636 0.322625 1.783997 1.842159 1.133135 0.153830 -0.534431 -0.980711 -1.208906 -7.471460 0.280606
wb_dma/wire_mast1_adr -3.606405 -0.283955 -0.162577 -1.554183 2.155836 -2.310527 2.387848 2.295205 1.721579 1.869573 0.472450 2.929823 1.752545 -1.765331 -0.917130 1.048084 0.779477 0.952402 0.382966 -0.187146
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.996609 1.180985 -0.746001 -0.162413 -0.824356 0.814641 -1.113492 0.480487 -1.142305 0.263717 0.643327 1.164738 0.313528 0.306255 1.943743 -2.445004 -1.252677 -0.143993 1.085940 0.568222
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -1.393210 1.266023 2.004606 -0.288377 -2.912996 -3.026543 -0.322302 0.822464 1.974021 2.140662 -1.697501 0.491732 -0.860089 -0.554157 0.184109 -0.968054 2.153132 -0.961875 -0.529035 -3.653242
wb_dma_rf/input_dma_busy 0.680287 2.144510 -1.901272 0.650553 2.489138 0.505887 0.863164 -0.586095 -2.857759 4.507368 0.297015 1.383803 2.342937 -1.459681 -0.242158 -0.321847 -1.593237 -0.649582 2.958927 2.826713
wb_dma_de/reg_adr1_cnt -3.250170 -1.308685 1.225641 -1.137245 2.604953 2.046027 1.413323 3.363496 2.171910 -0.878557 -0.863846 -2.366897 3.041695 -0.756024 -0.465990 -1.862712 0.587272 0.249421 -0.678417 1.739041
wb_dma_ch_sel/always_42/case_1/stmt_4 2.811531 1.030498 -3.225125 -1.657377 -2.215592 2.129913 1.688526 -0.899674 -1.536778 -0.850134 0.424659 1.858435 -1.660975 -2.513825 -1.359022 1.428582 2.238816 0.251424 -2.993645 -2.013038
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.079858 1.825127 -1.745650 -1.612019 -2.091747 2.367298 -0.106754 -0.918960 -1.045462 -1.264399 0.808706 0.850222 -0.789154 -2.409872 2.510080 -0.955594 1.231423 0.229119 -2.828716 -1.423934
wb_dma_ch_sel/always_42/case_1/stmt_3 1.969476 0.744406 -1.046778 -1.515827 -1.262380 1.705921 1.055987 -1.375863 0.133880 -1.606858 0.219405 -0.230895 -1.147034 -2.702626 0.766390 1.444176 2.522170 0.498500 -3.974704 -2.111684
wb_dma_ch_sel/always_42/case_1/stmt_1 3.301975 -1.488952 -2.414777 0.609433 -1.252494 -0.819570 -0.170477 -0.822971 -0.899109 0.871635 -1.452272 1.633899 0.667555 3.588744 -0.984585 3.739467 -1.822865 -1.389300 -2.583066 2.596738
wb_dma_ch_rf/always_4/if_1/block_1/if_1 1.439506 0.824385 -4.514296 -2.279038 0.481517 1.546704 -0.602771 -0.849613 -6.399070 -0.164514 0.955065 -1.072388 -1.626134 0.479592 -1.987408 2.007861 0.560924 -0.127324 0.902578 3.978666
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -0.650823 -4.260801 3.461264 5.954978 -1.574701 -2.728837 -0.082018 0.055426 5.754299 -1.113320 -2.555399 -2.509021 3.626058 0.573805 -1.484617 0.543738 -3.772170 -2.869369 -3.074994 0.454150
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.989841 1.116838 -0.721393 -0.176296 -0.810454 0.815772 -1.081985 0.463615 -1.119981 0.220041 0.641494 1.165578 0.311207 0.268840 1.899947 -2.409094 -1.272003 -0.144716 1.054319 0.556271
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 2.001255 -4.245122 1.047215 -0.115831 -3.539535 0.464561 -4.538731 2.158123 4.580795 -0.572637 -1.282853 2.960524 1.917071 1.430179 -0.180980 -3.309610 -0.597345 -5.303902 -2.776973 0.013705
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.095989 1.015437 0.786093 -2.724851 -0.021453 2.543365 1.761782 0.093857 1.199504 0.614543 -2.361073 -3.290509 -0.029571 -0.059279 -1.091849 -0.881980 4.298950 -0.446788 -4.423081 -1.524029
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.579921 0.448190 0.154066 -1.583088 -1.217476 -1.657635 0.830556 0.102400 -1.099817 -0.345231 0.420804 -1.311327 -3.236264 -0.934400 0.072980 0.370472 3.535549 1.284060 -0.949607 -0.838652
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -1.843920 -0.469485 1.237320 -0.188830 -0.634957 0.066547 1.475642 0.858011 3.268019 3.124354 -3.227396 -0.930538 3.171819 3.682618 -1.235348 -0.606972 0.330919 -1.945786 -3.654116 0.015504
wb_dma/wire_txsz 1.091038 2.946962 0.160413 -2.238314 0.878712 3.164543 -1.665375 -0.044427 -1.463024 1.376535 -3.082829 -2.803332 1.822147 -1.717891 2.996093 -2.009467 1.067845 -1.580467 -1.981567 0.830413
wb_dma_de/always_14/stmt_1 -1.350831 1.303779 2.121525 -0.359443 -2.908696 -2.956362 -0.137476 0.850445 2.176635 2.139955 -1.661250 0.462828 -0.936221 -0.523264 0.221378 -0.972334 2.326765 -0.805002 -0.611921 -3.919046
wb_dma_wb_slv/reg_rf_ack -1.782788 -1.116688 3.647278 5.513439 -1.341934 -3.916337 -0.338881 -1.015238 3.811175 -1.434620 -2.001995 -2.559985 0.648334 -0.743003 -0.700742 -0.453973 -2.526711 -1.201920 -1.355669 -2.143905
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.728601 1.909235 1.665450 -0.192325 0.878871 -1.464864 -2.555819 0.780221 0.669660 0.244228 -3.249831 -1.713375 3.182864 -4.809746 3.161973 2.311470 -0.096291 -1.511030 -1.330536 -0.587563
wb_dma/wire_de_csr_we 3.187914 1.051481 -2.039418 -1.369655 -3.792975 2.467843 1.466961 -0.918799 1.232112 0.592615 -2.731924 1.703748 -0.606325 0.981414 -2.039443 0.240776 2.724862 -2.336819 -6.973976 -4.103822
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.932015 -1.293586 1.855782 2.728590 -0.863931 -2.382029 1.572778 0.484712 3.324809 1.144457 -2.491282 -2.322328 2.652626 1.428357 -2.678365 -0.185280 -0.928215 -1.576188 -2.962297 0.019253
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.871223 3.057378 0.224947 5.577822 -0.096664 -2.145486 1.254856 -2.563246 -0.944370 -0.423451 -0.973103 -2.172452 0.997462 -0.115853 -1.193459 -0.212805 -4.159099 0.621072 0.034300 -0.000996
wb_dma/wire_ch1_txsz -1.004250 1.016393 -2.829736 -0.588509 -2.423335 1.651520 -1.814979 -1.027492 -2.067204 -1.921398 1.224349 1.370131 -0.261954 -2.510475 2.019073 -1.274518 -0.495581 -0.743023 -2.353475 0.773021
wb_dma_rf/inst_u9 -1.379941 1.232620 2.089200 -0.271080 -3.071370 -3.138834 -0.357707 0.844941 2.103126 2.151769 -1.744465 0.495820 -0.924736 -0.652383 0.146226 -1.003309 2.270148 -0.990376 -0.573340 -3.787165
wb_dma_rf/inst_u8 -1.438367 1.184504 2.080294 -0.380747 -2.894119 -3.078070 -0.282157 0.891612 2.121635 2.255495 -1.750003 0.399214 -0.848319 -0.423423 0.026105 -0.932172 2.356873 -0.992225 -0.664597 -3.702607
wb_dma_rf/inst_u7 -0.855537 -0.476775 -2.636438 -1.254929 -0.723946 0.746510 -1.633305 0.083834 -3.621909 0.609683 0.143584 -1.148598 1.207640 1.193432 -2.751907 3.452962 0.336227 -1.419259 -0.257400 3.504514
wb_dma_rf/inst_u6 -1.027322 -0.523148 -2.791993 -1.356527 -0.682728 0.652191 -1.625182 0.213554 -3.928595 0.602153 0.324038 -1.241094 1.154287 1.145058 -2.905236 3.515016 0.419923 -1.361338 -0.041120 3.819265
wb_dma_rf/inst_u5 -0.897702 -0.666918 -2.680347 -1.385068 -0.725079 0.723917 -1.515891 0.313776 -3.600371 0.409518 0.299905 -1.227500 1.116169 1.135981 -2.767886 3.500703 0.549938 -1.283037 -0.277362 3.677026
wb_dma_rf/inst_u4 -0.717575 -0.561702 -2.478289 -1.358434 -0.678053 0.680836 -1.795108 0.186029 -3.508555 0.553164 0.127739 -1.170098 1.256419 0.996795 -2.658290 3.429565 0.397223 -1.496771 -0.105391 3.499623
wb_dma_rf/inst_u3 -0.975595 -0.675920 -2.687386 -1.343464 -0.671264 0.729063 -1.689015 0.205541 -3.651771 0.446194 0.372856 -1.116046 1.241687 0.962601 -2.788761 3.473137 0.374267 -1.418805 -0.120638 3.635525
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.050404 -0.361365 2.275726 1.240616 -0.889481 -3.706297 0.248574 0.074757 2.641777 2.205061 -2.206298 -0.663167 0.564979 0.974785 -2.012180 1.351212 0.728842 -1.198631 -0.663984 -1.828450
wb_dma_rf/inst_u1 -0.972676 -0.646991 -2.707949 -1.244943 -0.852990 0.673168 -1.755965 0.138912 -3.781491 0.438613 0.451976 -1.262050 1.148323 0.858631 -3.020881 3.509638 0.460945 -1.459199 -0.075873 3.681620
wb_dma_rf/inst_u0 -0.554611 0.376887 -3.834167 -0.493014 0.297432 -0.052536 -1.470310 -0.286425 -5.766547 1.964893 -0.825418 -1.104028 1.314753 -0.407236 -2.639781 0.753670 -1.114003 -1.849565 0.745681 6.253845
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.084009 -0.830639 -0.140953 -2.441411 0.477632 2.149106 -1.760539 2.008290 1.941898 1.863462 -2.859219 1.612800 3.078195 3.506370 -0.876939 -2.512885 0.179005 -3.654771 -3.241621 1.200474
wb_dma_inc30r/assign_2_out -1.131160 -0.961386 0.784058 -3.212043 3.870457 1.880642 0.637793 3.922422 2.679904 2.220049 -1.516297 1.070856 4.032876 1.969551 0.665718 -0.552635 0.420331 0.307561 1.306436 2.368095
wb_dma/wire_mast1_din 1.514192 -0.307058 -2.521172 0.234864 -1.283145 3.346302 0.128676 -2.155241 0.309955 -2.572115 0.444057 1.178229 0.248719 0.146458 0.503238 0.186065 -0.521794 -0.943383 -5.549558 -0.491294
wb_dma_ch_sel/assign_2_pri0 0.359214 1.633543 2.980930 -1.606611 -0.020520 0.052280 1.888073 0.616385 2.824793 3.493173 -3.686002 -2.043397 0.920033 2.639452 -0.341560 0.331535 2.924435 -0.578203 -2.199500 -3.397127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.745969 -1.210771 1.889046 2.645096 -0.875676 -2.286361 1.503628 0.414879 3.284395 1.126100 -2.501052 -2.351025 2.563569 1.547349 -2.631881 -0.147049 -0.855946 -1.605846 -2.928400 -0.042578
wb_dma_rf/input_de_adr0_we -0.367638 -0.989399 0.499390 1.588629 -0.517850 -2.832942 0.212488 -0.334783 0.957166 -0.640383 1.110211 0.898740 -0.995214 -1.626088 -1.012525 1.256127 -0.166290 0.520804 1.042641 -0.901603
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.568768 0.430370 0.172984 -1.740534 -1.137179 -1.582164 0.963794 0.189298 -1.104625 -0.268094 0.376966 -1.331235 -3.233991 -0.853051 0.011036 0.362599 3.650802 1.310844 -0.979373 -0.759057
wb_dma_wb_mast/always_1/if_1/stmt_1 0.165534 0.876227 -4.769946 0.071308 0.249954 -0.288954 -0.817825 -0.349148 -5.635121 -0.749076 -0.592474 1.633640 -0.720121 0.496777 -3.950277 2.191074 -1.419941 -1.490271 -1.438365 2.636672
wb_dma_ch_sel/always_48/case_1/cond -0.256317 1.580888 0.091737 -1.449205 -2.240637 0.479664 -0.404995 0.718131 -0.170727 0.024400 0.328343 1.085540 -1.500742 -1.538356 2.170434 -2.323677 1.647935 0.215114 -0.131064 -2.384711
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.805335 -1.297789 1.773987 2.676323 -0.888859 -2.348526 1.494679 0.437519 3.218726 1.113563 -2.430795 -2.300182 2.567859 1.454629 -2.717934 -0.147503 -0.880895 -1.579056 -2.930109 0.056136
wb_dma_rf/input_wb_rf_we -1.751744 -1.036512 -3.560477 -0.790168 2.081486 -1.066249 -1.962804 -0.712754 -2.548590 0.533328 0.035270 -0.690118 0.760852 -0.429080 -1.874938 0.503536 1.824560 -1.972267 -2.265630 5.689626
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.251871 1.524795 0.015761 -1.419300 -2.278522 0.441402 -0.511513 0.736883 -0.230153 -0.043356 0.359970 1.138737 -1.574553 -1.617455 2.081807 -2.321055 1.672383 0.145451 -0.103093 -2.284554
wb_dma/assign_7_pt0_sel_i -3.690402 0.727691 -2.495820 -1.952128 -1.832785 2.058979 -1.224955 0.666329 -5.892756 2.181814 0.676662 -0.647141 0.657984 1.305322 0.024051 0.557141 -1.097868 -0.685380 0.265513 3.474959
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.953366 0.634618 1.334617 -2.147093 1.870628 2.594375 2.560636 1.206105 0.720541 0.139801 0.059613 -2.162214 -0.976191 0.063102 -0.261913 -1.993707 2.976012 1.770179 0.326746 -1.251251
wb_dma_wb_mast/wire_mast_pt_out -1.305000 3.436199 -2.679428 0.409797 0.366178 0.224034 0.858568 -1.366829 -3.384111 0.116735 -0.258013 -0.522032 0.198032 -0.409848 -0.784495 0.882070 -0.572824 0.868730 -0.601475 1.319988
assert_wb_dma_ch_arb/input_state -0.671116 0.654401 1.821000 -0.334097 -0.335258 -0.783112 0.068224 0.387398 1.724080 2.747088 -3.195459 -1.540993 1.522177 2.624480 -0.868162 0.034461 0.904650 -1.665494 -1.639495 -0.962860
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.111881 0.924013 1.163454 -1.150127 0.334348 0.861828 1.815412 0.122734 1.148495 0.626376 -0.443430 -0.510449 -0.602121 0.062931 0.638482 0.308250 1.925519 1.072588 -0.577900 -2.483880
wb_dma_de/always_8/stmt_1/expr_1 0.916669 2.520545 1.213969 -1.375977 -1.212810 0.576779 -1.710778 0.365838 -0.420472 3.449857 -2.819407 -0.000110 1.170741 1.549210 2.288443 -0.878579 0.236448 -1.961167 0.109284 -1.351259
wb_dma/wire_ch0_csr 1.240479 0.245764 -3.188021 0.030356 -0.811452 -0.890833 -1.080939 2.058982 -2.408505 1.554356 -3.014618 2.570362 2.116427 -1.768082 -0.962437 1.708755 -1.974202 -2.609968 -0.201155 2.195349
wb_dma_de/assign_69_de_adr0/expr_1 -0.564176 -2.437740 -1.162722 -0.364575 -0.191692 -5.974131 -2.465114 0.446703 -1.515548 2.141424 0.717733 1.794173 -1.656918 1.864686 -3.977061 1.898978 1.303384 -1.555987 1.632580 3.781672
wb_dma_wb_slv/wire_pt_sel -5.129416 1.761507 -6.342420 -0.710010 -1.279259 2.769675 0.965130 -2.166250 -6.752662 2.973260 0.725638 -0.258135 3.125734 3.279157 -2.622344 -0.783325 -3.236240 -0.650277 -3.214624 8.581702
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.294493 2.409093 -0.947806 0.172861 -2.707824 -0.779257 -1.525857 0.058607 -3.415939 2.217032 -1.172238 2.518463 -0.912403 -0.545322 -0.468660 -0.608381 -2.279232 -1.371676 3.787611 -1.626209
wb_dma_ch_sel/wire_de_start -1.838928 2.650887 0.838861 -0.122581 0.690634 -0.345000 -3.389936 0.386529 -2.284357 -0.493108 -2.986275 -2.073394 2.663690 -5.002530 2.936525 0.977864 -2.308155 -1.498078 0.942567 0.496014
wb_dma_wb_mast/assign_3_mast_drdy -2.005165 1.722884 0.604300 -0.091165 -4.012709 0.670379 -0.180062 -3.725564 -0.136950 -0.297850 0.953727 -3.014218 -0.270106 -2.068859 -1.382020 3.036539 2.410928 -0.484767 -2.746635 -3.741483
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 3.022385 1.683757 0.166757 -1.415489 -0.238064 1.718677 -0.175110 -1.691057 -0.077025 1.853473 -2.937666 -1.301141 1.538653 0.435253 0.931627 2.760454 1.071788 -1.649324 -3.687139 -1.135947
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.055126 -0.344238 2.276925 1.133409 -0.796051 -3.610755 0.250205 0.121606 2.621564 2.167302 -2.127737 -0.642768 0.571173 1.024086 -1.901425 1.348579 0.774837 -1.100176 -0.591875 -1.840339
wb_dma_de/always_5/stmt_1 2.768219 1.437609 1.959579 -1.322866 -0.444169 -0.201642 -0.541856 -0.066524 0.743582 3.215599 -3.430863 -1.168587 0.823987 1.293360 0.468793 1.437305 1.561386 -1.766461 -0.979323 -1.977414
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.112416 1.218843 -0.815063 -0.168047 -0.866815 0.855552 -1.171589 0.506553 -1.246724 0.293913 0.646568 1.220374 0.331893 0.342207 1.974881 -2.576131 -1.344158 -0.157709 1.100361 0.659802
wb_dma_de/input_mast1_err -1.372791 1.185244 2.192181 -0.245290 -2.951785 -3.133147 -0.226282 0.862181 2.275478 2.099745 -1.670594 0.539332 -0.977450 -0.592627 0.209213 -0.910670 2.267984 -0.860524 -0.555350 -3.928013
wb_dma_de/reg_mast0_adr -2.559067 0.470319 0.663231 1.846091 -1.661148 1.788248 -0.652254 -3.235851 -1.946553 -2.103512 1.242449 -5.764467 0.660227 -1.524411 -2.846788 2.352278 -0.169422 -0.463567 -0.376081 -0.294461
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.618863 -0.243325 -0.504592 0.062945 -1.708679 -1.113778 1.200199 -1.611630 1.054972 -2.156550 1.259087 0.692981 -2.088916 -4.210181 -0.223458 2.590534 2.253454 0.972223 -2.776825 -2.962672
wb_dma_ch_rf/assign_15_ch_am0_we 0.258542 -0.905323 -0.057459 0.796914 -1.261318 0.740358 -1.079164 -1.273270 1.522283 0.759165 1.618350 2.272531 0.613822 2.325001 -0.757235 0.489736 -0.692397 -1.495111 -0.084728 -1.346241
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.767480 0.400224 0.730031 -1.303806 -1.515773 -0.356086 0.570144 0.285331 0.907591 -0.305060 -0.292173 -0.020955 -1.916226 -1.927932 0.238196 0.079375 2.949520 0.296605 -1.174249 -2.903305
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.106109 0.920704 1.170514 -1.138272 0.315690 0.837791 1.847794 0.136253 1.148232 0.628065 -0.440596 -0.506996 -0.587127 0.066308 0.602689 0.321236 1.903803 1.094158 -0.556464 -2.432408
wb_dma_rf/inst_u2 -0.837121 -0.918851 -3.843419 -1.662963 -0.148457 0.611997 -1.947347 -0.214573 -4.293205 -0.075809 0.828390 -1.263839 0.646713 1.300181 -2.680343 4.171946 0.908459 -1.500812 -0.492767 4.467997
wb_dma_ch_rf/wire_ch_adr1_dewe -1.784677 0.077454 0.515393 1.667169 0.126005 0.089413 -0.143456 -0.109367 -0.496905 -1.431297 -0.465332 -2.396494 0.448394 -0.560605 -0.454266 -0.850958 -1.160486 -0.220366 -0.387632 0.647712
wb_dma_ch_rf/always_17/if_1 0.979721 2.903927 0.193907 -2.250227 0.880974 3.218462 -1.610220 0.045664 -1.449714 1.297653 -2.980410 -2.823604 1.770581 -1.683063 2.983679 -2.245375 1.128410 -1.531500 -1.927938 0.896687
wb_dma_de/assign_71_de_csr 2.902358 1.081069 -3.124149 -1.665516 -2.317207 2.126135 1.758566 -0.894423 -1.454014 -0.839004 0.493777 1.982725 -1.782149 -2.512317 -1.303705 1.359076 2.284682 0.318879 -2.917562 -2.262746
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -2.027951 1.148630 -0.719755 -0.158048 -0.818623 0.784939 -1.127084 0.469319 -1.148861 0.284830 0.589458 1.135721 0.358627 0.326810 1.890145 -2.449969 -1.256133 -0.162458 1.075881 0.568246
wb_dma_ch_sel/always_42/case_1 2.371788 -0.912924 -4.160160 0.545850 -3.057112 -0.077143 -0.217592 0.135382 -2.073069 1.651930 -0.866215 4.044564 0.689110 3.864871 -1.637919 2.235594 -2.626085 -1.805358 -1.383326 2.452108
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.335073 0.578808 -2.492786 -0.073652 -2.034882 -1.407250 0.751100 -0.805662 -0.872162 -1.384212 0.171384 1.877948 -2.053186 -6.096853 -1.411369 2.148759 2.078286 0.121805 -2.120893 -2.104929
wb_dma_ch_sel/always_6/stmt_1 1.374371 0.305312 -0.361499 0.146256 -1.062980 -1.939918 -0.024788 -1.321115 0.647250 -2.272891 -0.032719 -0.354182 -1.539767 -6.431668 0.771492 2.287838 2.323406 0.418506 -3.002325 -1.988012
wb_dma_ch_rf/reg_ch_chk_sz_r 0.885861 2.416840 1.156150 -1.380540 -1.155220 0.593003 -1.712502 0.339701 -0.476483 3.384775 -2.737560 -0.062989 1.184506 1.641533 2.187553 -0.803262 0.206452 -1.976348 0.101412 -1.182261
wb_dma_ch_sel/always_3/stmt_1 1.109155 1.096015 0.836105 -2.704600 -0.124707 2.479265 1.779949 0.123179 1.233238 0.625977 -2.405789 -3.227986 -0.039293 -0.201653 -1.043303 -0.810040 4.317604 -0.450755 -4.454856 -1.701595
wb_dma/wire_pointer2_s -0.477966 -0.191121 -2.405292 -0.648672 1.064642 0.092266 -0.138613 -0.557854 -2.335910 -0.875687 0.753724 -0.783428 -0.686974 0.137146 -0.641254 1.063468 0.578945 0.195624 -0.587899 2.630255
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.316782 1.558247 -0.023172 -1.388108 -2.197837 0.517716 -0.522962 0.722073 -0.305081 -0.019513 0.332860 1.077467 -1.450547 -1.481535 2.169538 -2.298475 1.510767 0.141476 -0.062859 -2.180467
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.916060 3.756707 -3.116058 1.179649 0.841571 0.655190 1.466716 -1.702705 -3.922455 1.035819 0.779091 0.201451 0.706970 0.165853 -1.181976 -0.529275 -2.083691 1.387477 1.200726 2.460939
wb_dma_ch_rf/input_de_txsz 2.515142 2.204085 0.579121 -1.198897 1.522818 2.961998 0.918418 -1.946856 0.152706 2.759381 -3.032209 -1.740438 2.835739 2.374395 1.370185 2.969237 -0.006155 -0.916873 -3.058800 -0.746859
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.511670 0.450508 0.119621 -1.608174 -1.187260 -1.634363 0.822179 0.098619 -1.175150 -0.310587 0.409679 -1.282309 -3.209276 -0.932991 0.043192 0.353159 3.493838 1.229053 -0.906663 -0.707688
wb_dma_wb_if/input_pt_sel_i -2.733607 -0.503408 -4.230889 -1.949954 -1.931990 3.565431 -0.600762 -0.186936 -4.862421 0.858486 0.735613 0.335501 1.410654 2.018598 -0.172487 0.841963 -1.414002 -1.457444 -3.682753 4.260333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.983384 -0.367807 2.492285 1.361626 -0.839491 -3.640038 0.259494 0.066958 2.855798 2.051180 -2.151507 -0.652260 0.522243 0.992208 -1.779401 1.255113 0.677035 -1.088093 -0.679311 -2.012264
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.727706 0.375003 0.766076 -1.204781 -1.532688 -0.397109 0.572154 0.263425 0.933150 -0.335534 -0.263345 -0.026576 -1.892583 -1.916936 0.260518 0.087680 2.858502 0.303539 -1.150727 -2.849290
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.904418 0.930466 -0.677234 -1.098184 -2.799314 3.138040 0.299238 -4.287107 -1.337948 -2.211090 1.885501 -3.625909 -0.804373 -3.281706 -1.610241 4.252279 3.088427 0.164982 -3.513343 -2.597079
wb_dma/wire_mast0_go -1.998229 1.117172 -0.768547 -0.168607 -0.812857 0.837949 -1.094470 0.454545 -1.215814 0.257418 0.642918 1.169554 0.357633 0.332758 1.888090 -2.449345 -1.256606 -0.141226 1.068645 0.675753
wb_dma_ch_rf/always_1/stmt_1 1.540444 -0.710033 0.000002 2.010515 0.868665 -1.997931 -1.047196 -1.155073 -0.729544 0.079304 1.138472 1.334564 0.161722 -0.997793 0.146411 2.655745 -2.492029 0.107037 2.840340 0.746068
wb_dma_ch_rf/always_10/if_1 -1.479871 1.154390 2.066409 -0.225874 -2.978531 -3.103844 -0.323558 0.867386 2.097429 2.144768 -1.701871 0.519657 -0.849571 -0.474125 0.091509 -1.030357 2.176564 -0.996726 -0.587759 -3.621121
wb_dma_ch_sel/assign_165_req_p1 -1.982767 1.188815 -0.716260 -0.166401 -0.843413 0.815206 -1.087216 0.468079 -1.133631 0.248893 0.652539 1.167306 0.324584 0.270640 1.949293 -2.449445 -1.275831 -0.134655 1.059374 0.494420
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.924718 2.533062 1.212769 -1.316531 -1.131273 0.694557 -1.679698 0.302948 -0.447780 3.366827 -2.718009 0.008365 1.222171 1.654355 2.445294 -0.918413 0.077120 -1.867928 0.193583 -1.310874
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.338665 1.204958 -0.752661 -1.312855 0.533619 2.877387 2.176690 -1.532091 0.179456 -0.713608 0.120682 -0.709637 0.122205 -0.779424 1.006145 1.717983 1.480975 1.202229 -3.343967 -1.513518
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.427513 0.345560 -0.213743 0.078148 -1.100158 -2.072173 -0.120742 -1.254725 0.756260 -2.104691 -0.189154 -0.392295 -1.458720 -6.524703 0.813869 2.248766 2.418744 0.304751 -2.991952 -2.133785
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.049511 0.722553 -1.076879 -1.507169 -1.317730 1.754054 1.105656 -1.436375 0.153555 -1.714107 0.265544 -0.276241 -1.251345 -2.793482 0.763543 1.488675 2.599325 0.519345 -4.079402 -2.178381
wb_dma_ch_sel/always_2/stmt_1 0.322440 1.517989 2.979583 -1.422057 -0.038273 0.041300 1.832396 0.579823 2.862173 3.417542 -3.674098 -2.076705 0.988024 2.744636 -0.296172 0.297677 2.777966 -0.624745 -2.212649 -3.331831
wb_dma_ch_sel/assign_115_valid 2.538944 0.542074 2.208386 0.117792 -0.694671 -2.741464 -0.430526 -0.422060 1.327643 2.686939 -2.317615 -0.217096 -0.035719 -0.219912 -0.481680 2.786335 1.247094 -1.206227 0.165773 -2.569257
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 2.945527 2.396400 -2.173435 -4.295210 0.375022 2.522031 -2.313217 1.081172 -1.371017 4.327767 -2.141695 5.801016 0.787976 3.853604 -0.572348 -1.724784 0.505958 -2.934816 0.415225 -1.078537
wb_dma/wire_de_txsz 2.382758 2.741295 0.914249 -1.115233 1.977792 1.867181 -0.282635 -1.549423 -0.002251 2.671755 -4.448968 -2.832270 3.241438 -0.093023 2.286908 2.707423 0.312548 -1.543208 -3.310196 -0.157265
wb_dma_wb_slv/input_slv_pt_in -1.363158 3.319318 -2.839913 0.479674 0.380900 0.164109 0.576986 -1.304556 -3.568862 0.158897 -0.330945 -0.500663 0.260142 -0.369736 -0.870902 0.603882 -0.788925 0.645915 -0.561163 1.825478
assert_wb_dma_ch_sel/input_ch0_csr 1.082654 0.903482 1.166755 -1.083685 0.289884 0.813442 1.776381 0.146102 1.164741 0.599383 -0.431722 -0.470770 -0.598339 0.046358 0.613633 0.301396 1.879666 1.032606 -0.594118 -2.431575
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.803772 1.500565 -0.514777 -1.073341 -2.132881 2.332724 -0.828086 -3.919274 -1.670227 -2.317179 0.574115 -4.574021 -0.324255 -5.518351 -0.605622 3.898670 3.216267 -0.380271 -3.733978 -1.781928
wb_dma_ch_sel/assign_149_req_p0 0.602513 0.481744 2.532384 1.765899 -0.524466 -2.614630 -0.580972 -0.492646 0.704525 1.211657 -2.615966 -2.591200 0.455410 -0.671819 -1.121793 1.930910 0.044742 -1.430710 -0.133366 -1.665873
wb_dma_de/wire_adr0_cnt_next -2.525627 -1.944500 -0.999989 -2.762639 1.961763 -2.089908 -1.636840 2.372735 -0.286734 2.441881 1.315137 1.903813 1.725047 1.865675 -1.790625 3.505008 2.177317 -0.739182 1.487924 3.428839
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.330471 -0.174749 -0.814775 -1.460509 -1.435638 2.630890 -2.561901 -0.184913 -1.063998 0.679291 -1.015514 0.443387 2.294502 -0.145911 -4.194444 -0.438856 -0.947516 -3.602463 0.470653 -0.111669
wb_dma_ch_rf/always_23/if_1/block_1 -1.710935 -0.161202 0.674775 0.591839 1.593711 1.884855 0.636843 0.968239 -0.873624 -1.859460 -0.016962 -3.900100 0.036929 -0.574849 -1.244379 -3.082060 0.020936 0.474064 0.530343 1.679827
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.585477 0.418251 0.253578 -1.605636 -1.215497 -1.658374 0.836762 0.094699 -1.089815 -0.333504 0.369541 -1.343687 -3.228739 -0.906922 0.104567 0.363331 3.514421 1.268956 -0.951831 -0.864483
wb_dma_rf/wire_ch0_txsz 2.361121 2.160708 -0.279444 -1.071186 2.588902 0.947596 -2.701287 -0.862333 -2.640822 -0.501191 -3.521869 -3.160659 0.675359 -2.860236 3.809417 1.405259 0.878850 -1.521843 -3.156589 1.285297
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.267359 -0.787329 1.771701 0.641308 0.480563 -1.468221 1.732556 0.719466 0.296409 0.964505 -1.534554 -4.409226 0.037614 1.030688 -2.068754 -0.732510 1.277221 -0.136960 -1.148921 1.593982
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.155823 0.268381 -0.660543 0.205163 -2.269348 -3.296674 0.268941 0.691332 0.029827 -0.215272 -0.388095 1.987059 -2.702967 -5.359313 -1.758099 0.955415 2.439421 -0.041822 0.465665 -2.926678
wb_dma_de/always_6/if_1/if_1 1.042225 2.868807 -0.199175 -2.243892 1.031636 3.253927 -1.780534 -0.073561 -1.919793 1.229992 -2.832213 -2.778562 1.865046 -1.763590 2.819293 -1.883528 0.946779 -1.604407 -1.832631 1.379245
wb_dma_ch_sel/assign_128_req_p0 -0.667919 0.825044 2.127525 0.608334 1.141809 1.943956 1.833561 0.081900 1.923772 3.039716 -3.913761 -3.209537 4.113491 3.659250 -0.003561 0.180041 -1.139386 -1.554292 -2.693287 0.089461
wb_dma_de/assign_77_read_hold/expr_1 -2.033324 1.149126 -0.839382 -0.140421 -0.771376 0.830800 -1.167293 0.438866 -1.307343 0.265902 0.657362 1.159364 0.394926 0.322585 1.846500 -2.403941 -1.372621 -0.177408 1.100508 0.778683
wb_dma_de/wire_de_adr0 -0.420395 -2.453596 -1.171379 -0.490987 -0.191298 -5.922142 -2.443608 0.504771 -1.517736 2.093673 0.751273 1.735414 -1.773221 1.892075 -3.947968 2.016077 1.454505 -1.475586 1.560483 3.702891
wb_dma_de/wire_de_adr1 -0.032044 -0.218114 0.211677 -1.079425 1.445644 1.743359 0.788146 1.113718 -0.379109 -0.459123 0.431188 -1.608744 -0.422193 -0.027363 -0.810556 -2.272281 1.194327 0.697610 0.861300 1.029653
wb_dma_wb_mast/always_4 -1.997644 1.118410 -0.759546 -0.139148 -0.769696 0.781692 -1.091591 0.474648 -1.158495 0.286891 0.616755 1.148048 0.365218 0.327665 1.891376 -2.390057 -1.290518 -0.169889 1.087391 0.611230
wb_dma_wb_mast/always_1 -0.016300 0.985038 -4.685688 0.013716 0.261139 -0.206229 -0.772483 -0.276494 -5.597551 -0.898251 -0.670314 1.473753 -0.709979 0.463061 -3.764662 2.042771 -1.388042 -1.466346 -1.718933 2.500189
wb_dma_rf/wire_ch3_csr -0.010428 -1.514901 -2.720483 0.108507 -2.004244 0.834220 -2.679800 -0.205205 -1.903466 -0.687774 -0.010160 0.034014 2.582522 0.350437 -1.841681 5.621082 -1.138709 -2.045093 -0.919709 2.755972
wb_dma_ch_rf/reg_ptr_valid 2.479054 0.431826 -1.230759 -2.354155 -0.943031 1.827385 2.021676 1.753750 -1.050766 -0.004565 0.395929 0.579918 -2.670461 -1.639512 -2.657875 -2.124686 3.519077 0.742793 0.681356 -1.748002
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.326993 1.520495 -0.012585 -1.367489 -2.314618 0.433263 -0.559681 0.749653 -0.261662 -0.039081 0.323400 1.071725 -1.472327 -1.557880 2.059936 -2.287545 1.604676 0.076286 -0.100944 -2.179502
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.856069 -1.269118 1.841199 2.721455 -0.997403 -2.366052 1.576382 0.452790 3.338830 1.175920 -2.559207 -2.252675 2.604758 1.487152 -2.695815 -0.241358 -0.885452 -1.673417 -3.065603 -0.101177
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -3.779149 -1.236287 1.910139 2.572729 -0.889238 -2.327712 1.558271 0.486167 3.410055 1.194533 -2.521369 -2.224034 2.582384 1.574753 -2.614252 -0.189855 -0.793280 -1.530620 -2.920410 -0.144821
wb_dma_ch_sel/always_9/stmt_1 1.772387 0.411286 0.741755 -1.304275 -1.490703 -0.347400 0.580855 0.258327 0.905315 -0.308675 -0.284088 -0.007479 -1.903720 -1.903920 0.300035 0.055092 2.913965 0.330579 -1.164278 -2.901986
wb_dma_rf/assign_6_csr_we/expr_1 1.537453 1.769478 -0.517395 -0.082675 -2.597081 -1.576376 -0.606187 0.428739 -1.032064 3.278308 -1.198202 3.063234 -0.535988 0.055270 -0.672147 0.417506 -0.124493 -1.361686 1.968878 -2.469592
wb_dma_ch_sel/assign_154_req_p0 0.695168 0.435893 2.535092 1.942882 -0.536565 -2.635333 -0.600313 -0.543933 0.781590 1.101133 -2.514276 -2.493726 0.398421 -0.773147 -0.984751 1.864902 -0.119586 -1.400276 -0.082220 -1.667927
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.476887 1.351339 1.681557 1.441658 0.883923 2.507013 0.594464 -2.895756 2.082460 0.771060 -2.680368 -1.465711 2.635231 1.422596 2.902927 2.164274 -2.031457 -0.868504 -3.626176 -1.918236
wb_dma/wire_ch5_csr -1.092552 -0.486610 -2.703195 -1.563915 -0.616157 0.730612 -1.571807 0.276264 -3.771869 0.644041 0.223283 -1.197510 1.193343 1.092069 -2.917266 3.517796 0.595450 -1.398147 -0.136151 3.579862
wb_dma_ch_pri_enc/wire_pri10_out -0.281639 1.517766 -0.037777 -1.454764 -2.243821 0.457968 -0.541930 0.729473 -0.299173 -0.055121 0.338827 1.082146 -1.510172 -1.599261 2.094108 -2.274395 1.626212 0.139992 -0.084381 -2.215688
wb_dma_ch_rf/assign_20_ch_done_we 0.673642 1.816693 -0.137221 -0.085545 -1.430261 -0.270291 -1.013619 -1.493492 -0.319300 1.522944 -1.132609 0.752612 0.864906 -0.758257 1.752525 1.536053 -0.351362 -1.180795 -1.475181 -1.360798
wb_dma_wb_mast/input_wb_ack_i -2.476715 4.626099 -5.131138 0.518012 -0.847769 0.652333 -1.723716 -2.743403 -7.576246 -0.410751 -0.653157 -1.421713 -0.119276 0.177126 -3.989074 2.124062 -1.009102 -1.380570 -1.115202 2.219478
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.998768 2.907628 0.050303 -2.410606 0.922304 3.094133 -1.618113 0.106116 -1.585547 1.375924 -2.997087 -2.796066 1.760224 -1.908156 2.810347 -1.986709 1.305613 -1.578675 -1.930381 0.985363
wb_dma_rf/input_dma_rest 0.984301 0.307245 -2.202318 -0.274971 -0.986109 0.541924 0.816796 0.452906 -1.591222 0.647573 0.341563 2.209452 -0.715997 0.073656 -2.094172 0.004073 -0.092757 -0.104477 0.846048 -0.209123
wb_dma_ch_sel/always_5/stmt_1 -0.175958 2.347906 0.706743 -1.409167 0.803951 -0.781108 -3.076655 0.422768 -1.360053 0.654151 -2.452947 0.066664 2.246117 -4.480798 3.402284 1.936040 -1.332402 -1.121525 1.305365 -0.260573
wb_dma_ch_sel/always_40/case_1 2.513794 0.449129 -1.132344 -2.341886 -0.955880 1.950618 2.054226 1.754168 -0.992545 -0.096676 0.376612 0.438005 -2.771122 -1.698832 -2.622646 -2.209817 3.656591 0.800594 0.617142 -1.854848
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.000019 -0.205392 0.174152 -1.025079 1.473019 1.789199 0.748892 1.043192 -0.457165 -0.456350 0.407160 -1.630171 -0.402664 -0.047161 -0.853524 -2.253542 1.132529 0.639053 0.887314 1.070535
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.060330 -0.377747 2.249640 1.263661 -0.790271 -3.751981 0.261572 0.103660 2.606688 2.133750 -2.078275 -0.595890 0.515624 0.941726 -1.949180 1.348003 0.701226 -1.065155 -0.567108 -1.815461
wb_dma/wire_de_csr 2.813062 0.926831 -3.122015 -1.634722 -2.197050 2.090806 1.744372 -0.883790 -1.466630 -0.782534 0.450727 1.903307 -1.690183 -2.370407 -1.427668 1.379744 2.230695 0.224674 -2.939719 -2.062162
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.174897 -0.116475 -0.663870 -1.337165 -1.285882 2.546172 -2.743483 -0.159680 -1.000004 0.645971 -1.111234 0.476150 2.483397 -0.575181 -3.987970 -0.144571 -1.097791 -3.664700 0.643329 -0.217530
wb_dma_ch_sel/always_37/if_1/if_1 -0.220527 -0.071481 -2.440724 -1.806106 1.583574 -1.867169 0.176303 2.022048 -0.742929 5.238678 0.061660 3.576147 2.016851 -1.382693 -1.949805 -0.488916 1.499456 -1.490248 1.666301 3.684385
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.918295 1.124972 -0.732247 -0.165357 -0.807167 0.837483 -1.060687 0.487066 -1.130319 0.230192 0.649536 1.172468 0.284346 0.261820 1.915582 -2.411588 -1.240981 -0.126173 1.079570 0.549574
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.721309 0.458508 0.737539 -1.295525 -1.518681 -0.325681 0.630840 0.316824 0.931301 -0.277249 -0.303272 -0.004610 -1.920652 -1.918536 0.291217 0.080153 2.992667 0.330445 -1.182085 -2.990509
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.513551 0.297662 -0.231929 0.117125 -1.132019 -2.006969 -0.080447 -1.352488 0.819999 -2.292706 -0.154269 -0.388127 -1.529465 -6.589997 0.833507 2.303243 2.438890 0.308363 -3.131984 -2.158577
wb_dma_ch_rf/always_10/if_1/if_1 -1.353934 1.220421 2.077405 -0.274625 -2.784406 -2.991646 -0.224179 0.849359 2.065783 2.144478 -1.679817 0.484936 -0.865367 -0.468368 0.168677 -0.913672 2.185971 -0.856824 -0.540473 -3.689678
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.256186 1.502784 0.072573 -1.372982 -2.218977 0.446254 -0.471295 0.735410 -0.200611 -0.016368 0.298334 1.033869 -1.442455 -1.535065 2.098166 -2.212315 1.590949 0.159275 -0.071837 -2.203651
wb_dma_ch_sel/input_ch3_adr0 -2.520387 1.785551 -1.872373 -2.000706 1.383754 -1.459029 1.386769 0.214621 -4.291770 1.681154 0.911956 -0.409752 -1.949824 0.589581 -1.213396 -0.698130 1.634521 1.352068 0.835718 2.409938
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.364428 0.597756 -2.424332 -0.041217 -2.061912 -1.394647 0.739491 -0.849210 -0.740106 -1.338098 0.029513 1.834601 -1.962687 -6.106929 -1.386583 2.229554 2.077451 0.072306 -2.204694 -2.164779
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.723161 0.433834 0.736925 -1.258288 -1.479193 -0.312532 0.568386 0.286655 0.914372 -0.295063 -0.316703 -0.035237 -1.845073 -1.857276 0.287523 0.084544 2.839217 0.291805 -1.148685 -2.847793
wb_dma_de/wire_de_txsz 2.441125 2.793661 0.939263 -1.094067 1.945136 2.029657 -0.270960 -1.651502 0.095153 2.553095 -4.425890 -2.763778 3.239201 -0.132246 2.498975 2.645623 0.212663 -1.489210 -3.456557 -0.290213
wb_dma_rf/input_de_adr1 -0.094101 -0.263250 0.154814 -1.036600 1.493826 1.751380 0.776002 1.076364 -0.463731 -0.462152 0.442489 -1.592256 -0.390320 -0.015696 -0.883850 -2.278198 1.082817 0.680156 0.916949 1.132248
wb_dma_rf/input_de_adr0 -0.836152 -0.206010 -1.622357 -0.526736 0.990517 -5.454516 -2.371574 -0.770178 -3.014838 3.280462 1.089708 2.810224 -1.829111 2.413441 -2.466871 1.727330 0.206230 -0.765072 2.993803 3.254938
wb_dma_de/always_2/if_1 -1.061192 -2.428294 -0.127345 -1.685316 1.128295 -6.462939 -2.931397 2.050649 -0.372369 2.275976 0.046516 2.215479 -0.420533 0.572727 -2.897409 3.492951 2.013111 -1.274254 2.278740 3.167660
wb_dma_ch_sel/assign_102_valid 2.521350 0.511503 2.315796 0.208164 -0.813901 -2.823155 -0.448449 -0.431478 1.508590 2.582326 -2.389874 -0.241051 -0.059338 -0.264440 -0.380665 2.680964 1.189536 -1.287640 0.091051 -2.695733
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.595151 -1.599352 -2.001102 -0.929228 -0.664826 -1.154763 -0.032421 -0.579200 0.579392 2.564423 0.365773 -0.274783 1.961182 -0.598994 -5.099380 -0.833016 2.567680 -2.054371 -1.859338 4.166170
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.539482 0.412149 0.147965 -1.591972 -1.202966 -1.665051 0.817272 0.125748 -1.162381 -0.324020 0.400395 -1.301602 -3.203305 -0.915753 0.014941 0.308530 3.488897 1.243066 -0.905799 -0.709123
wb_dma_wb_mast/assign_4_mast_err -1.412450 1.299505 2.055171 -0.312475 -2.979076 -2.884521 -0.296500 0.896819 2.045145 2.112627 -1.679959 0.536435 -0.877553 -0.478571 0.341108 -1.196468 2.193603 -0.917657 -0.560298 -3.763083
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.649109 -0.299969 -0.475563 0.104112 -1.801778 -1.202057 1.250739 -1.649628 1.162349 -2.201082 1.330776 0.692735 -2.180967 -4.282286 -0.248693 2.618131 2.349289 1.029818 -2.874034 -3.135366
wb_dma_ch_rf/always_2/if_1 2.469635 0.505676 -1.141422 -2.336892 -0.998576 1.841963 1.976006 1.776052 -0.979095 0.032203 0.263747 0.481168 -2.648622 -1.696291 -2.603168 -2.133750 3.568739 0.661132 0.530289 -1.853341
wb_dma/input_wb1_err_i -1.356640 1.206131 2.159279 -0.249650 -3.043602 -3.211229 -0.255083 0.850427 2.206110 2.109674 -1.673428 0.518576 -0.963752 -0.646376 0.131547 -0.935374 2.340139 -0.947945 -0.640766 -3.909038
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.205030 -0.860243 1.619845 0.468859 0.645042 -1.227157 1.928985 0.814958 0.142208 0.908752 -1.362236 -4.391835 0.044492 1.101941 -2.133472 -0.719701 1.370709 0.003527 -1.093434 1.764394
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.719245 0.549625 2.461174 1.783276 -0.597437 -2.557689 -0.575529 -0.555587 0.696941 1.144845 -2.614049 -2.507929 0.384803 -0.858464 -0.970144 1.948414 0.064487 -1.375839 -0.221507 -1.759367
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.126571 -0.328238 2.228498 1.089859 -0.800172 -3.673976 0.305632 0.200558 2.528820 2.237480 -2.082055 -0.649367 0.502440 0.982124 -1.998141 1.355650 0.845352 -1.111264 -0.543333 -1.802289
wb_dma_ch_sel/assign_121_valid 2.256629 0.324601 2.382224 0.440174 -0.873222 -3.134427 -0.484545 -0.356823 1.626754 2.552002 -2.320582 -0.283741 -0.057908 -0.224840 -0.625657 2.677875 1.139524 -1.302071 0.091705 -2.609439
wb_dma_ch_sel/assign_4_pri1 -0.834770 2.017698 0.445423 -1.284612 -0.422416 1.648225 0.743848 0.611638 0.015713 0.904153 0.219257 0.615201 -0.247134 0.396401 2.458913 -2.007591 0.679947 0.960320 0.486415 -1.853459
wb_dma_de/always_2/if_1/cond -1.036443 -1.242768 1.703584 -0.259672 1.260251 -3.286595 -0.163065 1.803113 2.592278 -0.137731 0.360032 1.609226 0.643742 -2.682870 0.131031 2.970750 0.822695 0.863507 1.835459 -1.458133
wb_dma_ch_rf/reg_ch_csr_r -2.391479 -0.066226 -1.749077 -0.729713 -0.691448 0.871887 -0.689464 -0.092668 -1.578041 1.893842 1.015851 0.260028 1.561690 -1.760211 -4.614803 -1.201856 0.706597 -2.130021 1.195696 1.657351
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.296225 1.520402 0.085235 -1.414740 -2.341351 0.392687 -0.503887 0.784494 -0.167613 0.005531 0.275989 1.110493 -1.511463 -1.570359 2.149730 -2.301867 1.662965 0.099942 -0.102566 -2.312099
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.789858 -1.281938 1.938386 2.561969 -0.842317 -2.318535 1.538556 0.544837 3.377013 1.215945 -2.544626 -2.269250 2.620862 1.561696 -2.645967 -0.178758 -0.788664 -1.584382 -2.927687 -0.052516
wb_dma_wb_if/wire_slv_we -2.715731 -1.104724 -4.005601 -1.144534 1.825202 -1.320152 -1.622510 -0.339489 -2.318329 -0.107262 0.062551 -0.551598 0.174394 -0.403291 -2.136750 -0.204838 2.491389 -1.588856 -3.066717 5.655720
wb_dma_de/assign_70_de_adr1 -0.006037 -0.194495 0.196553 -1.070672 1.453781 1.784236 0.762760 1.066251 -0.433589 -0.428392 0.389991 -1.613245 -0.382448 -0.017492 -0.849086 -2.250382 1.158512 0.673350 0.880009 1.086551
wb_dma_ch_sel/always_38/case_1/stmt_4 1.957036 0.728928 -0.993138 -1.463490 -1.266446 1.684064 1.067221 -1.358066 0.175380 -1.610774 0.225542 -0.228875 -1.155472 -2.684234 0.761686 1.432284 2.528056 0.506304 -3.937562 -2.111171
wb_dma_ch_sel/reg_ch_sel_r -0.211841 -0.259835 -2.520942 -1.721788 1.477596 -1.815894 0.130895 1.973420 -0.812093 5.104373 0.034613 3.363647 2.115247 -1.408715 -2.189586 -0.447871 1.419091 -1.602888 1.516187 3.951304
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.037552 1.474417 1.559268 0.142595 1.723500 -1.249524 -2.264620 0.088475 -1.120885 -0.894629 -3.296371 -2.776548 2.234577 -5.226591 1.332953 3.018531 -1.368584 -1.072832 0.355239 -0.019663
wb_dma_ch_sel/always_38/case_1/stmt_3 1.980262 0.784326 -1.059976 -1.528470 -1.221273 1.718801 1.082470 -1.372357 0.070656 -1.570203 0.215871 -0.238607 -1.151228 -2.649509 0.755639 1.433176 2.533467 0.494645 -3.896829 -2.061553
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.077651 1.875417 -1.856228 -1.669894 -2.101569 2.411007 -0.122984 -0.858590 -1.172856 -1.264625 0.862202 0.933197 -0.805088 -2.368915 2.517381 -1.002098 1.287458 0.312975 -2.777389 -1.378472
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.943891 1.055552 -0.752975 -0.159739 -0.755765 0.763738 -1.095127 0.437657 -1.164309 0.218861 0.629781 1.074525 0.359073 0.311082 1.761548 -2.295329 -1.280562 -0.149105 1.043527 0.682081
wb_dma_ch_pri_enc/wire_pri30_out -0.295842 1.520020 0.064308 -1.399366 -2.264470 0.377561 -0.523151 0.722750 -0.229758 -0.012949 0.279306 1.064364 -1.488565 -1.563414 2.105738 -2.297095 1.587107 0.133744 -0.097691 -2.255281
wb_dma_ch_sel/reg_ch_sel_d -5.057677 -0.630404 -1.124907 -2.487336 -0.802055 -0.543835 3.300841 3.913521 0.326031 0.566029 -0.881858 -1.241184 0.544600 -1.496881 -3.784305 -1.872317 3.889039 0.030484 -3.248715 1.012722
wb_dma_ch_rf/assign_14_ch_adr0_we -0.399340 -2.641226 -1.118967 -0.349581 -0.217220 -6.065434 -2.514562 0.437997 -1.443137 1.928469 0.797564 1.819744 -1.835295 1.900132 -4.066546 1.963768 1.287298 -1.472653 1.733127 3.809940
wb_dma_rf/wire_ch1_csr 0.247453 -1.498101 -2.763137 0.021607 -1.910552 0.708510 -2.769089 -0.199734 -1.886072 -0.499840 -0.130609 0.291576 2.616390 0.271930 -1.883679 5.654403 -1.141761 -2.148818 -0.865438 2.733047
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.799991 -4.036746 1.296406 -1.975770 2.029115 -0.270355 -0.313571 4.234491 2.598817 -2.173917 0.560491 -2.147174 1.212934 -2.874766 -1.537170 1.366982 3.420529 0.358191 0.352140 2.327327
wb_dma_rf/wire_pause_req 0.027424 3.459398 -2.217327 0.791892 -1.701993 -1.150158 0.314320 0.049475 -4.098947 5.002224 -0.472920 3.218551 0.151603 -2.393918 -1.757528 -2.216344 -1.840631 -1.474234 4.575976 -0.287433
wb_dma_ch_sel/assign_95_valid -1.278941 -2.713289 1.307140 -0.148876 -1.289008 -0.853399 -4.790368 -1.083583 2.306215 0.068101 -0.595685 -2.068936 4.459683 -0.998633 -1.193836 5.804827 0.343356 -3.429469 -1.475728 1.808287
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.976332 0.679569 1.376469 -2.137930 1.850638 2.600144 2.561387 1.186549 0.781358 0.203220 -0.057097 -2.178195 -0.908128 0.137069 -0.260094 -1.936843 2.953263 1.722972 0.294919 -1.331297
wb_dma_ch_rf/reg_ch_stop -1.438792 1.200722 1.940903 -0.270024 -2.975171 -3.152450 -0.398216 0.853470 1.967683 2.187044 -1.754859 0.469273 -0.811057 -0.603053 0.007483 -0.852064 2.164504 -1.064908 -0.653630 -3.513462
wb_dma_ch_sel/assign_146_req_p0 0.715415 0.548176 2.673860 1.816818 -0.476433 -2.491768 -0.413347 -0.530768 0.864532 1.145810 -2.604446 -2.567817 0.382640 -0.740864 -0.904224 1.840636 0.069843 -1.300976 -0.181998 -1.914971
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.741897 0.069437 0.424573 1.668305 0.093025 0.145835 -0.154422 -0.135271 -0.552615 -1.434058 -0.483991 -2.409395 0.435696 -0.555774 -0.471164 -0.815104 -1.151680 -0.211625 -0.353898 0.673444
wb_dma_de/input_dma_abort -1.339754 1.161641 2.114882 -0.112834 -2.911702 -3.117799 -0.261083 0.773148 2.204391 2.127093 -1.803532 0.426229 -0.839283 -0.539702 0.086600 -0.863798 2.135954 -0.973114 -0.690451 -3.739655
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.357933 1.551865 0.053680 -1.392563 -2.255858 0.450292 -0.528096 0.749614 -0.224568 -0.009992 0.325527 1.121562 -1.466625 -1.514137 2.184695 -2.448477 1.554693 0.162649 -0.028100 -2.267488
wb_dma_de/input_adr1 -1.711768 0.090778 0.394628 1.589986 0.062839 0.107576 -0.168337 -0.103105 -0.571725 -1.352312 -0.454418 -2.333137 0.414606 -0.607231 -0.435510 -0.847821 -1.063048 -0.241928 -0.377763 0.663648
wb_dma_de/input_adr0 -0.931867 -2.764446 -0.647349 -0.223944 -0.447500 -7.291384 -0.864637 1.234463 -2.196965 -0.364433 0.303952 -1.186904 -3.732135 -1.856184 -4.253668 1.045053 2.813333 -0.147632 0.442094 3.713087
wb_dma_ch_arb/reg_next_state -4.950188 -0.615755 -1.276787 -2.669468 -0.795350 -0.564556 3.221895 4.019916 0.245969 0.546112 -0.840472 -1.014495 0.488077 -1.625798 -3.853912 -1.911621 4.015085 -0.040721 -3.267449 1.046581
wb_dma_wb_mast/input_wb_err_i -1.453168 1.250489 2.134567 -0.307639 -2.890936 -3.006855 -0.198744 0.880548 2.118575 2.165489 -1.700251 0.467637 -0.850297 -0.447362 0.234320 -1.048043 2.222760 -0.901715 -0.542529 -3.750876
wb_dma_wb_if/wire_wbs_data_o 1.483470 -0.274893 -2.565273 0.157164 -1.246944 3.257058 0.085973 -2.121023 0.279743 -2.529908 0.416422 1.204971 0.262471 0.100835 0.513681 0.147599 -0.469387 -0.956070 -5.510999 -0.454272
wb_dma_de/assign_73_dma_busy 1.607894 2.879506 -0.837168 -0.329590 2.866415 1.281282 2.545310 -0.391887 -1.856210 4.805967 0.044290 0.858175 1.670158 -1.465157 0.407435 -0.136168 0.045074 0.463114 2.533962 0.649534
wb_dma_de/always_22/if_1 -0.312620 0.844953 -1.634850 -0.482443 -0.323238 2.483115 -0.917005 -0.676120 -1.571566 2.793979 -0.030554 1.321437 2.770937 -1.916854 -4.854592 -1.534058 -0.944180 -3.258092 1.842057 0.363239
wb_dma_rf/wire_ch2_csr 0.295346 -1.441147 -2.649226 0.088932 -1.809832 0.673151 -2.570483 -0.092336 -1.908700 -0.438803 -0.248972 0.131222 2.551610 0.449327 -1.857268 5.541846 -1.232299 -1.990215 -0.671468 2.751931
wb_dma_de/input_de_start -1.756670 2.552511 1.015013 -0.065837 0.747099 -0.557266 -3.286137 0.373777 -2.010508 -0.553697 -2.939909 -1.988441 2.509580 -5.010356 3.015446 1.056695 -2.231119 -1.348152 0.967328 0.256448
wb_dma_pri_enc_sub/always_3/if_1 -0.338453 1.595277 -0.032085 -1.358450 -2.200742 0.539725 -0.531917 0.746043 -0.315721 0.020921 0.330685 1.118123 -1.432289 -1.469238 2.151473 -2.379302 1.452591 0.144897 -0.017462 -2.149274
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.943506 0.439345 0.932522 1.795287 1.099955 0.168543 -1.277884 -1.072370 0.011443 1.191004 -1.565862 -0.081835 1.896891 1.594805 1.800127 0.760851 -3.255822 -1.118932 0.871322 0.757471
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.786695 -1.255388 1.824619 2.591519 -0.913332 -2.249083 1.542285 0.466265 3.284984 1.262615 -2.548991 -2.241072 2.689713 1.614606 -2.637572 -0.167872 -0.837227 -1.658102 -2.975124 -0.006020
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.138002 -0.837366 1.679045 0.474635 0.514215 -1.335548 1.944979 0.847220 0.330310 0.933783 -1.385985 -4.247571 -0.034295 1.018466 -2.038038 -0.677035 1.461520 -0.002588 -1.155844 1.508295
wb_dma_ch_rf/always_25/if_1/if_1 -1.807844 0.630787 -0.786937 -1.984123 2.368795 -1.319809 -0.374411 2.494002 -1.110040 -0.242282 -0.929828 1.248311 0.767681 -0.837505 1.423923 2.251386 0.318101 1.221496 0.574039 1.346290
wb_dma_ch_sel/assign_98_valid/expr_1 -1.487415 -2.258742 1.952858 -1.644432 1.330681 -2.540879 -2.854616 0.428418 -0.185421 1.628740 -0.842310 -4.556258 1.650893 -0.317859 -4.158948 3.429649 3.021312 -2.255851 0.892316 3.342858
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.218158 -0.066316 -1.681567 -0.349559 -0.390139 0.923595 -1.498692 -0.743716 -2.398362 2.250427 1.017812 0.092727 1.970793 -1.690433 -4.141171 -0.066273 -0.241234 -2.592297 1.874708 2.273474
wb_dma_ch_sel/reg_pointer 2.465594 0.526573 -1.155324 -2.415364 -0.954270 1.969054 2.095541 1.806095 -1.072854 -0.065469 0.383874 0.477143 -2.737795 -1.734817 -2.605314 -2.224832 3.651822 0.807453 0.617053 -1.877903
wb_dma_wb_if/input_wb_err_i -1.385131 1.255205 2.247771 -0.218351 -3.005067 -3.050350 -0.323406 0.852831 2.276588 2.161380 -1.839191 0.455309 -0.791110 -0.486630 0.242690 -1.097037 2.159096 -1.033387 -0.665557 -3.878063
wb_dma_rf/input_de_csr 2.872606 0.975595 -3.208767 -1.630467 -2.258511 2.176549 1.755389 -0.883945 -1.512256 -0.838968 0.485270 1.934355 -1.713987 -2.436389 -1.450768 1.401837 2.243096 0.211229 -2.965205 -2.095568
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.923769 1.147882 -0.653322 -0.158249 -0.831308 0.781841 -1.053152 0.491112 -1.065634 0.229132 0.584643 1.143467 0.318092 0.264407 1.879304 -2.410838 -1.194416 -0.126616 1.040643 0.453881
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.460308 -0.104158 -2.414743 -0.552456 1.080195 0.138060 -0.178741 -0.629356 -2.457167 -0.806613 0.763684 -0.743452 -0.582314 0.250543 -0.639317 1.039647 0.331240 0.153770 -0.409808 2.643761
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.311682 1.427524 -0.087071 -1.325862 -2.218441 0.409483 -0.629638 0.712049 -0.348104 -0.075842 0.356792 1.100476 -1.486151 -1.539682 2.012794 -2.240426 1.512575 0.067802 -0.052722 -2.030058
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.990060 1.115472 -0.782022 -0.181053 -0.813282 0.813550 -1.093499 0.464365 -1.179547 0.249032 0.652122 1.162110 0.343011 0.313549 1.872087 -2.413567 -1.235748 -0.147586 1.075633 0.636859
wb_dma_ch_rf/input_de_adr0_we -0.380104 -1.017619 0.528819 1.610968 -0.442118 -2.839438 0.194445 -0.333558 1.000400 -0.597712 1.074766 0.873708 -0.960775 -1.547409 -1.001653 1.259608 -0.226023 0.559461 0.998187 -0.918397
wb_dma_ch_sel/assign_161_req_p1 -2.002784 1.061267 -0.778823 -0.112979 -0.753115 0.784176 -1.137426 0.457563 -1.176384 0.282134 0.602883 1.092410 0.426267 0.361724 1.786906 -2.323170 -1.282524 -0.208869 1.047226 0.730306
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -2.196098 -0.035494 -1.985988 -0.545496 -0.804602 1.018969 -0.763006 -0.337839 -1.777674 1.598738 1.273485 0.351687 1.322394 -1.958082 -4.497366 -1.276205 0.610341 -2.141474 1.151058 1.633495
wb_dma_ch_sel/assign_129_req_p0 -0.686124 0.741576 1.994841 0.597203 1.201617 1.977799 1.797980 0.106441 1.828859 3.028189 -3.820430 -3.162939 4.157506 3.693653 -0.063829 0.273046 -1.268756 -1.550815 -2.596941 0.286380
wb_dma_de/wire_de_ack 2.174150 0.356602 -2.338463 0.075439 -1.979231 -1.519137 0.707527 -0.867947 -0.682123 -1.513802 0.209320 1.694072 -1.980973 -5.918600 -1.428710 2.235534 2.005277 0.133711 -2.126652 -2.014774
wb_dma_ch_arb -3.388436 -0.311895 -1.388003 -2.450613 0.187898 0.061161 2.421253 3.389238 -0.890067 1.386222 -0.989528 -0.860448 1.420808 -1.158924 -2.944108 -0.681327 2.518858 -0.428026 -1.934027 2.018174
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.578855 0.495797 0.117168 -1.708205 -1.203312 -1.556086 0.884471 0.131515 -1.153831 -0.335618 0.433288 -1.309375 -3.275504 -0.929260 0.123024 0.307029 3.602799 1.339117 -0.981791 -0.842172
wb_dma_pri_enc_sub/always_3/if_1/cond -1.953622 1.116723 -0.775639 -0.136917 -0.726916 0.805969 -1.096466 0.454297 -1.189483 0.191522 0.670211 1.138070 0.331367 0.293273 1.806955 -2.341073 -1.233575 -0.112858 1.036814 0.631036
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.077273 0.697620 1.397434 -2.155641 1.807647 2.618636 2.569592 1.197720 0.756507 0.176621 -0.022106 -2.137103 -0.982374 0.035560 -0.223567 -1.926172 3.023447 1.783238 0.336256 -1.405128
wb_dma/wire_de_txsz_we 3.396702 1.425825 1.629086 1.413772 0.820944 2.484405 0.594622 -2.868792 2.042273 0.669730 -2.571643 -1.379016 2.462672 1.298662 3.015667 2.019472 -2.008270 -0.780294 -3.546938 -2.014034
wb_dma_ch_pri_enc/wire_pri16_out -0.290799 1.553805 -0.025606 -1.417193 -2.289677 0.469679 -0.566367 0.748967 -0.276755 -0.107209 0.399080 1.146213 -1.532761 -1.596802 2.145763 -2.363831 1.560980 0.158788 -0.030868 -2.240033
wb_dma_ch_pri_enc -0.211738 1.474373 0.016665 -1.418175 -2.224529 0.438425 -0.458970 0.734126 -0.231794 -0.028847 0.326106 1.020087 -1.494732 -1.538607 1.990054 -2.175437 1.657268 0.142144 -0.134806 -2.225900
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.097542 0.894879 1.139054 -1.141099 0.342304 0.852648 1.803732 0.122823 1.133208 0.615398 -0.421820 -0.468084 -0.577746 0.084647 0.601207 0.331878 1.882889 1.068528 -0.571512 -2.407103
wb_dma_ch_rf/always_11/if_1/if_1/cond -1.630818 2.678372 2.191837 -1.641292 -0.837080 0.865349 0.730244 1.031008 1.629769 3.633289 -2.986967 -0.923251 1.277416 3.002206 1.583249 -2.099203 1.546229 -0.744583 -1.150543 -2.720687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.818974 -1.320082 1.953670 2.822749 -0.929145 -2.448426 1.491959 0.405537 3.427725 1.052559 -2.511989 -2.309235 2.575203 1.463585 -2.611111 -0.207343 -0.956264 -1.618941 -2.920571 -0.084840
wb_dma_ch_pri_enc/wire_pri7_out -0.247651 1.447278 -0.107272 -1.392960 -2.197576 0.407005 -0.577040 0.675357 -0.349794 -0.061402 0.347079 1.070271 -1.512273 -1.589817 1.912833 -2.161183 1.618524 0.091144 -0.126854 -2.061223
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.450740 0.312075 -0.249666 0.094798 -1.089963 -1.923292 0.104586 -1.332868 0.835549 -2.181454 -0.115210 -0.381013 -1.530437 -6.399079 0.780276 2.380832 2.446028 0.404001 -3.138918 -2.232693
wb_dma_wb_if/wire_mast_err -1.442224 1.175042 2.130370 -0.198742 -3.115230 -3.235935 -0.383305 0.889087 2.160164 2.088716 -1.697657 0.518862 -0.992570 -0.642333 0.180380 -1.088194 2.264505 -1.004716 -0.585519 -3.860578
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.866814 1.797897 0.642966 -2.195256 1.707907 2.391267 -0.681437 -0.364514 -0.608258 1.219491 -3.583422 -3.799584 1.559949 -1.787492 0.960843 0.196901 2.272333 -1.525772 -2.867812 0.643727
wb_dma_wb_if/input_wb_cyc_i -3.391314 0.001057 -2.661403 2.236165 -1.281305 0.157671 0.860354 -2.491094 -3.465389 0.283709 -1.341598 -2.747797 1.919249 2.631538 -1.787656 1.498472 -3.719624 -0.583730 -4.952006 5.304381
wb_dma_ch_sel/assign_97_valid 0.119398 -3.402078 2.796726 0.324931 -0.643371 -2.712066 -4.412311 -0.460206 2.754980 0.912949 -1.856349 -3.414643 3.732655 -0.739714 -3.215037 6.516087 1.163794 -3.650208 -0.202528 1.393482
wb_dma/wire_mast0_drdy -0.177860 1.880484 -1.013703 -1.055014 -2.662658 2.192413 -1.466270 -4.320379 -3.202380 0.316451 2.106866 -2.312192 0.545478 -2.384209 -1.096728 5.137865 1.325974 -0.712462 -0.518480 -1.333792
wb_dma_ch_pri_enc/wire_pri8_out -0.385202 1.547904 -0.080763 -1.375416 -2.277333 0.452893 -0.631814 0.761689 -0.384848 -0.044936 0.378009 1.133556 -1.432970 -1.543322 2.116252 -2.389900 1.477939 0.108178 -0.013089 -2.065604
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.176906 1.415361 -0.026182 -1.384098 -2.300051 0.346412 -0.550658 0.691880 -0.314421 -0.126224 0.338663 1.112634 -1.558127 -1.655414 1.995026 -2.206958 1.627102 0.121237 -0.105256 -2.158489
wb_dma_wb_if/wire_pt_sel_o -2.969330 -0.327789 -4.073126 -1.966324 -2.010528 3.493037 -0.512247 -0.084345 -4.999784 1.012569 0.704807 0.244209 1.287371 2.002171 -0.037749 0.814157 -1.390633 -1.355481 -3.573101 4.084108
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -2.040585 1.158399 -0.825432 -0.126387 -0.769493 0.834275 -1.119493 0.435856 -1.306816 0.263443 0.681337 1.158785 0.391205 0.309084 1.868054 -2.422529 -1.331495 -0.172435 1.092285 0.774760
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.593551 0.432272 0.178551 -1.579345 -1.135108 -1.499715 0.894351 0.114800 -1.074904 -0.356476 0.400592 -1.282000 -3.174843 -0.883111 0.134810 0.303181 3.442792 1.290756 -0.897373 -0.817362
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.244554 1.518161 -0.004558 -1.387213 -2.287448 0.390845 -0.516122 0.747751 -0.234332 -0.073333 0.300535 1.101343 -1.530857 -1.625726 2.051249 -2.275895 1.635949 0.108143 -0.096986 -2.225528
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.714020 -0.159994 0.706618 0.545830 1.582841 1.889790 0.663851 1.017435 -0.837034 -1.868945 -0.018915 -3.958992 -0.009838 -0.628856 -1.250615 -3.150740 0.140211 0.532822 0.527647 1.613354
wb_dma_ch_pri_enc/wire_pri22_out -0.275423 1.537864 -0.082775 -1.404119 -2.323343 0.437250 -0.582025 0.728437 -0.332998 -0.087395 0.386451 1.131740 -1.561073 -1.674393 2.089294 -2.269449 1.604626 0.139130 -0.072711 -2.158536
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.604025 0.502641 0.206634 -1.645738 -1.260718 -1.585842 0.837946 0.095542 -1.048359 -0.268572 0.307944 -1.285202 -3.191849 -0.939539 0.140774 0.374714 3.565317 1.252180 -1.018084 -0.955480
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.007437 -0.289140 2.336784 1.154118 -0.865428 -3.622150 0.229050 0.083619 2.676778 2.215096 -2.219991 -0.710565 0.579923 0.967651 -1.906173 1.343328 0.790623 -1.183052 -0.733332 -1.892611
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.698511 0.451064 2.773840 1.940776 -0.727343 -2.712891 -0.517510 -0.494444 1.043597 1.027335 -2.613684 -2.544020 0.292686 -0.916117 -0.843318 1.699242 0.074107 -1.370507 -0.239351 -2.099578
wb_dma_ch_sel/assign_135_req_p0 0.790854 0.425055 2.599921 1.946464 -0.556249 -2.658516 -0.618972 -0.529611 0.798744 1.037573 -2.527472 -2.457999 0.294965 -0.764647 -0.919724 1.855614 -0.052186 -1.351166 -0.062101 -1.767239
wb_dma_ch_sel/wire_gnt_p0_d -3.484760 -1.581537 -1.027321 -2.307327 0.095019 -1.347442 4.192810 3.514169 0.825047 0.411265 -1.442737 -1.965211 0.394654 -1.967259 -5.802534 0.192906 4.702766 0.027117 -4.119792 1.070875
wb_dma_de/assign_20_adr0_cnt_next 0.270073 -0.879905 -0.090709 0.786167 -1.239592 0.738753 -1.130101 -1.289219 1.409973 0.766021 1.605641 2.268410 0.633427 2.269526 -0.724055 0.527199 -0.699987 -1.476049 -0.097431 -1.293625
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.773690 -0.029125 -1.622732 -1.755217 -0.822640 1.718379 -0.114167 0.336889 -4.773366 1.582507 0.477189 -1.360485 -0.023739 1.153131 -0.824110 1.865666 -0.326059 0.019175 -0.049154 2.621708
wb_dma_ch_sel/assign_153_req_p0 0.851338 0.517404 2.716176 1.760657 -0.610312 -2.730380 -0.463627 -0.521002 0.889978 1.162821 -2.575567 -2.496298 0.221875 -0.917367 -0.963816 1.971208 0.255164 -1.293993 -0.099051 -2.063602
wb_dma_de/assign_82_rd_ack/expr_1 1.166721 2.770745 -0.617480 -1.542064 -1.085422 2.489131 -1.322353 -1.249378 -1.292130 1.982393 -2.188197 -0.157903 1.768068 0.582878 2.783899 0.386788 -0.149743 -1.759437 -2.595403 -0.531652
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.849895 1.790174 -0.051599 -0.080585 -1.457542 -0.142532 -0.981302 -1.566294 -0.230477 1.439676 -1.076316 0.757652 0.820356 -0.828552 1.909399 1.679349 -0.326811 -1.101135 -1.547109 -1.561025
wb_dma_de/reg_de_csr_we 3.114717 1.002395 -2.200924 -1.298024 -3.713983 2.537184 1.520103 -1.024221 1.003923 0.392929 -2.547363 1.691999 -0.682661 0.915542 -2.108563 0.220441 2.532988 -2.188145 -6.874562 -3.845628
wb_dma/wire_wb0_ack_o -1.378184 3.443052 -2.811635 0.412406 0.375449 -0.039280 0.653573 -1.259423 -3.579700 0.184502 -0.358948 -0.462901 0.155222 -0.452608 -0.814231 0.707789 -0.608535 0.786214 -0.472674 1.671589
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.722007 0.427688 0.698791 -1.245156 -1.469465 -0.371612 0.571791 0.259698 0.888468 -0.263786 -0.317234 -0.023905 -1.857649 -1.898341 0.236742 0.105541 2.860057 0.269178 -1.175958 -2.834699
wb_dma_ch_pri_enc/wire_pri23_out -0.349936 1.550005 0.016959 -1.379718 -2.263149 0.445194 -0.551262 0.752973 -0.252388 -0.049189 0.362382 1.142357 -1.476500 -1.553495 2.142260 -2.353648 1.517086 0.147987 -0.056422 -2.198278
wb_dma_ch_sel/assign_103_valid 2.483757 0.468836 2.226931 0.244290 -0.839913 -2.908043 -0.590739 -0.453043 1.381614 2.631102 -2.360871 -0.255196 -0.029430 -0.236874 -0.510329 2.825538 1.190617 -1.345889 0.078145 -2.573153
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.586375 -0.614561 0.073902 1.996207 0.800163 -1.977071 -1.045169 -1.128256 -0.728173 0.120883 1.070195 1.321665 0.154577 -1.090863 0.247748 2.622140 -2.435808 0.111974 2.817000 0.595254
wb_dma_rf/wire_ch1_txsz -0.954868 0.972699 -2.901057 -0.564852 -2.384850 1.674223 -1.807545 -1.079318 -2.187372 -1.976309 1.260987 1.361994 -0.262315 -2.517547 1.932180 -1.205108 -0.493592 -0.727496 -2.348358 0.892730
wb_dma_de/always_23/block_1/stmt_13 1.623896 -0.486974 -0.672736 -0.341937 1.541519 -2.315720 -3.279022 -0.169443 -0.348001 -1.696730 -0.256431 1.352720 1.763975 -7.168356 2.451034 5.190875 -0.486990 -0.696656 0.002768 1.136915
wb_dma_de/always_23/block_1/stmt_14 2.951846 2.699396 1.701578 -2.966274 3.451996 0.506581 -0.934881 0.206055 -1.043805 7.195790 -3.675701 0.535844 1.035419 6.725106 -1.328038 -1.570263 0.512674 -1.959722 3.158293 0.333301
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.116793 2.502983 -0.131173 -2.420374 0.372076 4.046057 -0.446662 -0.223829 -1.281527 1.635432 -1.861106 -1.773704 1.411179 0.624749 2.003800 -1.755057 0.988195 -1.007595 -1.693262 0.155252
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.350806 -0.979076 0.465030 1.565715 -0.479746 -2.798137 0.188073 -0.308055 0.912503 -0.628433 1.072641 0.875965 -0.931683 -1.585223 -0.974396 1.242476 -0.224166 0.504593 1.004159 -0.845580
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.684397 0.026624 0.430618 1.661950 0.144106 0.119092 -0.142873 -0.141243 -0.489456 -1.362114 -0.444985 -2.271837 0.440512 -0.523795 -0.443052 -0.781851 -1.150470 -0.232956 -0.352140 0.661015
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.814443 1.396626 1.944448 -1.236984 -0.398146 -0.188811 -0.706329 -0.097726 0.664939 3.255752 -3.449645 -1.128431 0.885727 1.389782 0.524092 1.450307 1.395238 -1.830430 -0.872077 -1.850322
wb_dma_ch_rf/input_ch_sel 3.214828 1.754665 -3.957979 0.949397 0.094835 -0.104161 2.840166 -1.796828 -2.551317 2.716216 2.076855 4.360636 -0.245111 -4.814150 -2.007383 1.762532 -0.184745 0.428016 1.353170 -0.305480
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.070711 -0.251552 0.137945 -1.031796 1.547771 1.813550 0.753118 1.096530 -0.503293 -0.495299 0.486442 -1.640862 -0.413042 -0.011711 -0.875371 -2.361175 1.116258 0.739254 0.956440 1.217503
wb_dma_wb_if/wire_wb_addr_o -2.774129 -1.030378 -0.060333 1.651126 -0.248024 0.962789 1.297827 0.396647 1.155239 -0.855158 -0.540251 -1.629360 2.076085 0.655207 -0.758697 -1.426855 -1.581123 -0.574681 -2.453302 1.472642
wb_dma_ch_rf/wire_ch_txsz_we 2.918329 1.898749 0.713395 -2.305336 1.717711 2.505552 -0.563861 -0.301713 -0.618965 1.152177 -3.619150 -3.894098 1.391232 -2.001137 1.022891 0.120101 2.467559 -1.440213 -2.886935 0.508358
wb_dma_de/assign_70_de_adr1/expr_1 -0.028960 -0.219336 0.198708 -1.037826 1.508112 1.834938 0.792202 1.088681 -0.386414 -0.442347 0.396565 -1.624164 -0.334017 -0.026092 -0.799353 -2.328931 1.108376 0.659802 0.884322 1.062640
wb_dma_ch_sel/assign_116_valid 2.400036 0.362276 2.320204 0.406238 -0.923616 -3.137150 -0.558451 -0.394616 1.549466 2.523493 -2.259532 -0.157466 -0.126239 -0.401423 -0.542321 2.721535 1.173561 -1.287198 0.172657 -2.658584
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.258997 0.021619 1.453651 0.382345 -1.395688 -4.025136 -0.535582 0.219617 1.538324 -0.997624 -0.657150 -0.185047 -2.248672 -5.862374 0.363915 1.057047 2.779175 0.161649 -0.451049 -2.986672
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.187649 -0.856139 -0.050688 0.816801 -1.193143 0.705184 -1.083150 -1.240266 1.432544 0.776650 1.562382 2.133247 0.631777 2.228234 -0.783092 0.496153 -0.684300 -1.459454 -0.127589 -1.254733
wb_dma_wb_mast/wire_wb_addr_o -2.846604 -1.128735 -0.073431 1.708279 -0.224118 1.056373 1.345387 0.429403 1.270924 -0.916494 -0.574757 -1.656507 2.153168 0.712424 -0.813868 -1.525397 -1.618278 -0.607618 -2.488927 1.496812
wb_dma_ch_rf/reg_ch_csr_r2 -1.666233 2.562443 2.188791 -1.528981 -0.780034 0.759679 0.703345 0.971203 1.667151 3.598029 -3.033755 -0.953587 1.343655 3.027935 1.458829 -2.015479 1.403377 -0.836547 -1.162582 -2.609006
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.748341 0.631575 -0.705204 -1.930267 2.274106 -1.311845 -0.380739 2.462187 -0.972522 -0.120330 -1.057710 1.151932 0.859992 -0.869163 1.364462 2.281571 0.365942 1.067100 0.434393 1.257498
wb_dma_ch_sel/assign_11_pri3 1.110234 0.910888 1.249564 -1.102579 0.333858 0.863508 1.866240 0.134279 1.240037 0.623308 -0.425948 -0.528496 -0.617353 0.084360 0.653742 0.294604 1.950855 1.135789 -0.563833 -2.542877
wb_dma_de -1.215173 -0.180968 -1.906208 -0.363221 -0.364130 1.181048 -1.361079 -0.760203 -2.268581 2.253185 1.066045 0.297348 2.136081 -1.621399 -4.320725 -0.178040 -0.232710 -2.717675 1.556930 2.271293
wb_dma_wb_slv/wire_wb_data_o -2.263608 -0.346284 -0.901463 1.379540 1.038257 -0.286469 1.265139 -1.133675 -0.028771 2.288550 0.461358 0.064677 2.613773 2.449357 -1.535350 -2.909864 -3.173664 0.442267 1.283982 5.421686
wb_dma_inc30r/always_1/stmt_1 -1.261371 -4.316657 0.644161 -2.439421 2.963183 0.673976 0.080377 4.918520 3.751938 -0.018706 -0.677308 -0.563057 3.976879 0.292551 -1.039644 1.191758 1.790303 -0.226459 -0.018596 4.218045
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.007599 1.140099 -0.762715 -0.136923 -0.783460 0.825536 -1.116411 0.480254 -1.190724 0.259434 0.640462 1.146528 0.349106 0.327816 1.892145 -2.437843 -1.315447 -0.171091 1.095399 0.673860
wb_dma_ch_sel/assign_127_req_p0 0.326641 1.577638 3.050527 -1.426366 -0.050908 -0.080566 1.834428 0.594646 2.970777 3.504212 -3.777606 -2.071152 1.016590 2.683375 -0.328385 0.345725 2.803679 -0.701607 -2.276120 -3.444995
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.314908 1.541920 -0.026729 -1.366073 -2.259703 0.483396 -0.546748 0.714986 -0.311651 -0.050830 0.351793 1.077275 -1.467091 -1.556715 2.089882 -2.294664 1.555612 0.108779 -0.059971 -2.153606
wb_dma_ch_sel/assign_94_valid -1.689976 2.574061 1.065410 -0.072110 0.735955 -0.606635 -3.252445 0.381545 -1.919175 -0.423578 -2.945740 -1.884411 2.644931 -5.125564 2.973462 1.155135 -2.251014 -1.433984 1.012389 0.179598
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.029658 2.915885 0.029014 -2.371366 0.929934 3.232303 -1.636700 0.107122 -1.590228 1.387699 -3.021978 -2.785287 1.789963 -1.696794 2.838161 -2.119936 1.222728 -1.598342 -1.914298 1.022474
wb_dma_ch_pri_enc/wire_pri12_out -0.313307 1.457289 0.001416 -1.386722 -2.249127 0.443399 -0.554762 0.752031 -0.256399 -0.102951 0.378593 1.117695 -1.501060 -1.554387 2.100124 -2.271841 1.544262 0.115290 -0.061923 -2.177765
wb_dma_ch_rf/always_20/if_1/block_1 -0.367677 -2.507445 -1.121782 -0.279734 -0.278566 -5.862279 -2.554195 0.460737 -1.437478 2.107908 0.656315 1.825732 -1.679173 2.029782 -3.936808 1.780234 1.173175 -1.671255 1.568515 3.711977
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.604147 0.420485 0.193114 -1.635741 -1.194967 -1.707051 0.847912 0.108457 -1.139773 -0.332194 0.377907 -1.336683 -3.298756 -0.900319 0.048975 0.379153 3.610711 1.274230 -0.960147 -0.803185
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -1.004347 2.161990 1.744302 -1.725393 -2.531366 -0.348837 -0.480533 1.152544 1.370710 2.681862 -2.862107 -0.455127 0.043193 1.055717 1.107413 -2.221829 2.430404 -1.508279 -1.681691 -2.994901
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.915067 0.369202 -0.479086 0.391554 1.386717 0.922859 -1.316158 -0.807806 -1.780878 0.786870 -0.010642 0.415686 1.237791 0.615931 1.176251 1.373430 -2.374517 -0.519914 1.809034 1.702912
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.566194 0.727978 -1.438174 -1.458930 -2.406120 0.200100 1.365506 0.718922 -0.694929 0.449312 0.010754 2.124958 -2.425452 -1.657346 -1.819363 0.047347 2.623679 0.140988 -0.252046 -2.901438
wb_dma_wb_if/input_slv_din -2.377006 -0.267870 -0.955120 1.401942 1.090474 -0.189009 1.324132 -1.141579 -0.018633 2.353726 0.455267 0.074365 2.753911 2.545020 -1.482101 -3.029770 -3.217974 0.464918 1.270783 5.459115
wb_dma_ch_sel/assign_94_valid/expr_1 -1.724262 2.523106 1.027620 0.171374 0.623264 -0.588308 -3.377171 0.153112 -1.982994 -0.821372 -2.913561 -2.085444 2.541480 -5.266735 3.068626 1.011366 -2.469385 -1.408650 0.887402 0.234313
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.670037 -0.317805 1.872205 2.585191 -1.465886 -1.526312 -2.878678 -1.218239 1.459694 0.405277 -2.520304 -0.285652 1.141085 0.098887 1.544555 0.242991 -2.520398 -2.788791 -0.846003 -0.703291
wb_dma_de/always_21 1.617489 -0.213137 -0.513766 0.038591 -1.699834 -1.117406 1.318428 -1.653994 1.077443 -2.156121 1.273767 0.677990 -2.106217 -4.201425 -0.211576 2.657129 2.335166 1.031356 -2.884866 -2.988591
wb_dma_de/always_22 -0.588248 0.734065 -1.485750 -0.278680 -0.410176 2.237088 -1.200471 -0.518621 -1.468521 2.788937 -0.299361 1.161223 3.054183 -2.040638 -4.875545 -1.421674 -1.113291 -3.563440 1.819319 0.618214
wb_dma_de/always_23 -0.610435 0.645923 -1.616358 -0.366152 -0.441757 2.155976 -1.170323 -0.360468 -1.522462 2.863678 -0.184865 1.212457 2.973567 -2.148616 -5.034751 -1.464336 -0.945967 -3.568403 1.883034 0.687160
wb_dma_ch_pri_enc/wire_pri1_out -0.343203 1.550668 -0.030395 -1.336894 -2.293155 0.414377 -0.554293 0.714994 -0.300060 -0.053382 0.323832 1.117714 -1.489764 -1.546976 2.152258 -2.341974 1.506507 0.140719 -0.042130 -2.187791
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.881397 1.101243 -0.709716 -0.167895 -0.758243 0.783100 -1.029720 0.440214 -1.108555 0.222870 0.601689 1.114514 0.300241 0.267811 1.864539 -2.335168 -1.192534 -0.137011 1.032280 0.555199
wb_dma_de/assign_78_mast0_go -1.998009 1.128289 -0.685729 -0.182496 -0.800020 0.805100 -1.121689 0.492053 -1.110262 0.269373 0.644359 1.147471 0.354055 0.310500 1.907644 -2.482694 -1.257474 -0.162770 1.093464 0.582330
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.729647 0.038870 0.498467 1.684295 0.130030 0.081465 -0.142161 -0.089218 -0.490725 -1.394305 -0.446829 -2.391893 0.457880 -0.517337 -0.448109 -0.838053 -1.172817 -0.210513 -0.342352 0.673076
wb_dma_de/wire_dma_done 0.743346 2.090266 -0.672105 -1.719637 -0.127461 -0.966845 -1.632795 1.208212 -0.287561 2.171900 -2.479583 2.489283 2.221934 -3.798246 1.759515 3.018340 0.430972 -1.353368 0.045904 -1.356035
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.794967 0.492479 2.454820 1.837063 -0.622320 -2.687579 -0.606896 -0.520943 0.652884 1.072486 -2.551170 -2.510464 0.298255 -0.990694 -0.983425 1.904700 0.034080 -1.376083 -0.132668 -1.747675
wb_dma_rf/input_wb_rf_adr 0.450945 -1.369268 -3.871719 3.062453 -0.933924 -3.633862 -4.868656 0.189859 -3.874375 0.610730 -2.792646 1.013171 1.237735 -1.367917 -1.299215 -3.257312 -4.505391 -4.656711 -0.458908 8.183822
wb_dma_wb_if -2.597557 0.951942 -4.786061 -0.728550 0.396566 1.075801 -0.924416 -0.556365 -6.961862 0.488355 0.122302 -0.797707 -0.127184 1.255730 -3.736852 1.006259 -0.945805 -1.230215 -1.051689 4.853164
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.116147 0.980906 -2.359925 -1.377954 -3.732540 2.673851 1.551520 -0.999403 1.041484 0.442065 -2.535775 1.851831 -0.622881 1.114808 -2.153243 0.182031 2.550270 -2.280979 -7.113968 -3.777344
wb_dma_ch_pri_enc/wire_pri25_out -0.240426 1.496888 -0.083604 -1.437445 -2.253489 0.417972 -0.536300 0.695682 -0.360018 -0.049569 0.373203 1.098245 -1.542333 -1.571112 2.029924 -2.246598 1.612686 0.142209 -0.095656 -2.145881
wb_dma_wb_mast/reg_mast_cyc -1.980314 1.146078 -0.743650 -0.142235 -0.774282 0.814195 -1.073738 0.472237 -1.151252 0.249732 0.635862 1.121679 0.333542 0.306455 1.860640 -2.391090 -1.245573 -0.139568 1.059053 0.649731
wb_dma_ch_rf/input_wb_rf_we -1.886952 -1.183014 -3.749182 -0.976526 2.224371 -1.158398 -2.108874 -0.459029 -2.549527 0.460944 0.023250 -0.471308 0.908508 -0.461182 -1.884756 0.710493 1.927420 -1.995797 -2.366356 5.974927
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.544162 -2.460851 -1.206821 -0.369077 -0.181627 -5.815618 -2.394391 0.485096 -1.558305 1.954931 0.815978 1.712421 -1.741431 1.762806 -3.891716 1.897437 1.291434 -1.409909 1.621246 3.756167
wb_dma_de/always_6/if_1 1.016672 3.016392 -0.126908 -2.372130 0.882919 3.307589 -1.808812 -0.030923 -1.857994 1.499185 -3.017462 -2.702099 1.931760 -1.574347 2.841764 -2.025756 1.025827 -1.719262 -1.819803 1.217593
wb_dma_wb_slv/always_4/stmt_1 0.400464 -3.817342 -1.083974 3.419671 -4.057142 -1.485812 -5.313891 -2.987839 -2.143939 -3.626179 -0.580508 -4.063951 -0.138585 -1.466236 -4.178019 -0.827399 -2.991962 -4.675373 -2.059795 4.875734
wb_dma_de/assign_3_ptr_valid 2.458047 0.420266 -1.290601 -2.332990 -0.941000 1.968643 1.969247 1.751943 -1.162394 -0.080079 0.409641 0.484893 -2.656061 -1.648347 -2.764611 -2.215258 3.462713 0.684720 0.650759 -1.587323
wb_dma_wb_mast/input_pt_sel -1.780621 -0.238496 -3.484533 0.094804 -2.310439 4.627578 0.507932 -1.040760 0.953916 -1.690359 0.896953 2.780629 2.178545 1.452908 1.993092 -2.857947 -2.105597 -1.327677 -6.192640 0.777283
wb_dma_ch_pri_enc/wire_pri15_out -0.232381 1.566898 0.061879 -1.459987 -2.269533 0.482544 -0.466151 0.744728 -0.182439 -0.056958 0.323635 1.113765 -1.575770 -1.600841 2.209750 -2.350597 1.656979 0.162741 -0.110003 -2.386206
wb_dma_wb_slv/input_wb_we_i -2.390103 -1.131626 1.845860 6.124151 -4.496980 -0.771413 -2.611725 -2.148928 4.777380 -1.585058 0.092652 2.092526 1.093292 2.573622 0.748722 -3.764695 -4.381999 -3.704043 -3.162990 -3.909782
wb_dma_de/reg_tsz_cnt_is_0_r 2.619040 2.224731 0.741738 -1.206288 1.421660 2.964608 1.005702 -1.918378 0.347702 2.669044 -3.032212 -1.763719 2.784650 2.280607 1.509870 2.970068 0.125189 -0.876560 -3.188957 -1.057318
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 3.525271 0.834437 0.493145 -3.497087 0.277719 2.517609 -4.190645 0.608782 1.672881 2.891965 -2.950428 3.389402 2.114268 4.332550 2.096197 -0.824130 0.342969 -3.507990 -1.152922 -0.892018
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.279882 1.466224 -0.113661 -1.402771 -2.222367 0.434932 -0.593244 0.696969 -0.381498 -0.097061 0.353923 1.106406 -1.508891 -1.573094 1.983288 -2.249376 1.536627 0.101406 -0.057530 -2.068667
wb_dma/wire_mast1_drdy -2.187331 1.562718 -0.766589 -1.736957 -1.984102 -0.619135 -1.680204 1.370787 -1.480792 1.921071 -1.279525 0.650370 0.036007 0.457045 0.370402 -2.153163 1.075651 -1.495467 -0.000707 0.336603
wb_dma_ch_rf/wire_ch_csr_we -1.598342 -1.712228 -2.115772 -0.606282 -0.108866 -0.713941 -0.473027 -1.131909 0.024730 3.016298 0.453657 -0.442321 2.841003 -0.675377 -4.886117 0.225457 1.702472 -2.476218 -1.400914 4.922218
wb_dma_ch_pri_enc/inst_u9 -0.290213 1.613441 0.012785 -1.443099 -2.194111 0.549557 -0.440913 0.723934 -0.282865 0.007758 0.350557 1.106795 -1.477614 -1.475104 2.158656 -2.318300 1.567706 0.199186 -0.067678 -2.257567
wb_dma_ch_rf/assign_8_ch_csr -1.558758 0.069542 -2.912922 -0.079657 -0.619127 -0.129235 0.352406 -1.158257 -3.045119 3.522910 0.075542 -0.567704 2.816853 -0.256102 -4.264451 0.310821 -1.028493 -1.542229 1.044501 5.535213
wb_dma_ch_rf/wire_this_ptr_set 2.640425 0.755868 -1.507353 -1.503609 -2.509926 0.175249 1.381453 0.766306 -0.773913 0.410756 0.002998 2.261351 -2.494217 -1.795580 -1.873480 0.047280 2.682925 0.128704 -0.250920 -2.939173
wb_dma_ch_pri_enc/inst_u5 -0.221567 1.499380 0.045784 -1.409556 -2.255978 0.426578 -0.494513 0.743285 -0.192847 -0.030816 0.312651 1.048223 -1.515853 -1.539923 2.029774 -2.195345 1.637302 0.150963 -0.136145 -2.233331
wb_dma_ch_pri_enc/inst_u4 -0.362315 1.524958 -0.060682 -1.342808 -2.209028 0.463558 -0.549282 0.725924 -0.343496 0.043935 0.327585 1.106830 -1.374396 -1.472991 2.033914 -2.279204 1.458331 0.078562 -0.031231 -2.023026
wb_dma_ch_pri_enc/inst_u7 -0.403313 1.534683 -0.073614 -1.411649 -2.318218 0.447703 -0.577639 0.767628 -0.326005 -0.059834 0.363781 1.155584 -1.490567 -1.582752 2.125293 -2.371275 1.547181 0.112029 -0.045374 -2.117307
wb_dma_ch_pri_enc/inst_u6 -0.226808 1.509964 0.008986 -1.366710 -2.134495 0.517160 -0.455019 0.716047 -0.278121 -0.009393 0.316085 1.036574 -1.454877 -1.521087 2.066593 -2.180548 1.575276 0.147418 -0.092810 -2.161897
wb_dma_ch_pri_enc/inst_u1 -0.328419 1.479841 -0.049807 -1.338660 -2.233449 0.410568 -0.591598 0.700188 -0.321204 -0.022533 0.306884 1.071511 -1.413717 -1.524073 2.027904 -2.291693 1.493007 0.033207 -0.104824 -2.067616
wb_dma_ch_pri_enc/inst_u0 -0.370745 1.596204 -0.004467 -1.430702 -2.334963 0.428685 -0.607108 0.777069 -0.319761 0.057174 0.273531 1.140415 -1.448137 -1.576089 2.093633 -2.345714 1.599144 0.037760 -0.107896 -2.221091
wb_dma_ch_pri_enc/inst_u3 -0.379203 1.580561 0.028959 -1.412136 -2.292935 0.474692 -0.516246 0.770515 -0.215843 0.029207 0.300568 1.121690 -1.461946 -1.534845 2.148974 -2.358497 1.606645 0.130852 -0.097128 -2.269047
wb_dma_ch_pri_enc/inst_u2 -0.299015 1.544860 0.025261 -1.417326 -2.226824 0.445001 -0.534390 0.755512 -0.269846 0.034574 0.326184 1.086568 -1.467697 -1.536217 2.118166 -2.294257 1.585886 0.125073 -0.095931 -2.210997
wb_dma/wire_de_start -1.610777 2.651362 1.030029 -0.111337 0.714654 -0.543040 -3.483745 0.372011 -2.020302 -0.491638 -2.992038 -1.735711 2.678279 -5.167691 3.255350 1.143431 -2.364619 -1.441265 1.071676 0.174496
wb_dma_ch_sel/assign_130_req_p0/expr_1 -0.694949 0.669032 2.096923 0.667920 1.159783 1.925489 1.849035 0.093921 2.046434 2.966930 -3.792301 -3.108133 4.123800 3.738253 0.054876 0.121030 -1.283777 -1.506989 -2.675089 0.142849
wb_dma_rf/wire_ch_stop -1.333198 1.308438 2.110771 -0.413529 -2.868083 -2.870867 -0.129211 0.865016 2.121180 2.244675 -1.749773 0.464977 -0.865352 -0.396353 0.210710 -0.980820 2.333570 -0.902683 -0.644239 -3.809016
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.090273 0.888069 1.205931 -1.124323 0.341590 0.883936 1.836474 0.096812 1.172417 0.675031 -0.451562 -0.513761 -0.537460 0.141545 0.613535 0.318944 1.875939 1.079318 -0.594683 -2.440647
wb_dma_ch_rf/input_de_adr0 -0.680884 -0.122270 -1.764308 -0.664952 0.956634 -5.169407 -2.388494 -0.862425 -3.209789 2.930474 1.219791 2.794682 -1.959943 2.223209 -2.281838 1.768093 0.272306 -0.638084 2.882482 3.138968
wb_dma_ch_rf/input_de_adr1 -0.047796 -0.201601 0.224604 -1.066969 1.506540 1.866552 0.798408 1.138683 -0.407033 -0.465272 0.369526 -1.712313 -0.357571 -0.059473 -0.896079 -2.376512 1.171252 0.667388 0.881685 1.082674
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.965803 1.125016 -0.769599 -0.145404 -0.750051 0.835781 -1.093783 0.440639 -1.192875 0.244635 0.633859 1.107062 0.326127 0.296338 1.866265 -2.375725 -1.264287 -0.131681 1.080262 0.640642
wb_dma_wb_if/input_wbs_data_i -0.280851 0.986835 -4.445239 -0.025452 0.470375 -0.334585 -0.761361 -0.133369 -5.523545 -0.803689 -0.666300 1.361980 -0.642868 0.630791 -3.648992 2.020530 -1.367271 -1.340425 -1.456272 2.530471
wb_dma_de/reg_tsz_dec 1.607979 1.401226 -0.338784 -0.139295 1.175450 2.157033 -0.767197 -2.014764 -0.754127 2.164945 -2.695592 -1.269367 3.344784 2.329627 0.971439 2.597308 -1.756672 -1.905652 -2.498250 1.327937
wb_dma_ch_sel/input_ch0_am0 0.167373 -0.896997 -0.079484 0.845985 -1.282713 0.732419 -1.104168 -1.341034 1.466662 0.833124 1.634313 2.278203 0.660120 2.319792 -0.811342 0.523682 -0.675625 -1.538352 -0.139003 -1.372059
wb_dma_ch_sel/input_ch0_am1 -0.669055 -0.217889 1.178859 -1.725634 1.623825 -0.624010 -0.345750 2.075285 1.563453 0.470825 -0.645776 0.763522 1.495795 -1.216330 1.037029 1.783714 1.025490 0.348408 0.874948 -0.601150
wb_dma_ch_sel/assign_162_req_p1 -1.992298 1.143209 -0.756087 -0.178401 -0.794633 0.795181 -1.081973 0.493187 -1.200126 0.229238 0.621834 1.137457 0.330139 0.289856 1.908032 -2.415145 -1.260647 -0.160808 1.087389 0.606642
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.332013 1.253094 -0.682940 -1.403137 0.497766 2.891524 2.281485 -1.499605 0.256724 -0.663352 0.076843 -0.685977 0.089298 -0.782143 1.063813 1.701411 1.590255 1.227656 -3.335334 -1.660379
wb_dma_rf/wire_ch5_csr -0.848011 -0.560714 -2.756744 -1.368859 -0.757688 1.023047 -1.657488 0.123747 -3.604247 0.494862 0.317410 -1.019448 1.236967 1.065169 -2.826711 3.281336 0.434018 -1.502668 -0.359825 3.488562
wb_dma_ch_rf/wire_ch_am1_we -1.787834 0.634649 -0.689303 -1.948671 2.307036 -1.372733 -0.441724 2.515634 -0.969625 -0.183904 -1.049057 1.215219 0.925898 -0.935073 1.480446 2.319848 0.328395 1.072420 0.488417 1.241663
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -2.017343 1.188171 -0.717962 -0.175783 -0.844091 0.825553 -1.122458 0.475958 -1.136600 0.277462 0.581473 1.168862 0.371454 0.330035 1.953904 -2.439206 -1.266746 -0.157581 1.068794 0.559181
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.447581 0.408794 -1.245107 -2.217541 -0.968472 1.784412 1.929749 1.714181 -1.094076 -0.028867 0.318228 0.498464 -2.625711 -1.668159 -2.732363 -2.097741 3.423588 0.613010 0.622029 -1.605927
wb_dma_inc30r/wire_out -3.312629 -2.917339 -1.148703 -3.208463 2.438017 0.107103 0.057644 3.373541 0.934306 2.382592 1.444721 1.030746 2.732709 2.556720 -2.602834 0.865300 2.532969 -0.785352 0.164239 4.557469
wb_dma_ch_pri_enc/reg_pri_out -0.276080 1.455680 -0.089528 -1.375043 -2.147826 0.407600 -0.530986 0.700563 -0.412551 -0.038682 0.357293 1.036469 -1.444479 -1.548359 1.922769 -2.170002 1.531938 0.100906 -0.093354 -1.970643
wb_dma/input_wb0_we_i -2.398319 -1.112615 1.924595 6.251264 -4.516002 -0.806545 -2.595746 -2.264263 4.818193 -1.558670 0.072126 1.990849 1.114474 2.568652 0.698573 -3.592748 -4.408477 -3.714850 -3.136261 -3.989101
wb_dma_de/always_2/if_1/if_1/stmt_1 -2.666776 -1.860850 -1.174431 -2.756804 2.057504 -1.926682 -1.541350 2.302137 -0.503866 2.348521 1.507541 1.875400 1.622106 1.836437 -1.761765 3.459954 2.108394 -0.660721 1.517114 3.495450
wb_dma_ch_rf/wire_ch_txsz_dewe 3.435622 1.398268 1.897523 1.485644 0.786554 2.367608 0.570029 -2.856420 2.278358 0.760395 -2.762282 -1.480440 2.582405 1.366424 3.029588 2.043395 -2.019457 -0.876002 -3.572298 -2.165171
wb_dma_de/always_22/if_1/stmt_2 -0.340300 0.754418 -1.529659 -0.299108 -0.371455 2.422425 -1.091893 -0.709639 -1.381899 2.905379 -0.080400 1.411597 2.907994 -1.700423 -4.846058 -1.540191 -1.112489 -3.504885 1.872549 0.342133
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 0.220717 -0.176409 2.987199 2.418126 -1.060366 -1.287786 -0.391929 -0.587922 3.694473 0.628887 -2.804498 -1.198267 1.253614 1.583086 0.796652 -0.930046 -1.231727 -1.613970 -2.102885 -2.171157
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.441951 1.523509 -0.109722 -1.372886 -2.260238 0.478745 -0.591067 0.766625 -0.358152 -0.011161 0.373699 1.152258 -1.460518 -1.469037 2.111916 -2.438148 1.461939 0.116283 0.024835 -2.038019
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.862500 0.544094 -0.763650 -1.992028 2.396374 -1.407018 -0.442671 2.571102 -1.015148 -0.249960 -0.988184 1.248573 0.892850 -0.873841 1.493807 2.335398 0.322049 1.134973 0.540891 1.393168
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.665304 0.419100 2.702982 2.003014 -0.641474 -2.832471 -0.614010 -0.550461 0.940060 1.123785 -2.658399 -2.560826 0.411253 -0.764843 -1.036474 1.926171 -0.032939 -1.445925 -0.190625 -1.880927
wb_dma/wire_de_ack 2.253691 0.573754 -2.431464 -0.054789 -1.987545 -1.373125 0.651737 -0.854013 -0.785851 -1.421464 0.107731 1.721136 -1.918398 -6.130167 -1.233381 2.242735 2.035051 0.089538 -2.235819 -2.069046
wb_dma_wb_mast/always_1/if_1 -0.086884 1.000526 -4.537211 0.036047 0.350523 -0.167689 -0.804745 -0.301196 -5.550718 -0.837907 -0.663466 1.383970 -0.605528 0.531065 -3.655224 2.015480 -1.484512 -1.427086 -1.570540 2.542053
wb_dma_wb_if/wire_wb_cyc_o -1.951454 1.118928 -0.721094 -0.149931 -0.774461 0.814110 -1.061339 0.432829 -1.138754 0.262434 0.620368 1.115371 0.349751 0.305178 1.898043 -2.403616 -1.269242 -0.152752 1.066105 0.616206
wb_dma_ch_sel/assign_143_req_p0 0.819455 0.439358 2.759140 1.808169 -0.618674 -2.815101 -0.544565 -0.441008 1.050909 1.207833 -2.646186 -2.439945 0.227876 -0.820606 -0.926532 1.888576 0.214843 -1.351407 -0.108424 -2.092890
wb_dma_wb_mast/wire_mast_err -1.344204 1.150974 2.195597 -0.161940 -2.966516 -3.169799 -0.289150 0.826633 2.270765 2.140250 -1.775365 0.444456 -0.850315 -0.527404 0.167631 -0.957657 2.205443 -0.973855 -0.622224 -3.865491
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.109267 0.897998 1.190061 -1.130639 0.373277 0.917249 1.864243 0.117058 1.206717 0.634197 -0.441354 -0.527474 -0.561063 0.126873 0.653333 0.303533 1.905340 1.108396 -0.580865 -2.509790
wb_dma/wire_slv0_dout 1.291160 -3.743414 -1.089105 3.449466 -3.314187 -1.494185 -5.793130 -3.209292 -2.654635 -2.822091 -0.959397 -4.043910 0.767683 -1.707091 -3.783280 -0.082920 -3.601111 -5.151165 -1.617095 5.877326
wb_dma_ch_sel/reg_am1 -0.702507 -0.281198 1.177541 -1.715360 1.680028 -0.573810 -0.381535 2.058606 1.568365 0.381950 -0.570370 0.825733 1.478406 -1.184076 1.068550 1.753157 0.961376 0.383854 0.975665 -0.504181
wb_dma_ch_sel/input_next_ch 0.696012 2.004622 -0.867443 -1.810441 -0.044755 -1.079060 -1.691839 1.359686 -0.387422 2.234505 -2.528083 2.606685 2.248190 -3.757802 1.534249 2.944772 0.462145 -1.457640 0.073214 -1.081540
wb_dma_de/always_9 1.507713 1.375898 -0.516467 -0.262157 1.169940 2.135302 -0.741045 -1.975444 -0.926197 2.133266 -2.575480 -1.241727 3.257171 2.208709 0.816503 2.665979 -1.654897 -1.872836 -2.507410 1.465299
wb_dma_de/always_8 0.926981 2.474560 1.241674 -1.277304 -1.203982 0.602082 -1.824858 0.309795 -0.387305 3.318099 -2.718330 0.012231 1.172109 1.650607 2.456521 -0.929046 0.057477 -1.925552 0.193715 -1.316457
wb_dma_wb_mast/always_1/if_1/cond -0.109465 0.805666 -4.594442 -0.028113 0.390423 -0.373250 -0.862615 -0.150116 -5.575058 -0.838469 -0.601172 1.421311 -0.704103 0.583652 -3.804906 2.060671 -1.403454 -1.433426 -1.357917 2.696573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.731289 -1.220385 1.956415 2.550216 -0.928711 -2.414528 1.520657 0.501882 3.383963 1.257007 -2.577615 -2.218850 2.563786 1.503026 -2.646660 -0.107599 -0.706554 -1.591951 -2.951182 -0.158213
wb_dma_rf/always_1/case_1/stmt_12 2.151257 1.001322 -2.480186 -1.704664 -0.475720 1.809414 -0.493498 -0.478725 -4.593047 0.176578 0.733318 -0.325840 -1.437976 0.311712 -1.232558 1.055145 -0.104436 0.093187 1.828000 1.569056
wb_dma_rf/always_1/case_1/stmt_13 -1.064210 0.853607 -1.721908 -0.396705 0.906450 -0.965220 -0.097906 0.725198 -2.361557 -0.347086 -0.635931 0.627072 -0.389517 0.069018 0.594610 0.676003 -0.505579 0.700251 -0.342844 1.817545
wb_dma_de/always_3 -3.318744 -1.392577 1.332995 -1.121959 2.623017 2.071549 1.510950 3.420041 2.383853 -0.917802 -0.854758 -2.272199 3.164771 -0.748500 -0.378661 -1.746781 0.582011 0.349574 -0.771290 1.583322
wb_dma_de/always_2 -0.970906 -2.368671 -0.102536 -1.982413 1.080899 -6.162642 -2.868373 2.143053 -0.189352 2.370440 -0.033378 2.350830 -0.310348 0.621428 -2.890410 3.532282 2.202234 -1.330974 2.199921 2.886842
wb_dma_de/always_5 2.799818 1.377415 2.037771 -1.170924 -0.465403 -0.255211 -0.698097 -0.116886 0.757110 3.226230 -3.535707 -1.168864 0.897308 1.364159 0.454423 1.443424 1.427527 -1.880677 -0.966423 -1.941923
wb_dma_de/always_4 0.818548 2.520855 1.165843 -1.423377 -1.133899 0.596824 -1.745666 0.361078 -0.550085 3.573760 -2.828100 -0.048166 1.265511 1.652261 2.196317 -0.834059 0.216119 -1.993924 0.166573 -1.159770
wb_dma_de/always_7 2.491231 2.204133 0.552448 -1.331676 1.483631 2.979849 0.969062 -1.876113 0.127121 2.804109 -3.055334 -1.848559 2.809775 2.304582 1.297558 2.963890 0.183720 -0.929222 -3.170086 -0.735568
wb_dma_de/always_6 1.144192 2.811840 0.158847 -2.171420 0.734968 2.994645 -1.679318 -0.034568 -1.410407 1.171333 -3.051600 -2.792324 1.704297 -1.891841 2.838903 -1.968110 1.163143 -1.639197 -2.066035 0.771819
wb_dma_ch_sel/input_ch3_txsz 1.709709 0.467753 0.802141 -1.280075 -1.490868 -0.332077 0.660436 0.268560 0.932740 -0.280576 -0.339416 -0.051792 -1.877870 -1.878840 0.262465 0.074697 2.956765 0.312214 -1.186264 -2.926379
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 2.018395 0.420359 -0.384077 0.414765 1.417779 0.971169 -1.309640 -0.841397 -1.726385 0.838295 -0.063816 0.443213 1.263966 0.675576 1.346284 1.417436 -2.386307 -0.481604 1.887771 1.620070
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -2.010607 1.140981 -0.763381 -0.164735 -0.811250 0.824887 -1.109158 0.502638 -1.186137 0.253676 0.640602 1.169685 0.313457 0.306985 1.926947 -2.468270 -1.277128 -0.122334 1.106227 0.583686
wb_dma_ch_rf/always_11/if_1 -1.662266 2.696027 2.185046 -1.542856 -0.811932 0.897620 0.703854 0.963092 1.639709 3.603698 -2.971509 -0.877075 1.315377 2.993375 1.640023 -2.118253 1.361210 -0.752539 -1.065383 -2.650788
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.852625 0.474809 2.787829 1.858470 -0.600698 -2.663080 -0.521291 -0.525966 1.047243 1.166211 -2.642962 -2.454576 0.335726 -0.722441 -0.860216 1.884269 0.064710 -1.373552 -0.146913 -2.076893
wb_dma_ch_sel/always_45/case_1/cond -1.698357 -0.133374 0.648441 0.533201 1.635285 1.942040 0.660728 1.004702 -0.909174 -1.816261 -0.023348 -3.947204 0.033699 -0.570527 -1.219193 -3.160239 0.055971 0.519867 0.546574 1.753343
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.648154 0.032791 0.466154 1.591340 0.145213 0.117369 -0.137394 -0.097265 -0.464472 -1.313428 -0.442062 -2.288797 0.450210 -0.503146 -0.411306 -0.835306 -1.100314 -0.168593 -0.330945 0.633997
wb_dma_de/assign_68_de_txsz 2.364352 2.677134 0.734332 -1.142566 1.992661 1.933965 -0.292748 -1.564400 -0.130388 2.624944 -4.356300 -2.741582 3.213970 -0.128937 2.221108 2.727480 0.295919 -1.529652 -3.325894 0.019287
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.499516 0.368608 -0.474890 0.101282 -1.167970 -1.999917 -0.180883 -1.395173 0.524415 -2.256407 -0.122505 -0.382558 -1.503682 -6.676252 0.751640 2.351611 2.366082 0.280653 -3.120652 -2.004504
wb_dma_ch_rf/always_20/if_1 -0.514672 -2.464281 -1.139843 -0.424901 -0.140479 -5.820676 -2.403114 0.381712 -1.495291 2.072572 0.900002 1.856282 -1.778002 2.031501 -3.938407 1.908572 1.289569 -1.425664 1.711468 3.599418
wb_dma/input_wb0s_data_i -0.142819 0.946577 -4.471588 0.012970 0.427124 -0.265761 -0.742939 -0.179294 -5.437587 -0.751832 -0.649920 1.366008 -0.645834 0.620763 -3.559950 1.991835 -1.447380 -1.355266 -1.432679 2.602249
wb_dma_de/reg_dma_done_d 1.538220 2.535606 -1.719190 -0.053747 -1.853854 -0.535534 -1.354157 -0.860096 -1.835915 2.012267 -2.232811 1.680710 0.831938 -2.697682 0.735244 1.360875 -0.410493 -1.894322 -0.993927 -0.996652
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.335762 -1.030778 0.469475 1.555145 -0.485543 -2.799163 0.202134 -0.302088 0.912793 -0.645987 1.069113 0.871921 -0.998059 -1.531052 -0.984334 1.220600 -0.185520 0.529197 1.045644 -0.876791
wb_dma_wb_slv/assign_1_rf_sel -3.029353 3.272710 -0.016043 5.488299 0.160776 -1.901900 1.463325 -2.616807 -1.271381 -0.362268 -0.797732 -2.107751 1.054444 0.012459 -1.201803 -0.259255 -4.311894 0.939412 0.287311 0.215510
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.116433 0.902952 -2.246803 -1.283208 -3.672648 2.523461 1.490325 -0.942676 1.048560 0.480678 -2.550926 1.728494 -0.619876 1.046506 -2.288643 0.260855 2.550684 -2.252743 -6.871771 -3.801365
wb_dma_de/always_4/if_1/if_1/cond 0.879454 2.548817 1.113552 -1.330404 -1.200255 0.598607 -1.859957 0.312633 -0.582892 3.499441 -2.792096 0.056598 1.275835 1.626882 2.358160 -0.919300 -0.002605 -2.010291 0.215140 -1.138435
wb_dma_ch_sel/assign_376_gnt_p1 -1.955065 1.122200 -0.802741 -0.147193 -0.755340 0.839050 -1.123453 0.472668 -1.199158 0.229450 0.624903 1.142476 0.329271 0.295459 1.877806 -2.376485 -1.252680 -0.142529 1.074257 0.653610
wb_dma_de/wire_wr_ack 1.077299 2.700866 -0.508283 -1.460866 -0.933837 2.495972 -1.256932 -1.322613 -1.142339 2.103327 -2.258310 -0.282876 1.976060 0.846235 2.754205 0.490072 -0.261988 -1.805095 -2.664800 -0.423037
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.369208 1.214720 -0.667989 -1.345338 0.549333 2.889747 2.272274 -1.529739 0.340715 -0.694393 0.067021 -0.742634 0.134681 -0.726945 1.054278 1.696321 1.550199 1.228123 -3.341218 -1.681903
wb_dma_ch_arb/always_1 -5.307899 -0.509801 -1.411038 -2.586900 -0.734906 -0.715901 3.295239 4.006489 0.041324 0.866680 -0.963578 -1.025406 0.727801 -1.589673 -4.160632 -1.789625 3.895688 -0.165424 -3.201660 1.271803
wb_dma_ch_arb/always_2 -5.108880 -0.555003 -1.280503 -2.537202 -0.870283 -0.699181 3.159791 3.999846 0.120924 0.655385 -0.755212 -0.937395 0.469863 -1.626056 -3.939326 -1.914023 3.869832 -0.053084 -2.983537 1.041040
wb_dma/wire_ch0_txsz 2.899698 2.219820 0.333506 -1.247550 0.341868 0.820413 -1.478284 -1.445437 -0.396063 1.722335 -4.234547 -2.323002 2.123694 -1.889430 1.950492 2.455526 1.079551 -2.248280 -3.926465 -0.254116
wb_dma_de/always_19 -3.485672 -0.317791 -0.049912 -1.483156 2.032519 -2.600540 2.340836 2.312819 1.797715 1.909232 0.506502 2.965906 1.560340 -1.804885 -0.955994 1.073817 0.887465 0.952495 0.503357 -0.331499
wb_dma_de/always_18 -2.501862 0.356128 0.774327 2.004789 -1.738860 1.606645 -0.774599 -3.259520 -1.812163 -2.128801 1.216143 -5.715877 0.642963 -1.480012 -2.887631 2.358251 -0.217045 -0.572676 -0.390144 -0.388971
wb_dma_de/always_15 2.968744 1.670686 0.060261 -1.495931 -0.247358 1.610634 -0.215823 -1.581002 -0.248775 1.966463 -2.869725 -1.231816 1.473645 0.396213 0.797918 2.734538 1.145768 -1.645385 -3.482790 -0.979590
wb_dma_de/always_14 -1.477062 1.147781 2.039516 -0.183626 -2.941672 -3.173782 -0.367438 0.837319 2.077909 2.136729 -1.755540 0.483869 -0.783689 -0.574854 0.027310 -0.919335 2.106087 -1.062074 -0.611334 -3.567855
wb_dma_de/always_11 -1.747119 0.049975 0.446625 1.664893 0.121116 0.107425 -0.144901 -0.112092 -0.542390 -1.411073 -0.462450 -2.383797 0.421703 -0.534044 -0.422709 -0.833749 -1.117460 -0.182258 -0.375041 0.691810
wb_dma_de/always_13 0.650972 2.048080 -0.746895 -1.710507 -0.172891 -1.035782 -1.715263 1.253875 -0.291669 2.125546 -2.522809 2.512933 2.217809 -3.825963 1.689892 2.882148 0.458346 -1.418141 -0.070886 -1.271232
wb_dma_de/always_12 0.845713 2.448905 1.184201 -1.329833 -1.177316 0.549976 -1.789339 0.348784 -0.499095 3.454371 -2.738341 0.014262 1.220390 1.637830 2.256063 -0.854686 0.084515 -1.985334 0.223947 -1.150654
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.363939 -0.154821 1.719625 3.967505 -2.700070 -3.498344 -3.717050 -1.058564 1.378817 0.156223 -0.945359 1.748199 0.608399 -1.002959 2.480574 -0.980410 -3.944376 -2.452413 1.164355 -1.104598
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.852181 0.505834 2.653682 1.822094 -0.670599 -2.738955 -0.547814 -0.508789 0.855107 1.228169 -2.670193 -2.443941 0.307773 -0.777309 -0.926104 1.899866 0.093149 -1.420343 -0.161084 -1.981280
wb_dma_ch_pri_enc/wire_pri13_out -0.320378 1.477853 -0.089909 -1.366270 -2.231085 0.454401 -0.547808 0.710038 -0.345692 -0.067996 0.359670 1.064405 -1.506253 -1.545788 2.011276 -2.240431 1.556695 0.125744 -0.044689 -2.076349
wb_dma_de/reg_read_r 2.956498 1.668723 0.130944 -1.373254 -0.340932 1.677253 -0.213451 -1.690618 -0.030619 1.781945 -2.875202 -1.303537 1.482885 0.381118 0.895130 2.666553 1.096195 -1.640043 -3.737755 -1.146567
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.700001 2.490870 -0.104953 -2.021983 -2.394148 1.627912 -0.051844 -0.454956 0.491998 1.393059 -2.288587 -0.594758 0.681250 0.064518 1.655988 -0.889870 2.174831 -1.336709 -4.368814 -2.311181
wb_dma/assign_9_slv0_pt_in -1.385957 3.345958 -2.779259 0.559003 0.425325 0.023937 0.677249 -1.295460 -3.473499 0.168922 -0.264643 -0.371839 0.227665 -0.396083 -0.716330 0.581364 -0.819673 0.779587 -0.375202 1.670852
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.440307 0.250380 -0.221281 0.142409 -1.152089 -2.070062 -0.060291 -1.324596 0.839741 -2.281723 -0.092100 -0.377477 -1.597733 -6.560297 0.770660 2.315780 2.469068 0.380080 -3.057666 -2.204679
wb_dma_ch_rf/always_17/if_1/block_1 1.056890 2.925129 0.128972 -2.277127 0.849363 3.044634 -1.660209 0.058279 -1.563797 1.399803 -3.043567 -2.767111 1.765005 -1.694210 2.852883 -2.081383 1.174668 -1.582898 -1.875911 0.935161
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -3.001765 0.278264 -1.176505 -0.963193 -0.476209 -0.047884 -0.721380 -0.046526 -2.060399 2.886217 1.074991 -0.668437 1.815957 -2.393326 -4.690111 -0.351715 0.970576 -1.770600 2.718029 2.174633
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.720835 1.459019 1.867845 -1.253819 -0.369952 -0.173728 -0.703941 -0.061666 0.577812 3.318345 -3.469984 -1.094176 0.963654 1.410987 0.515446 1.452183 1.326625 -1.840418 -0.865502 -1.757962
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.199598 -0.899759 -0.101337 0.823053 -1.266134 0.740690 -1.108262 -1.311886 1.441418 0.745520 1.649581 2.247089 0.607993 2.325285 -0.794028 0.515287 -0.669673 -1.528766 -0.103487 -1.335094
wb_dma_ch_pri_enc/wire_pri2_out -0.376258 1.511207 -0.047860 -1.376760 -2.326666 0.420527 -0.617435 0.751341 -0.318145 -0.028864 0.322723 1.120924 -1.472598 -1.552829 2.068034 -2.343707 1.490618 0.069285 -0.027959 -2.082253
wb_dma_de/always_11/stmt_1 -1.687957 0.050402 0.511669 1.689336 0.103806 0.107425 -0.150492 -0.116254 -0.437942 -1.385748 -0.458234 -2.356140 0.458301 -0.544894 -0.388053 -0.802529 -1.120404 -0.203569 -0.384291 0.613702
wb_dma_ch_rf/wire_ch_adr1_we -1.673566 -0.160081 0.756143 0.569581 1.531913 1.810451 0.608065 1.024545 -0.793863 -1.798109 -0.051137 -3.850903 -0.030090 -0.527518 -1.242121 -3.082743 0.109297 0.462370 0.560796 1.529798
wb_dma_ch_sel_checker/input_ch_sel 0.664199 -0.467988 -0.388954 -0.177456 -1.835369 -1.179249 -1.195403 0.129314 -0.243404 -0.925063 0.128866 0.503125 -1.318569 -1.986371 -0.348625 -0.218411 1.047557 -0.733281 -0.622245 -0.484565
wb_dma_ch_sel/input_ch1_adr1 0.049486 -0.195924 0.201149 -1.075769 1.481512 1.772974 0.729961 1.041580 -0.472558 -0.463418 0.399863 -1.624575 -0.396941 -0.069155 -0.883360 -2.229187 1.178488 0.663054 0.865695 1.036463
wb_dma/wire_slv0_pt_in -1.314759 3.518723 -2.684419 0.451115 0.299030 0.171584 0.753847 -1.352156 -3.419328 0.176003 -0.392656 -0.522913 0.209827 -0.477992 -0.739292 0.722754 -0.605050 0.758122 -0.667126 1.377878
wb_dma_rf/always_2/if_1/if_1/cond 1.503291 1.734584 -0.318569 -0.037426 -2.568610 -1.583080 -0.557973 0.531850 -0.841953 3.335886 -1.192020 3.104241 -0.529342 0.184898 -0.635662 0.325061 -0.154693 -1.374001 2.077673 -2.555523
wb_dma_pri_enc_sub/reg_pri_out_d -0.320997 1.470807 -0.012847 -1.309907 -2.219277 0.413428 -0.556244 0.688009 -0.305710 -0.035757 0.335122 1.052754 -1.412006 -1.488099 2.012482 -2.255151 1.482841 0.054922 -0.049942 -2.068660
wb_dma_ch_pri_enc/always_4/case_1 -0.216543 1.535340 0.084237 -1.431686 -2.195636 0.459607 -0.404838 0.729431 -0.195430 -0.011471 0.313294 1.053465 -1.475082 -1.525298 2.085546 -2.217036 1.658984 0.201612 -0.106527 -2.268525
wb_dma_ch_pri_enc/wire_pri29_out -0.264374 1.579351 -0.015352 -1.463565 -2.238451 0.507105 -0.469625 0.729827 -0.263068 -0.047986 0.398513 1.140793 -1.567154 -1.584553 2.145569 -2.297698 1.626254 0.196296 -0.050407 -2.257925
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.961446 0.723056 -1.116847 -1.541361 -1.295679 1.694045 0.973248 -1.351259 0.026445 -1.564969 0.246985 -0.190253 -1.187780 -2.632409 0.697557 1.395505 2.514090 0.473494 -3.863611 -2.000463
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.968524 2.884341 -0.046816 -2.352575 0.952302 3.204746 -1.591199 0.091812 -1.712957 1.353865 -2.860479 -2.774641 1.739390 -1.666633 2.778534 -2.109245 1.144377 -1.511463 -1.801657 1.154885
wb_dma_de/wire_read_hold -2.101004 1.183563 -0.743775 -0.188885 -0.864763 0.844254 -1.144312 0.505474 -1.180884 0.254784 0.635344 1.202258 0.374163 0.298317 1.960577 -2.511900 -1.292414 -0.161610 1.132165 0.612449
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.645111 -0.122775 0.624454 0.502171 1.546246 1.932480 0.636110 1.007550 -0.890760 -1.826254 -0.056063 -3.902573 -0.004873 -0.602314 -1.226215 -3.104243 0.086008 0.444576 0.483885 1.608226
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.095301 0.918686 1.186844 -1.124084 0.330736 0.871717 1.850734 0.144423 1.163916 0.625294 -0.441817 -0.519634 -0.608928 0.083880 0.607410 0.342878 1.919336 1.092777 -0.608249 -2.457300
wb_dma_ch_rf/wire_sw_pointer -1.687197 2.365274 -2.076535 -0.401873 0.847904 -1.495263 -1.472930 1.647128 -2.876962 -0.281769 -2.490018 1.071543 1.457316 -3.732206 1.495463 2.565867 -1.026661 -0.290958 -0.385723 1.024964
wb_dma/wire_slv0_din 1.454436 0.844307 -2.543587 -0.548248 -0.066100 -1.221914 -2.484965 -1.149663 -5.257915 3.162489 -2.419641 -0.027927 0.770267 2.975425 -2.887011 -3.295550 -4.601798 -1.483980 4.324000 7.879377
wb_dma_ch_rf/input_dma_err -1.359688 1.225208 2.164416 -0.219281 -3.002066 -3.032221 -0.287600 0.803313 2.209219 2.093729 -1.752996 0.511856 -0.894956 -0.596207 0.230331 -1.022918 2.225233 -0.976904 -0.644508 -3.893395
wb_dma_ch_sel/assign_158_req_p1 -1.974070 1.149671 -0.720807 -0.146354 -0.787913 0.775341 -1.126899 0.488183 -1.160332 0.292274 0.600997 1.120033 0.371218 0.274835 1.856868 -2.413167 -1.257704 -0.189082 1.047622 0.584017
wb_dma_ch_rf/assign_17_ch_am1_we -1.768554 0.644699 -0.767825 -1.843109 2.217968 -1.374665 -0.491188 2.378205 -1.142167 -0.245846 -1.081761 1.139541 0.798610 -0.862764 1.500144 2.284310 0.238178 1.066806 0.401957 1.309038
wb_dma_ch_rf/assign_7_pointer_s -0.479862 -0.218364 -2.343286 -0.633359 1.067529 0.021163 -0.162622 -0.544868 -2.315563 -0.822486 0.702946 -0.853426 -0.702119 0.161968 -0.716662 1.075734 0.629775 0.110115 -0.628915 2.606963
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.302737 1.485665 0.007332 -1.346170 -2.279620 0.433076 -0.562481 0.741257 -0.255070 -0.050364 0.364978 1.103819 -1.494405 -1.554959 2.130184 -2.337403 1.540507 0.110677 -0.069039 -2.160776
wb_dma_wb_slv/always_5/stmt_1 -1.732349 -1.023551 3.806341 5.511330 -1.415007 -3.878324 -0.360790 -1.036496 3.908946 -1.372128 -2.160232 -2.609619 0.659776 -0.680015 -0.546873 -0.487171 -2.469428 -1.288260 -1.478974 -2.346129
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.987176 1.122220 -0.727441 -0.126246 -0.774782 0.762871 -1.114713 0.459300 -1.126398 0.294561 0.580823 1.153963 0.351968 0.309235 1.883560 -2.420192 -1.263252 -0.189637 1.059852 0.610509
wb_dma_wb_mast/assign_1 -3.125606 -0.285726 -2.936811 1.710595 -2.140720 4.846412 0.435466 -1.170495 0.616012 -3.121353 0.457943 0.531085 2.566090 0.946695 1.590159 -3.509148 -3.089543 -1.521198 -6.679503 1.262408
wb_dma_ch_sel/input_de_ack 2.243278 0.512699 -2.345876 0.030086 -1.988715 -1.441359 0.734181 -0.862120 -0.740788 -1.266929 0.123045 1.822408 -1.920501 -5.805097 -1.473431 2.182672 1.986833 0.083503 -2.041945 -2.093891
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.780118 -1.397011 1.843972 2.736134 -0.922681 -2.424050 1.452164 0.416237 3.381709 1.112436 -2.431234 -2.193949 2.571559 1.453097 -2.684677 -0.121685 -0.900465 -1.617163 -2.871161 -0.016333
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.382018 1.549341 3.137222 -1.338932 -0.108421 -0.052099 1.863548 0.533095 3.072088 3.415704 -3.794709 -2.110194 0.986703 2.670111 -0.209699 0.309504 2.791237 -0.663301 -2.350574 -3.549227
wb_dma_ch_sel/reg_valid_sel -1.721576 2.648996 0.907264 -0.137291 0.807671 -0.510536 -3.423962 0.382536 -2.076854 -0.524650 -2.881211 -1.833998 2.614791 -5.119015 3.244501 1.069832 -2.278434 -1.390037 0.987719 0.359564
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.943862 2.451447 1.242812 -1.355913 -1.136042 0.561671 -1.718053 0.324911 -0.393029 3.423729 -2.769418 -0.039564 1.193733 1.666142 2.279164 -0.828551 0.184087 -1.942685 0.145179 -1.305813
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.148208 2.499756 -0.239631 -2.532076 0.437621 4.117261 -0.579559 -0.135652 -1.544072 1.607160 -1.796714 -1.841252 1.389568 0.608861 1.903404 -1.889857 1.007314 -1.061896 -1.556489 0.446981
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.471902 -0.069383 -2.420255 -0.613386 0.971858 0.172692 -0.131525 -0.614174 -2.380960 -0.792162 0.739316 -0.718667 -0.629982 0.203864 -0.610239 0.997036 0.426979 0.163539 -0.547404 2.542124
wb_dma_wb_mast/always_4/stmt_1 -1.924956 1.133855 -0.697996 -0.161299 -0.801235 0.829969 -1.105351 0.445304 -1.152842 0.210941 0.627745 1.142409 0.344491 0.305147 1.897763 -2.406008 -1.238066 -0.138445 1.052605 0.595118
wb_dma_ch_sel/assign_375_gnt_p0 -3.500995 -1.590185 -0.919380 -2.455273 0.160541 -1.221915 4.291951 3.670094 0.880569 0.385776 -1.374311 -2.079206 0.265148 -1.828194 -5.708744 -0.065706 4.909116 0.128845 -4.074253 1.019703
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.936640 1.118791 -0.702484 -0.140556 -0.792414 0.807734 -1.086116 0.454946 -1.085671 0.234155 0.643037 1.107299 0.321741 0.289433 1.915072 -2.395653 -1.228953 -0.125667 1.044763 0.557837
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.839770 -1.335941 1.930465 2.820626 -0.903932 -2.421081 1.514663 0.398668 3.390753 1.071469 -2.461920 -2.340921 2.597475 1.506589 -2.615860 -0.204524 -1.002746 -1.555732 -2.927567 -0.031022
wb_dma/inst_u2 -1.139666 -0.058978 -1.905259 -0.658816 -0.369816 1.220932 -1.449750 -0.460720 -2.414878 2.365568 0.871299 0.270433 2.050628 -1.752940 -4.292386 -0.379023 0.050836 -2.812468 1.624693 2.323226
wb_dma/inst_u1 -0.969599 0.471812 -3.033877 -0.478460 -0.505790 0.843980 -0.896908 -0.249062 -4.551584 2.651019 0.550493 -0.333042 1.884828 -0.849620 -3.818206 1.557238 -0.709082 -2.057584 1.986687 3.704140
wb_dma/inst_u0 -0.489053 0.202795 -4.756628 -0.603731 0.888285 -0.210811 -1.232868 -0.616844 -6.052275 1.406792 -0.476447 -1.246253 0.710767 -0.106163 -2.621115 1.184823 -0.733324 -1.682965 0.447469 6.731850
wb_dma/inst_u4 -3.798907 1.805327 -3.049006 -0.121108 -2.015831 1.551299 0.749610 -0.521527 -4.759171 0.516696 -0.722912 -1.506956 0.417407 1.826034 -0.759929 0.939379 -1.241318 -0.413295 -3.950014 2.189737
wb_dma_ch_rf/assign_2_ch_adr1 -1.888208 0.664541 -0.225987 0.266205 2.923640 1.571394 -1.325266 1.356487 -3.323914 -2.882378 -1.062452 -4.774314 -0.546305 -2.071808 0.433908 -2.720811 0.477967 -0.190679 -0.539270 2.662819
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.494213 0.417772 0.051009 -1.662801 -1.155964 -1.597276 0.844190 0.120177 -1.191271 -0.313227 0.430122 -1.339571 -3.206330 -0.934686 -0.023967 0.349759 3.557648 1.259981 -0.946264 -0.640388
wb_dma_ch_rf/wire_pointer_s -0.529509 -0.145712 -2.477633 -0.647321 1.080423 0.060740 -0.189051 -0.571227 -2.419454 -0.756103 0.718477 -0.829122 -0.580451 0.183334 -0.727851 1.066738 0.510343 0.059344 -0.588606 2.710858
wb_dma_ch_sel/always_40/case_1/stmt_1 1.644108 0.159443 0.894720 -2.239318 0.048431 1.418083 1.318996 1.312390 0.382897 -0.798504 0.182462 -1.661513 -2.215545 -1.856072 -0.605881 -2.184249 3.883132 0.994039 -0.186511 -1.597486
wb_dma_ch_sel/always_40/case_1/stmt_2 1.668753 0.362639 0.721682 -1.190116 -1.496799 -0.387015 0.570108 0.257320 0.889516 -0.328250 -0.232225 0.021296 -1.889328 -1.874621 0.239983 0.069870 2.818234 0.324393 -1.106502 -2.815900
wb_dma_ch_sel/always_40/case_1/stmt_3 0.673623 -0.505612 -0.385889 -0.150211 -1.812868 -1.221294 -1.189536 0.158763 -0.216917 -0.921306 0.146662 0.500550 -1.338034 -1.979702 -0.335558 -0.229785 1.023017 -0.745150 -0.567647 -0.495420
wb_dma_ch_sel/always_40/case_1/stmt_4 2.573659 0.739630 -1.436865 -1.409100 -2.426486 0.225160 1.287764 0.702340 -0.680573 0.375948 -0.019980 2.146805 -2.408881 -1.725873 -1.767046 0.086574 2.547113 0.126329 -0.294391 -2.882085
wb_dma_pri_enc_sub -0.202565 1.514929 -0.011271 -1.439009 -2.227093 0.435890 -0.494816 0.718155 -0.292648 -0.042377 0.352100 1.068678 -1.528718 -1.594919 2.039879 -2.189800 1.652932 0.188203 -0.120403 -2.197923
wb_dma_ch_rf/reg_ch_am1_r -1.656831 0.617346 -0.561019 -1.930272 2.219122 -1.360423 -0.454528 2.447201 -0.832556 -0.129557 -1.078707 1.188554 0.924792 -1.010133 1.513632 2.309881 0.422154 1.008758 0.465068 1.113150
wb_dma_de/assign_72_dma_err -1.454628 1.246873 2.084646 -0.295156 -2.881844 -3.003393 -0.291839 0.860613 2.077560 2.201687 -1.768630 0.399667 -0.770693 -0.375799 0.143523 -1.032499 2.201281 -0.987996 -0.589239 -3.636539
wb_dma_de/reg_ptr_adr_low -0.886073 0.315114 0.335881 0.339300 -1.866582 1.694907 -0.561499 -3.293237 -1.438813 -0.893283 1.843243 -3.614406 0.165745 -1.012151 -2.463605 3.262259 0.945722 -0.219741 -0.027809 -1.022714
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.597741 0.428922 0.194634 -1.656672 -1.199663 -1.628368 0.902415 0.151561 -1.114084 -0.312028 0.402935 -1.343646 -3.265646 -0.947901 0.026323 0.377401 3.664845 1.324589 -0.980665 -0.872091
wb_dma_de/reg_state -0.678469 0.570729 -1.549559 -0.335994 -0.444004 2.252090 -1.068218 -0.549227 -1.476070 2.559406 -0.003805 0.998951 2.737123 -1.940472 -5.143047 -1.466993 -0.861513 -3.399954 1.737547 0.582489
wb_dma_ch_rf/always_26/if_1 -1.801334 2.420161 -2.060215 -0.465451 0.809506 -1.423541 -1.412338 1.698188 -2.887960 -0.085276 -2.591269 1.013946 1.570030 -3.592932 1.439286 2.479766 -0.970012 -0.362768 -0.346734 1.001049
wb_dma_de/always_23/block_1/case_1/block_5/if_1 2.805153 2.415833 -2.174946 -4.253775 0.517218 2.394166 -2.554361 1.172007 -1.426304 4.503563 -2.295790 5.845308 1.046276 3.927971 -0.462281 -1.770397 0.279553 -3.125807 0.581990 -0.830754
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.462676 0.345536 -0.251977 0.100976 -1.212957 -2.039412 -0.130817 -1.302299 0.745229 -2.189848 -0.202398 -0.428869 -1.535398 -6.562628 0.853627 2.318275 2.437442 0.291174 -3.090607 -2.173343
wb_dma_ch_sel/assign_113_valid 2.446462 0.385296 2.245883 0.298349 -0.771233 -2.843361 -0.557441 -0.448810 1.401341 2.632179 -2.362559 -0.239753 0.023339 -0.113886 -0.543782 2.709168 1.051409 -1.379001 0.080284 -2.442392
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.357739 -1.027442 0.532974 1.586615 -0.514585 -2.897646 0.216999 -0.336241 0.996513 -0.638418 1.115757 0.948694 -1.018075 -1.632578 -1.017210 1.254092 -0.213143 0.547493 1.036664 -0.948354
wb_dma_inc30r/always_1 -1.320038 -4.460536 0.699691 -2.548848 2.950926 0.535341 0.159588 5.097760 3.977779 0.142527 -0.667449 -0.351176 4.019764 0.301689 -1.077300 1.143076 1.938870 -0.204917 -0.049215 4.222477
wb_dma_de/always_23/block_1/case_1/cond -0.409795 0.552609 -1.459950 -0.105438 -0.515743 2.344796 -1.074389 -0.614374 -1.269932 2.586824 -0.201919 1.090852 2.993806 -1.850956 -4.945844 -1.456947 -1.178743 -3.518162 1.594333 0.513278
wb_dma_ch_sel/assign_128_req_p0/expr_1 -0.741974 0.824398 2.230330 0.572016 1.198286 1.967731 1.910402 0.135812 1.985904 3.051639 -3.986204 -3.327237 4.140771 3.703714 0.055214 0.177131 -1.108985 -1.524349 -2.703140 0.043680
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.861273 1.372047 1.972627 -1.280910 -0.441105 -0.206746 -0.645330 -0.066017 0.719258 3.222020 -3.412058 -1.153179 0.846723 1.325416 0.485309 1.462531 1.496120 -1.805914 -0.929388 -1.938599
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.740496 0.413947 0.787092 -1.250256 -1.511643 -0.396621 0.581981 0.268100 0.952636 -0.324404 -0.318753 -0.045607 -1.893261 -1.923104 0.250565 0.076650 2.886473 0.284326 -1.201885 -2.930797
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.116612 1.470940 -3.413579 -2.655159 2.159033 3.364458 -0.321582 -1.383321 -4.437675 1.536677 0.132271 -0.169803 2.044418 0.718570 -0.222526 3.502749 -0.311771 -0.346422 -0.519611 3.611176
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -3.270037 -1.180354 1.992961 0.344834 -0.678053 -2.202296 2.899458 1.518721 1.718702 0.189651 -1.528956 -4.819700 -0.900771 0.528280 -3.242876 -2.117400 3.236298 0.279612 -2.858990 0.431451
wb_dma_ch_sel/assign_148_req_p0 0.672062 0.465089 2.565381 1.851797 -0.629328 -2.705006 -0.605574 -0.494146 0.774335 1.044163 -2.582023 -2.498198 0.293052 -0.881033 -0.978560 1.881693 0.033083 -1.406906 -0.128116 -1.773654
wb_dma/wire_ndr 0.360771 1.507787 3.103719 -1.345458 -0.075642 -0.060432 1.787822 0.536963 3.020397 3.478980 -3.798573 -2.071286 1.061988 2.723323 -0.326437 0.294717 2.747993 -0.728714 -2.317614 -3.404685
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.758042 0.448407 0.758860 -1.255762 -1.520167 -0.379724 0.573730 0.287192 0.910215 -0.304695 -0.295206 0.004988 -1.926246 -1.950444 0.274826 0.084082 2.944831 0.309012 -1.201442 -2.900987
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.272061 1.522634 -0.019857 -1.363513 -2.239124 0.478827 -0.530189 0.725499 -0.304743 -0.100757 0.362619 1.119097 -1.508961 -1.538476 2.072447 -2.270942 1.560172 0.142571 -0.040234 -2.153280
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.677195 0.671686 -1.541550 -1.432660 -2.547103 0.178417 1.298486 0.694879 -0.754390 0.378821 0.049375 2.239965 -2.481277 -1.758774 -1.891250 0.064143 2.625067 0.095971 -0.271943 -2.909412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.511535 0.130232 0.276610 -2.478407 0.129866 -0.025163 1.302037 1.091305 -1.659110 -0.699296 0.690721 -2.948017 -3.442763 -0.951744 -0.913234 -1.766191 4.432260 1.655170 -0.146326 0.480379
wb_dma_rf/input_dma_done_all 3.078345 1.624656 0.199812 -1.389136 -0.291317 1.645242 -0.302980 -1.698646 -0.061789 1.921054 -2.939960 -1.313513 1.561802 0.459829 0.899638 2.757882 1.078449 -1.728081 -3.571528 -1.118047
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.393826 -0.073834 -2.371989 -0.634366 1.038419 0.166871 -0.118501 -0.631866 -2.379317 -0.801109 0.794482 -0.751305 -0.699068 0.189447 -0.592955 1.067855 0.528788 0.195094 -0.556715 2.513481
wb_dma_de/assign_66_dma_done 0.884968 2.121859 -0.902514 -1.779309 -0.259301 -1.036761 -1.696966 1.203994 -0.457864 2.246789 -2.605500 2.555862 2.173553 -3.882102 1.542112 3.004972 0.552644 -1.545026 -0.135256 -1.260277
wb_dma/wire_ch4_csr -0.818414 -0.646639 -2.773846 -1.518778 -0.886201 0.740849 -1.623005 0.297711 -3.530694 0.691932 0.058947 -0.926740 1.257328 1.161947 -3.032418 3.474191 0.579210 -1.625762 -0.488238 3.531047
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.946463 1.171362 -0.727226 -0.185568 -0.805117 0.893854 -1.082525 0.460224 -1.124738 0.236502 0.655924 1.191420 0.326341 0.297076 2.001195 -2.476800 -1.245253 -0.077850 1.093864 0.510366
wb_dma_ch_sel/input_ch3_csr -0.057788 -1.510309 -2.783488 0.131020 -2.049173 0.802162 -2.654992 -0.099669 -1.809907 -0.433049 -0.099017 0.333650 2.751696 0.394913 -1.964448 5.368540 -1.308190 -2.145136 -0.754062 2.790759
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.673056 0.379789 0.281367 -1.653325 -1.275897 -1.639075 0.918017 0.146737 -0.965918 -0.310420 0.388281 -1.274767 -3.283953 -0.970571 0.044995 0.370447 3.682756 1.304793 -0.979168 -0.974572
wb_dma_de/wire_adr1_cnt_next -1.747837 -1.509455 0.819842 -2.635730 2.582302 1.914535 1.674047 3.528055 2.782707 0.421332 -0.323979 -0.088453 2.695658 -0.115315 -0.055731 -1.083773 1.543086 0.602261 -0.279785 1.191880
wb_dma/wire_de_adr0 -0.514570 -2.428051 -1.173789 -0.446279 -0.218184 -5.874130 -2.362228 0.522055 -1.497388 2.113216 0.634722 1.689204 -1.703923 1.767159 -4.100852 1.865458 1.378359 -1.560289 1.565590 3.682429
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.294229 1.453943 -0.012551 -1.360400 -2.215614 0.401195 -0.564306 0.715092 -0.288137 -0.041406 0.290788 1.091158 -1.413760 -1.516611 1.998969 -2.246257 1.511992 0.089590 -0.115037 -2.107055
wb_dma_de/reg_adr0_cnt -1.075105 -2.372483 -0.260200 -1.803725 1.131348 -6.319205 -2.946836 2.042515 -0.397705 2.245420 0.198878 2.441296 -0.451095 0.549366 -2.763095 3.512158 2.021093 -1.176857 2.374756 3.063974
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.288866 1.517592 -0.055350 -1.400695 -2.284184 0.421668 -0.556261 0.747129 -0.335428 -0.058243 0.342983 1.145495 -1.521710 -1.580367 2.064747 -2.316191 1.579051 0.124101 -0.081219 -2.126859
wb_dma/wire_am0 0.123398 -0.774085 -0.085395 0.711332 -1.179514 0.826524 -1.012624 -1.265583 1.371049 0.785229 1.557406 2.113474 0.631749 2.131348 -0.686342 0.502641 -0.604050 -1.425889 -0.160964 -1.287549
wb_dma/wire_am1 -0.692180 -0.194180 1.275328 -1.747529 1.651214 -0.663720 -0.379573 2.148337 1.643698 0.499194 -0.712928 0.765978 1.476655 -1.303039 1.141817 1.797213 1.104005 0.361003 0.889463 -0.700413
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.706295 0.461621 2.759309 1.908427 -0.544478 -2.673241 -0.518932 -0.535891 0.959464 1.224063 -2.744028 -2.620817 0.453876 -0.672837 -0.941195 1.825361 -0.021248 -1.425912 -0.221177 -1.853594
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.714314 0.478800 2.632893 1.870376 -0.593645 -2.768047 -0.545552 -0.510373 0.848891 1.154147 -2.637644 -2.567734 0.300527 -0.937762 -1.017363 1.893904 0.100131 -1.409895 -0.164347 -1.866424
wb_dma_ch_rf/always_22/if_1/if_1 0.234794 -0.870912 -0.124834 0.813379 -1.270490 0.802092 -1.117673 -1.335310 1.462283 0.859914 1.658303 2.298662 0.631114 2.366978 -0.781326 0.521578 -0.651047 -1.547052 -0.122316 -1.377929
wb_dma_de/assign_69_de_adr0 -0.597284 -2.506882 -1.116225 -0.302910 -0.216843 -6.216931 -2.393761 0.372717 -1.492421 1.992397 0.902114 1.752906 -1.915979 1.770595 -4.027339 1.964341 1.341052 -1.366480 1.754990 3.666331
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.057748 -0.301579 2.371360 1.190305 -0.801154 -3.730742 0.302539 0.108630 2.766796 2.211813 -2.197694 -0.687451 0.560597 0.994120 -1.882259 1.330956 0.767457 -1.146458 -0.623186 -1.921706
wb_dma_de/wire_mast0_go -2.062224 1.188550 -0.786562 -0.167233 -0.839342 0.826869 -1.159868 0.481293 -1.238690 0.271094 0.658944 1.189967 0.361886 0.342666 1.925784 -2.533375 -1.323575 -0.188508 1.119072 0.709199
wb_dma_wb_slv/input_slv_din -2.314624 -0.268375 -0.994715 1.428815 1.123071 -0.083529 1.459512 -1.136050 -0.029146 2.303214 0.547629 0.168049 2.661921 2.530166 -1.438953 -3.062849 -3.252153 0.569701 1.296959 5.426150
wb_dma_de/always_3/if_1/if_1 -3.312279 -1.356280 1.180396 -1.129994 2.664248 1.985687 1.477043 3.381840 2.220941 -0.761203 -0.848960 -2.227237 3.130119 -0.640844 -0.463617 -1.839675 0.503676 0.343258 -0.643301 1.796049
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.551431 0.402267 0.195249 -1.626593 -1.188192 -1.593149 0.862504 0.134248 -1.082583 -0.329491 0.433893 -1.325390 -3.242844 -0.898866 0.084544 0.314664 3.523557 1.285974 -0.943963 -0.780747
wb_dma_ch_sel/always_47/case_1 -0.709853 -0.299302 1.280902 -1.791465 1.718611 -0.719423 -0.393474 2.183289 1.698226 0.470045 -0.661983 0.770789 1.541300 -1.248377 1.129027 1.879140 1.022678 0.373198 0.956783 -0.614811
wb_dma_ch_sel/assign_152_req_p0 0.807973 0.482293 2.555454 1.794128 -0.605046 -2.774974 -0.682163 -0.485718 0.724668 1.299132 -2.606257 -2.430259 0.350549 -0.836915 -1.013482 1.982011 0.075341 -1.465367 -0.042951 -1.771491
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.424300 0.263307 -0.304545 0.091670 -1.110917 -2.031768 0.054659 -1.341591 0.733051 -2.248121 -0.074985 -0.396223 -1.565068 -6.523070 0.698356 2.321200 2.485948 0.400613 -3.077059 -2.142597
wb_dma_de/reg_de_adr0_we -0.345754 -1.004461 0.517444 1.548020 -0.434228 -2.791525 0.199167 -0.313191 0.963860 -0.586612 1.031466 0.853910 -0.934975 -1.514730 -0.966596 1.226359 -0.233175 0.523322 1.020968 -0.888008
wb_dma_ch_sel/assign_114_valid 2.401824 0.393507 2.351338 0.328580 -0.812447 -2.949827 -0.448845 -0.398618 1.524941 2.546031 -2.285219 -0.217493 -0.048420 -0.245910 -0.517805 2.725398 1.143753 -1.232547 0.129408 -2.649577
wb_dma_ch_rf/assign_4_ch_am1 -1.779154 0.579846 -0.602748 -1.904893 2.357008 -1.465423 -0.445185 2.523984 -0.922188 -0.243493 -1.107651 1.199440 0.869265 -1.030850 1.608952 2.346598 0.381399 1.135032 0.457187 1.208293
wb_dma_de/wire_dma_done_all 3.142930 1.696321 0.105491 -1.391485 -0.303646 1.805010 -0.291753 -1.766315 -0.151337 1.797868 -2.837860 -1.268417 1.468580 0.394130 1.033627 2.720647 1.042730 -1.651971 -3.618639 -1.175408
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.771279 -1.335058 1.861169 2.647012 -0.872812 -2.471339 1.525300 0.471156 3.325948 1.133376 -2.395700 -2.191031 2.484749 1.453210 -2.747874 -0.069880 -0.793482 -1.542951 -2.814638 -0.047115
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -1.673300 2.679428 1.071157 -0.093351 0.812510 -0.492662 -3.308598 0.336751 -1.936460 -0.531612 -2.914150 -1.867911 2.640977 -5.254991 3.228354 1.126175 -2.289506 -1.323068 1.047657 0.113468
wb_dma_wb_slv/input_wb_data_i 0.229402 -3.755041 -1.255494 3.246687 -4.015178 -1.592149 -5.344885 -2.949442 -2.403774 -3.591071 -0.740757 -4.171374 -0.110319 -1.585676 -4.265329 -1.047516 -3.020104 -4.673957 -2.095073 5.305698
wb_dma_de/input_nd 0.334799 1.499423 3.050432 -1.423177 -0.063139 -0.027126 1.852667 0.542685 2.939082 3.395633 -3.732795 -2.052916 0.961268 2.730982 -0.299881 0.289971 2.774289 -0.643474 -2.227646 -3.409824
wb_dma_ch_sel/assign_126_ch_sel -1.185883 -0.017308 -1.910791 -0.778481 1.682383 -1.910451 -0.049307 2.190728 -0.981333 4.489092 -0.587885 1.846689 2.340909 -1.877075 -2.418580 -0.993088 1.038582 -1.911972 1.323363 3.867823
wb_dma/wire_mast1_err -1.376208 1.223353 2.130336 -0.293185 -2.898374 -3.050324 -0.256927 0.836449 2.151746 2.197159 -1.759559 0.477662 -0.811531 -0.469689 0.144839 -0.930551 2.232646 -0.967911 -0.638835 -3.806465
wb_dma_de/wire_ptr_valid 2.538874 0.576455 -1.192298 -2.405362 -0.977988 1.950482 2.044245 1.761393 -1.080442 0.140902 0.254328 0.536004 -2.653698 -1.626805 -2.616480 -2.171957 3.596160 0.661157 0.587220 -1.858103
wb_dma/wire_ch_sel 3.051837 1.752810 -3.987000 0.828606 0.230521 0.008964 2.847054 -1.706768 -2.659303 2.792315 1.953001 4.114807 -0.115313 -4.544706 -2.178597 1.760087 -0.083527 0.369367 1.260035 -0.068841
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.519531 0.190824 0.303413 -2.512415 0.209269 0.163573 1.378909 1.096247 -1.626117 -0.763099 0.694576 -2.915972 -3.403431 -0.984589 -0.779255 -1.918359 4.388971 1.714135 -0.084779 0.466111
wb_dma_de/always_12/stmt_1/expr_1 0.870482 2.480717 1.086869 -1.291148 -1.130746 0.630515 -1.790504 0.282352 -0.554232 3.398749 -2.782140 -0.036912 1.265096 1.628999 2.280710 -0.851630 0.044047 -2.002712 0.097247 -1.057152
wb_dma/wire_dma_req 2.330469 0.619325 -2.350144 -0.052015 -2.052082 -1.408641 0.736947 -0.834638 -0.750903 -1.336979 0.001700 1.754538 -1.967618 -6.070467 -1.348573 2.163044 2.106912 0.059741 -2.187455 -2.212814
wb_dma_ch_sel/assign_136_req_p0 0.786795 0.480373 2.616856 1.824030 -0.610632 -2.646454 -0.668404 -0.528887 0.776305 1.170386 -2.646585 -2.497565 0.388000 -0.801449 -0.941623 1.890999 0.021741 -1.435947 -0.109038 -1.814040
wb_dma_ch_rf/assign_5_sw_pointer -1.635144 2.372607 -1.968808 -0.332733 0.781065 -1.384855 -1.350829 1.629509 -2.780812 -0.095178 -2.632072 0.948658 1.487654 -3.340602 1.388244 2.353100 -1.039821 -0.361865 -0.427159 0.901358
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.954245 0.749279 -1.087209 -1.499016 -1.252700 1.678768 1.038775 -1.360924 0.043833 -1.630396 0.209944 -0.202804 -1.163893 -2.742759 0.721750 1.462140 2.562381 0.497724 -3.960690 -2.044730
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.786549 0.609726 -0.839930 -1.912474 2.316979 -1.291224 -0.425591 2.413346 -1.168580 -0.310694 -0.923772 1.154383 0.785592 -0.854757 1.410294 2.267264 0.279870 1.155457 0.458534 1.394572
wb_dma_ch_sel/assign_97_valid/expr_1 0.013455 -3.423028 2.901251 0.360488 -0.588905 -2.863793 -4.340081 -0.272051 3.007625 0.868303 -1.962333 -3.353531 3.795074 -0.788562 -3.023848 6.497314 1.224600 -3.609747 -0.379727 1.353222
wb_dma_de/always_9/stmt_1 1.527538 1.374948 -0.588715 -0.326123 1.107797 2.239888 -0.714441 -2.019874 -0.949730 2.176456 -2.575154 -1.257684 3.278604 2.171381 0.760620 2.749898 -1.586806 -1.882142 -2.584561 1.431171
wb_dma_de/input_pause_req -0.066528 3.319969 -2.222229 0.731266 -1.459316 -1.155266 0.274959 0.143691 -4.135228 4.980519 -0.692249 2.980850 0.325666 -2.119771 -1.802395 -2.067339 -1.885192 -1.553559 4.388437 0.125923
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.281777 0.243858 -0.303829 0.212462 -1.053960 -2.070333 -0.142698 -1.269821 0.656729 -2.199258 -0.115926 -0.398427 -1.407462 -6.334019 0.734654 2.201409 2.218852 0.281839 -2.908640 -1.843018
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.808872 1.021588 -3.185345 -1.626486 -2.269553 2.151802 1.748570 -0.876879 -1.428308 -0.815328 0.403804 1.906190 -1.677373 -2.457415 -1.432736 1.360188 2.244615 0.228506 -3.026539 -2.130188
wb_dma_de/wire_dma_busy 1.515193 2.770935 -0.866665 -0.147974 2.922208 1.340559 2.478273 -0.504453 -1.901658 4.730958 0.135558 0.788490 1.760192 -1.240853 0.378158 -0.181952 -0.224359 0.481811 2.651733 0.907245
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.988841 0.764891 -0.995166 -1.549016 -1.272115 1.725888 1.097971 -1.343861 0.113407 -1.562097 0.219227 -0.252535 -1.150517 -2.707672 0.776778 1.431776 2.580777 0.505730 -3.957790 -2.205264
wb_dma_ch_pri_enc/always_2/if_1 -0.310984 1.561242 -0.027484 -1.447542 -2.203372 0.477785 -0.490211 0.756352 -0.255722 0.010246 0.320258 1.110020 -1.490996 -1.506614 2.062651 -2.284418 1.610318 0.145644 -0.081548 -2.188396
wb_dma_de/always_6/if_1/stmt_1 2.267141 2.345870 0.943000 -2.122870 3.330967 3.607924 0.478624 -0.517858 -0.514073 2.025056 -3.667950 -4.166536 2.682585 -0.091050 1.383209 0.420641 1.305059 -0.739855 -2.315114 0.989294
wb_dma_ch_rf/input_de_txsz_we 3.372617 1.391321 1.623001 1.408093 0.801143 2.465164 0.600565 -2.851236 2.000004 0.652852 -2.538364 -1.392390 2.475945 1.261722 2.983591 2.055327 -1.976029 -0.772480 -3.591105 -1.957010
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.999236 1.183452 -0.746075 -0.180975 -0.792233 0.828278 -1.120016 0.485558 -1.182902 0.273612 0.645014 1.169477 0.354518 0.312712 1.894542 -2.446094 -1.314074 -0.155782 1.105148 0.643618
wb_dma_wb_if/input_wb_addr_i -0.976357 0.849609 -4.492503 2.729969 -0.606269 -2.841018 -3.177378 0.055674 -4.285339 0.016522 -2.369324 0.651102 0.822415 -0.806136 -2.096088 -2.611931 -3.459196 -2.950504 -0.779997 6.782137
wb_dma_ch_sel/always_7/stmt_1 1.929570 0.704018 -1.082298 -1.480760 -1.288854 1.629867 0.971812 -1.334380 0.021507 -1.597485 0.267442 -0.191196 -1.204972 -2.710609 0.675582 1.410708 2.499274 0.450831 -3.832524 -2.027736
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.940876 0.246265 -0.969078 -0.849136 -0.469309 -0.105693 -0.759911 0.050465 -1.896449 2.819882 0.980936 -0.684569 1.801585 -2.634426 -4.479434 -0.568498 0.920433 -1.757436 2.818547 2.014530
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.171689 2.119784 -2.883534 -1.481886 -4.403770 3.331082 0.529499 -0.546723 -0.060988 0.850957 -2.014484 2.793474 -0.260673 1.430300 -0.374619 -2.043834 1.404720 -2.380680 -5.814903 -3.301428
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.718166 -1.292672 1.869904 2.706692 -0.944822 -2.378142 1.459256 0.393603 3.303664 1.098915 -2.445683 -2.168704 2.530443 1.448800 -2.591703 -0.180124 -0.912664 -1.559086 -2.902767 -0.119820
wb_dma_ch_rf/always_4/if_1/block_1 1.445069 0.755040 -4.540280 -2.177268 0.419540 1.565574 -0.701269 -0.896305 -6.389340 -0.283373 1.034402 -0.962071 -1.595196 0.392468 -1.993845 1.993198 0.367384 -0.152869 0.971544 4.027103
wb_dma_de/reg_dma_abort_r -1.308700 1.114647 2.180516 -0.186936 -2.959481 -3.234143 -0.262679 0.851122 2.241042 2.138131 -1.776771 0.472028 -0.908808 -0.521643 0.042977 -0.909736 2.254611 -1.020276 -0.665244 -3.827118
wb_dma_ch_sel/input_ch2_txsz 1.972738 0.755907 -1.072342 -1.512978 -1.252026 1.667924 1.015255 -1.339774 0.072783 -1.531557 0.207345 -0.239173 -1.153483 -2.642768 0.731793 1.399593 2.505014 0.456542 -3.871326 -2.078116
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.032766 1.182888 -0.784031 -0.178356 -0.789445 0.856905 -1.133337 0.466334 -1.225085 0.271257 0.636048 1.165132 0.389514 0.323080 1.916897 -2.484865 -1.306021 -0.181869 1.129531 0.698749
wb_dma_ch_sel/input_ch5_csr -0.801811 -0.643870 -2.623970 -1.188233 -0.944032 0.443027 -1.721063 0.023888 -3.635339 0.492749 0.351947 -1.051441 0.964761 1.074512 -2.903575 3.485995 0.398915 -1.470428 -0.258775 3.495349
wb_dma_ch_sel/assign_150_req_p0 0.729421 0.482509 2.796046 1.892361 -0.630529 -2.710381 -0.513530 -0.495163 1.103466 1.203323 -2.738511 -2.580566 0.410060 -0.719023 -0.907613 1.821649 0.101880 -1.446333 -0.248696 -2.043585
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.967242 1.090631 -0.708357 -0.159066 -0.806450 0.759210 -1.075491 0.476966 -1.112067 0.302330 0.572340 1.133078 0.360320 0.300237 1.846711 -2.390876 -1.254046 -0.162485 1.027382 0.593901
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.345132 -0.983531 0.546603 1.558539 -0.450920 -2.819362 0.220309 -0.300897 0.997469 -0.603574 1.048936 0.869551 -0.930499 -1.520399 -0.966884 1.215075 -0.221872 0.504743 1.011709 -0.902829
wb_dma_ch_sel/assign_155_req_p0 0.589908 0.374363 2.521237 1.780448 -0.512751 -2.849818 -0.499129 -0.436755 0.751472 1.219103 -2.563750 -2.532841 0.321551 -0.753229 -1.289315 2.037856 0.156472 -1.328945 -0.048049 -1.692003
wb_dma_ch_sel/always_43/case_1/stmt_4 1.699288 0.376047 0.707214 -1.202650 -1.513970 -0.391879 0.503495 0.264955 0.858073 -0.297844 -0.313637 -0.020919 -1.841066 -1.899816 0.201298 0.111201 2.853899 0.243851 -1.173061 -2.792294
wb_dma_ch_sel/always_43/case_1/stmt_3 1.989212 0.735696 -1.047250 -1.460543 -1.249930 1.692672 1.060965 -1.367691 0.074360 -1.590657 0.208299 -0.207287 -1.170791 -2.704336 0.741332 1.416569 2.491658 0.495083 -3.841608 -2.072271
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.983132 0.975386 -2.939896 -0.563343 -2.437852 1.617906 -1.849718 -1.001138 -2.246572 -1.995628 1.268445 1.404066 -0.364459 -2.591284 2.007031 -1.278890 -0.462938 -0.688614 -2.239142 0.808689
wb_dma_ch_sel/always_43/case_1/stmt_1 2.918952 2.234494 0.373885 -1.352540 0.364226 0.816023 -1.492639 -1.369716 -0.429492 1.824520 -4.216393 -2.301821 2.052704 -1.934900 1.931292 2.502301 1.203616 -2.233347 -3.815732 -0.284139
wb_dma_de/always_19/stmt_1/expr_1 -3.666093 -0.195782 -0.311428 -1.553917 2.100068 -2.471613 2.425170 2.250749 1.468106 1.927884 0.518095 2.919263 1.546784 -1.864817 -1.046789 0.945405 0.828768 0.973539 0.441454 -0.090743
wb_dma_ch_rf/wire_ch_err_we -1.425541 1.196243 2.086609 -0.254530 -2.841893 -3.033347 -0.224309 0.808314 2.163612 2.189459 -1.764691 0.442777 -0.832564 -0.395917 0.092859 -0.962328 2.180892 -0.924124 -0.608945 -3.704972
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.027919 1.800736 -1.515756 0.445875 1.352814 -0.133674 1.863483 0.094659 -1.545980 3.463522 0.540082 1.128202 1.097993 -1.761352 -1.115755 -1.621029 -0.008371 -0.018581 1.831496 1.409816
wb_dma_rf/wire_ch1_adr1 -0.009152 -0.228216 0.166654 -1.018450 1.444830 1.712278 0.770191 1.074047 -0.434025 -0.478666 0.446011 -1.582503 -0.416201 -0.031046 -0.843557 -2.220136 1.150096 0.696058 0.891873 1.078448
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.483802 -1.452771 0.889963 1.015591 -4.478877 1.207014 -3.527614 -1.140137 0.296867 0.709000 -0.615262 -0.848306 -0.332677 3.042106 -5.556125 -0.166925 0.411239 -4.221002 0.913730 -1.966751
assert_wb_dma_wb_if/input_pt_sel_i -1.834133 -0.183885 -1.975138 -1.651494 -0.853602 1.898556 -0.194744 0.212664 -5.086973 1.522130 0.497346 -1.314165 0.206660 1.347782 -1.017642 2.099905 -0.715631 -0.155919 -0.212323 3.069197
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -2.165603 -1.450372 1.725976 1.245868 -1.159745 -2.693593 1.687223 0.559239 4.314057 2.554380 -2.216203 0.047446 2.281050 2.153015 -2.177243 0.636937 0.180410 -1.464914 -2.724494 -0.951993
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.068127 1.204835 -0.750203 -0.206825 -0.836602 0.877809 -1.118310 0.496898 -1.204457 0.299863 0.670361 1.222775 0.359851 0.294711 2.009222 -2.575956 -1.296619 -0.156530 1.135915 0.625481
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.718377 0.422460 0.741283 -1.259792 -1.491933 -0.374604 0.550486 0.288403 0.897982 -0.300028 -0.282331 0.001429 -1.873970 -1.886708 0.232746 0.082938 2.868763 0.272273 -1.143995 -2.875885
wb_dma_rf/input_paused 0.006301 0.905976 -0.515788 0.254533 -0.305639 0.490377 -1.315485 -0.410124 -2.649839 -0.534210 -0.286679 -0.296597 -0.163750 -0.934503 0.122847 -0.768018 -2.260494 -0.452751 2.098193 0.717384
wb_dma/wire_mast0_adr -2.625288 0.442795 0.751212 1.917935 -1.655054 1.719838 -0.806048 -3.221109 -1.987467 -2.003676 1.207467 -5.829394 0.713133 -1.470973 -2.899319 2.305434 -0.259709 -0.578306 -0.245154 -0.196321
wb_dma_ch_pri_enc/inst_u8 -0.301774 1.493152 0.058226 -1.401849 -2.281162 0.361061 -0.530939 0.763064 -0.194455 -0.019798 0.308468 1.049492 -1.493911 -1.562190 2.018906 -2.253379 1.682676 0.126325 -0.134036 -2.268007
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.824282 0.497878 2.671699 1.727310 -0.616921 -2.781057 -0.486226 -0.465560 0.937370 1.201479 -2.590089 -2.485818 0.207460 -0.932577 -1.033960 1.995648 0.297818 -1.335564 -0.153800 -2.078010
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.955475 0.433855 1.027822 1.776215 1.041231 0.076443 -1.246917 -1.058243 0.192348 1.247390 -1.642877 -0.092491 1.895638 1.575375 1.823443 0.787985 -3.144681 -1.153299 0.825185 0.591215
wb_dma_ch_arb/always_2/block_1 -5.160896 -0.670340 -1.333752 -2.339658 -0.699608 -0.564923 3.374204 3.804472 0.163526 0.589501 -0.782982 -1.223965 0.588900 -1.384810 -4.123387 -1.974861 3.668807 0.003228 -3.117628 1.274199
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 3.109227 1.705206 0.199362 -1.438268 -0.342657 1.640924 -0.320091 -1.614246 -0.079124 1.913337 -2.926455 -1.204326 1.460854 0.469080 1.021165 2.620107 1.106467 -1.659248 -3.501556 -1.175196
wb_dma_ch_sel/always_40/case_1/cond 2.434560 0.449101 -1.207903 -2.351128 -0.876529 1.945737 2.033426 1.768499 -1.080100 0.018891 0.314368 0.424837 -2.621289 -1.614440 -2.690044 -2.174175 3.555237 0.681707 0.606635 -1.667765
wb_dma_ch_rf/assign_22_ch_err_we -1.396328 1.236806 2.131707 -0.260858 -2.928519 -3.110810 -0.293123 0.816646 2.144252 2.204717 -1.761031 0.434851 -0.825546 -0.535738 0.141959 -0.910265 2.235048 -0.989033 -0.613436 -3.783066
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.795101 -1.265924 1.828977 2.616439 -0.950042 -2.336406 1.557168 0.457243 3.372684 1.143108 -2.423049 -2.215739 2.540070 1.449041 -2.630287 -0.167955 -0.833628 -1.554135 -2.972993 -0.126924
wb_dma_ch_rf/wire_pointer 4.382556 1.470555 -3.180312 -3.472831 -1.267675 3.564578 1.334260 1.105572 -5.129539 0.404113 0.856349 0.332286 -3.438552 -1.032548 -3.218747 -1.025161 2.542681 0.667601 2.601470 -0.267035
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.325200 1.523324 0.013166 -1.371631 -2.263607 0.445012 -0.589709 0.752546 -0.261502 -0.034883 0.342241 1.145707 -1.450067 -1.543002 2.178591 -2.368049 1.519068 0.108992 -0.031061 -2.147598
wb_dma_ch_pri_enc/wire_pri19_out -0.269845 1.505214 0.071184 -1.398146 -2.279168 0.408380 -0.493132 0.771751 -0.210216 -0.016956 0.306550 1.112772 -1.542825 -1.563730 2.097826 -2.331399 1.636641 0.103682 -0.116891 -2.263583
wb_dma_ch_sel/assign_5_pri1 -0.891710 2.039782 0.427975 -1.290730 -0.445456 1.665579 0.744597 0.591194 0.007359 0.927048 0.182691 0.611964 -0.223346 0.404719 2.460848 -2.090351 0.610176 0.909433 0.504478 -1.831093
wb_dma_rf/inst_u26 -1.371475 1.060095 2.126439 -0.156810 -2.922829 -3.182350 -0.327085 0.837876 2.190117 2.039551 -1.650809 0.499735 -0.902020 -0.522611 0.077361 -0.941639 2.182455 -0.966294 -0.558900 -3.724941
wb_dma_rf/inst_u27 -1.368623 1.205368 2.228219 -0.284115 -2.959880 -3.062126 -0.207995 0.854425 2.281269 2.177380 -1.797233 0.494435 -0.883671 -0.439724 0.248434 -1.047513 2.245303 -0.928444 -0.610532 -3.874267
wb_dma_de/always_23/block_1/case_1/block_10 1.438979 0.238519 -0.182449 0.175593 -1.133234 -2.121478 -0.003074 -1.275159 0.847207 -2.271482 -0.066225 -0.344594 -1.574180 -6.543685 0.773059 2.320019 2.414239 0.411072 -2.985902 -2.217162
wb_dma_de/always_23/block_1/case_1/block_11 1.627469 -0.293381 -0.420245 0.130991 -1.685029 -1.193725 1.292996 -1.629066 1.195935 -2.179584 1.355498 0.723468 -2.148957 -4.213428 -0.240401 2.655303 2.292405 1.093266 -2.716370 -3.098532
wb_dma_rf/inst_u22 -1.424700 1.294522 2.291180 -0.268705 -2.974370 -3.129226 -0.158520 0.861263 2.340548 2.220597 -1.789397 0.471390 -0.909052 -0.487332 0.254763 -1.039800 2.292829 -0.914847 -0.627604 -4.014728
wb_dma_rf/inst_u23 -1.465852 1.194569 2.175897 -0.232091 -2.907697 -3.070692 -0.310237 0.881148 2.182102 2.255514 -1.771260 0.424852 -0.821684 -0.434528 0.153081 -1.053304 2.194622 -0.985586 -0.568424 -3.748863
wb_dma_rf/inst_u20 -1.436721 1.269569 2.178801 -0.258973 -2.969041 -3.040275 -0.261082 0.853186 2.180455 2.132393 -1.724431 0.509438 -0.917627 -0.485144 0.289866 -1.116063 2.189597 -0.908404 -0.528742 -3.882281
wb_dma_de/assign_86_de_ack 2.345843 0.637865 -2.329858 -0.072121 -2.082709 -1.441757 0.773166 -0.818134 -0.705298 -1.393044 0.093096 1.848817 -2.077116 -6.229788 -1.237097 2.223867 2.132434 0.175641 -2.102685 -2.345702
wb_dma_rf/inst_u28 -1.448146 1.121038 2.065479 -0.173686 -2.857761 -3.109641 -0.295739 0.841375 2.071540 2.147593 -1.744417 0.430130 -0.743957 -0.419955 0.003631 -0.879540 2.108306 -1.049919 -0.614704 -3.523917
wb_dma_rf/inst_u29 -1.316587 1.261032 2.200495 -0.261888 -2.976831 -3.008668 -0.204531 0.850077 2.249480 2.132818 -1.775985 0.468875 -0.897661 -0.588701 0.228003 -0.938810 2.287897 -0.955585 -0.696752 -3.953552
wb_dma_ch_sel/always_1/stmt_1 2.220252 0.475217 -2.406110 0.029716 -2.000831 -1.390638 0.628671 -0.864494 -0.747534 -1.410486 0.093289 1.722370 -1.900562 -5.988543 -1.336098 2.205445 1.929140 0.056984 -2.195562 -1.971290
wb_dma_de/always_6/if_1/if_1/cond/expr_1 2.284443 0.775857 -2.225935 0.141378 1.420524 2.950548 -0.792088 -2.456280 -2.477278 -0.577840 0.484468 0.208218 1.819013 -0.433175 1.755342 2.728765 -2.529248 -0.291743 -0.985479 2.195872
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.795202 0.522788 2.590839 1.854297 -0.625741 -2.667445 -0.568272 -0.555527 0.781972 1.092244 -2.530748 -2.444330 0.280316 -0.915501 -0.929369 1.862102 0.055132 -1.354182 -0.095548 -1.901072
wb_dma_rf/inst_check_wb_dma_rf -1.551399 1.473533 -2.409832 -0.732846 2.632260 -1.137927 -1.829809 1.381340 -4.678582 -1.477717 -1.550835 -0.590930 -0.938189 -1.399898 2.163578 0.334186 -0.046199 0.219067 -1.067879 3.192557
wb_dma_rf/reg_wb_rf_dout 0.269255 2.056518 -3.939122 -0.658827 1.953502 -2.346935 -3.867647 -0.082177 -8.098722 1.888527 -3.963242 -0.536310 0.066181 1.408887 -0.884076 -3.097899 -4.374020 -1.500731 2.743537 9.520302
wb_dma/input_dma_req_i 2.240048 0.475524 -2.334086 0.037688 -1.947904 -1.398098 0.754499 -0.862125 -0.664335 -1.483335 0.111322 1.658924 -1.917642 -6.059361 -1.326542 2.234210 2.026433 0.138307 -2.274540 -2.057237
wb_dma_de/input_am1 -0.695755 -0.243148 1.186664 -1.730831 1.690018 -0.639443 -0.387110 2.128917 1.624087 0.440311 -0.653643 0.730706 1.534243 -1.219508 1.106813 1.815199 1.022526 0.378023 0.893242 -0.554792
wb_dma_de/input_am0 0.239404 -0.839040 -0.125750 0.725928 -1.278608 0.777819 -1.098524 -1.280515 1.430889 0.801037 1.581812 2.212283 0.634306 2.248281 -0.763295 0.480876 -0.637958 -1.514187 -0.165134 -1.366417
wb_dma_ch_sel/reg_next_start -0.358682 2.376075 0.543608 -1.409637 0.758786 -0.785645 -3.396665 0.462904 -1.526626 0.608201 -2.553289 0.245515 2.411337 -4.578153 3.601495 1.920230 -1.554830 -1.270640 1.336764 -0.033347
wb_dma_ch_sel/input_ch4_csr -0.912460 -0.753922 -2.830092 -1.219917 -0.854178 0.503295 -1.767428 0.168587 -3.710237 0.518393 0.361896 -1.060369 1.289615 0.938862 -2.964858 3.768870 0.363297 -1.566282 -0.198355 3.782538
wb_dma/wire_mast0_dout -0.307659 1.056588 -4.861399 0.006160 0.388436 -0.173820 -0.903005 -0.301788 -5.908203 -0.852936 -0.656302 1.376323 -0.517780 0.574688 -3.834320 2.075982 -1.539230 -1.520203 -1.613372 2.862518
wb_dma_ch_sel/assign_107_valid 2.421004 0.376603 2.330627 0.289566 -0.811743 -3.019057 -0.463083 -0.389911 1.537748 2.568282 -2.301399 -0.265781 -0.080515 -0.279530 -0.584339 2.779549 1.261014 -1.278169 0.079075 -2.657797
wb_dma/wire_next_ch 0.790736 2.155130 -0.739003 -1.885203 -0.074167 -0.998762 -1.681631 1.257010 -0.353548 2.268598 -2.568742 2.470761 2.249903 -3.886175 1.673774 3.094664 0.617570 -1.390342 0.010061 -1.298817
wb_dma_rf/wire_ch2_txsz 2.032186 0.709515 -1.073594 -1.452068 -1.289261 1.701725 1.008218 -1.393820 0.075209 -1.678224 0.251347 -0.251456 -1.212318 -2.739287 0.738120 1.454158 2.512179 0.508274 -3.946702 -2.087880
wb_dma_ch_rf/wire_ch_am0 0.194506 -0.928153 -0.071789 0.826746 -1.268758 0.737910 -1.093403 -1.291766 1.465343 0.809124 1.627737 2.217535 0.634288 2.337931 -0.787011 0.527181 -0.674071 -1.486145 -0.107939 -1.341165
wb_dma_ch_rf/wire_ch_am1 -1.816954 0.650742 -0.760742 -1.902629 2.286409 -1.448506 -0.532292 2.440632 -1.157872 -0.232685 -1.076967 1.172885 0.801894 -1.001050 1.458354 2.282749 0.326762 1.039906 0.440394 1.353496
wb_dma/wire_ch6_csr -0.940285 -0.559741 -2.626776 -1.299664 -0.679549 0.593969 -1.430747 0.135206 -3.596829 0.377252 0.427265 -1.138749 0.913155 1.021345 -2.541724 3.274111 0.467877 -1.130120 -0.279302 3.498557
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.239940 1.513585 0.008229 -1.443061 -2.220112 0.464504 -0.526823 0.745847 -0.291892 -0.040621 0.325150 1.078842 -1.528802 -1.556173 2.066900 -2.257319 1.604009 0.152836 -0.069328 -2.194911
wb_dma_de/input_csr 2.158545 -2.499729 -2.071214 -0.039162 -5.661734 -0.661752 -0.852668 0.272111 4.102154 1.956721 -2.074145 5.857025 0.855314 4.052537 -3.325581 -0.538877 0.296622 -4.357992 -5.470726 -1.909398
wb_dma_de/reg_read 1.141425 2.765828 -0.433460 -1.531990 -0.966222 2.405834 -1.262353 -1.213912 -1.157801 2.229640 -2.282165 -0.183733 1.853826 0.868756 2.711808 0.391619 -0.168417 -1.783369 -2.424538 -0.566942
wb_dma/input_wb1_cyc_i -1.698377 -0.221505 -1.758479 -1.839676 -0.865191 1.897854 -0.203483 0.327280 -4.868649 1.518852 0.609237 -1.329218 0.023232 1.306270 -0.930429 1.953242 -0.377596 -0.041454 -0.028390 2.790267
wb_dma_ch_rf/wire_ch_adr0_we -0.578485 -2.393898 -1.094810 -0.425715 -0.073135 -5.903239 -2.270235 0.458090 -1.384806 2.054288 0.891431 1.839307 -1.780629 1.855155 -3.920330 1.954823 1.404659 -1.364107 1.691467 3.516727
wb_dma_ch_sel/assign_140_req_p0 0.691904 0.420484 2.730710 1.912506 -0.720969 -2.865305 -0.534948 -0.447750 1.058414 1.196590 -2.677940 -2.529319 0.310539 -0.846920 -1.035323 1.875258 0.172424 -1.424005 -0.272599 -1.989282
wb_dma_rf/wire_ch3_txsz 1.735796 0.445886 0.763822 -1.279433 -1.495599 -0.319686 0.637197 0.269343 0.956426 -0.312631 -0.306871 -0.050489 -1.862088 -1.852555 0.263201 0.082722 2.914635 0.300543 -1.168439 -2.937523
wb_dma_rf/input_wb_rf_din 1.283964 -3.848296 -1.032113 3.657532 -3.508940 -1.556270 -5.961733 -3.323786 -2.564556 -2.991369 -1.101807 -4.273628 0.761789 -1.778858 -3.914734 -0.025980 -3.697641 -5.328944 -1.839126 5.809687
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.636415 -2.506687 -1.277902 -0.257572 -0.154234 -5.967381 -2.329532 0.425896 -1.595563 2.094459 0.816954 1.778886 -1.633143 1.822506 -4.067735 1.972789 1.204025 -1.487377 1.575266 3.835747
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.764117 0.061601 0.596790 1.735377 0.141850 0.028272 -0.143233 -0.116788 -0.391186 -1.413242 -0.488057 -2.428604 0.462360 -0.535933 -0.395842 -0.851524 -1.133777 -0.214662 -0.378891 0.608505
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.253821 1.517008 -0.030625 -1.438204 -2.247228 0.459439 -0.510424 0.702615 -0.291057 -0.032020 0.326439 1.120904 -1.489084 -1.552739 2.106967 -2.262584 1.617378 0.123964 -0.116653 -2.170730
wb_dma_ch_rf/always_19/if_1/block_1 1.871804 0.383661 -0.495387 0.373361 1.385686 0.969416 -1.293261 -0.821422 -1.790624 0.763681 -0.000419 0.426492 1.236568 0.621364 1.220654 1.309401 -2.303358 -0.466968 1.774099 1.742811
wb_dma_ch_rf/always_2 2.446633 0.431584 -1.249223 -2.274791 -0.926364 1.790762 2.015619 1.722751 -1.104913 0.013082 0.375551 0.532757 -2.688322 -1.651999 -2.692985 -2.101027 3.465042 0.705694 0.710333 -1.676091
wb_dma_ch_rf/always_1 1.555518 -0.570320 -0.014429 1.933257 0.888135 -1.886204 -1.100629 -1.123844 -0.820380 0.182714 1.044045 1.339235 0.272479 -1.005715 0.229038 2.648437 -2.508968 0.015610 2.797484 0.781312
wb_dma_de/input_mast0_drdy -0.204392 1.900101 -1.043487 -1.027934 -2.633358 2.265175 -1.426740 -4.340271 -3.219619 0.275283 2.133589 -2.352278 0.527842 -2.267703 -1.129362 5.228827 1.313211 -0.642647 -0.522909 -1.359792
wb_dma_ch_rf/always_6 -2.393679 -0.184339 -1.926609 -0.554411 -0.772329 0.796097 -0.909076 -0.303721 -1.917965 1.704200 1.070249 0.024621 1.429976 -1.802238 -4.777430 -1.201901 0.612330 -2.345036 1.089181 1.950362
wb_dma_ch_rf/always_5 -0.434966 -0.131126 -2.268173 -0.615828 1.051438 0.064074 -0.122694 -0.590598 -2.254644 -0.823417 0.746763 -0.795114 -0.690644 0.216823 -0.571388 1.070250 0.522274 0.197281 -0.548076 2.441190
wb_dma_ch_rf/always_4 1.350885 0.608170 -4.508953 -2.109080 0.389861 1.325508 -0.968912 -0.853727 -6.363463 -0.356289 0.836282 -1.203242 -1.593331 0.258865 -2.126527 1.909829 0.440960 -0.410527 0.804263 4.270073
wb_dma_ch_rf/always_9 -1.376071 1.169935 2.105382 -0.261834 -2.939098 -3.103537 -0.259317 0.843169 2.153211 2.134685 -1.756230 0.405957 -0.890547 -0.545487 0.060067 -0.905875 2.265827 -0.990860 -0.666517 -3.767717
wb_dma_ch_rf/always_8 0.554515 2.038587 -1.765370 0.621003 2.386199 0.284461 0.861108 -0.458501 -2.657811 4.398048 0.154441 1.254971 2.252753 -1.597588 -0.295428 -0.414080 -1.356686 -0.738837 2.694947 2.733748
assert_wb_dma_rf/input_wb_rf_dout -1.365688 1.446255 -2.444252 -0.685841 2.446108 -0.940736 -1.812302 1.216413 -4.651104 -1.473568 -1.449074 -0.644554 -0.989885 -1.329255 1.965539 0.358124 -0.033874 0.125167 -1.085013 3.085506
wb_dma/wire_wb1_addr_o -1.179233 -1.181679 -0.422157 0.164156 -0.400915 0.846211 1.488766 0.461243 1.865789 0.436556 -0.109421 0.614108 1.715102 1.250874 -0.311986 -0.739015 -0.542156 -0.353018 -2.154639 0.785729
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.292343 1.566419 0.001888 -1.476589 -2.279263 0.452960 -0.476025 0.779427 -0.228094 0.006510 0.364158 1.111531 -1.530234 -1.559767 2.123656 -2.315285 1.658044 0.181010 -0.093652 -2.309417
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.026381 -0.323512 2.266255 1.202862 -0.757424 -3.656950 0.274130 0.114749 2.614723 2.217616 -2.134074 -0.650614 0.596404 0.957997 -1.932883 1.348120 0.715415 -1.125524 -0.612319 -1.757464
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.745816 -0.987146 3.721619 5.405924 -1.433201 -3.797840 -0.338220 -0.988171 3.817002 -1.312399 -2.184230 -2.634714 0.695463 -0.635310 -0.638895 -0.516715 -2.412162 -1.341562 -1.482305 -2.244550
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.593382 -1.063959 -3.835453 -1.066579 1.809743 -1.231767 -1.786513 -0.355151 -2.268277 -0.026567 -0.078912 -0.640001 0.373507 -0.314948 -2.110294 0.021615 2.293552 -1.677025 -2.860178 5.501606
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -3.706625 0.012474 2.907907 5.332245 -2.095369 -3.076287 -1.417483 -0.556292 2.655209 -1.143671 -1.392015 -1.424860 1.019103 -0.367906 1.241452 -2.838566 -3.807680 -1.359563 -0.304864 -1.533591
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.053686 0.884756 1.140607 -1.084135 0.317429 0.795468 1.799296 0.109571 1.152207 0.621466 -0.418411 -0.492351 -0.589132 0.102060 0.577538 0.334898 1.867607 1.043861 -0.542002 -2.387510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.046251 1.112502 -0.718013 -0.149731 -0.791209 0.778304 -1.097327 0.485334 -1.144972 0.288654 0.611932 1.111143 0.361071 0.343922 1.798195 -2.391804 -1.263260 -0.167045 1.055278 0.634723
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.536016 0.375961 0.117022 -1.644435 -1.207662 -1.719412 0.843332 0.162827 -1.147723 -0.384801 0.444831 -1.291425 -3.317260 -0.917610 0.020850 0.349852 3.603503 1.325668 -0.934624 -0.734926
wb_dma_wb_slv/reg_slv_dout 0.210860 -3.838232 -1.159793 3.383379 -4.192834 -1.732757 -5.632979 -2.977408 -2.178791 -3.664826 -0.850551 -4.164025 -0.022701 -1.613847 -4.093037 -1.079403 -3.081954 -4.874309 -2.321085 5.274392
wb_dma_ch_pri_enc/always_2 -0.267946 1.567745 0.075809 -1.444622 -2.297049 0.456099 -0.451487 0.753969 -0.157429 0.007424 0.330921 1.125952 -1.578856 -1.571563 2.228092 -2.362415 1.700726 0.199029 -0.114504 -2.389699
wb_dma_ch_pri_enc/always_4 -0.259170 1.448215 -0.004346 -1.328221 -2.261086 0.380432 -0.591892 0.732799 -0.277460 -0.076397 0.366983 1.079598 -1.486341 -1.534899 2.019287 -2.265918 1.527404 0.117364 -0.097308 -2.119476
wb_dma/inst_u3 -2.674563 0.882430 -4.691034 -0.679974 0.305343 0.960715 -1.072705 -0.536136 -6.878959 0.229958 -0.047619 -0.900755 -0.054342 1.004942 -3.496038 0.847949 -1.123883 -1.257084 -1.220361 4.950090
wb_dma_wb_slv/always_1/stmt_1 -0.489545 -1.190747 -3.664443 2.724241 -1.543265 -3.639222 -4.309620 0.735045 -3.131795 -0.016318 -2.729786 1.252705 0.621073 -1.425366 -1.222087 -3.948907 -3.862300 -4.019307 -0.832702 7.005518
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.789235 -1.301451 1.898262 2.737545 -0.846334 -2.337940 1.555637 0.449159 3.310153 1.083043 -2.437788 -2.315023 2.555634 1.508167 -2.697183 -0.182026 -0.911132 -1.539211 -2.867152 -0.035718
wb_dma_rf/wire_ch0_am0 0.202343 -0.811180 -0.082193 0.757552 -1.201656 0.789208 -1.096970 -1.278881 1.442454 0.780543 1.572104 2.162891 0.638400 2.237426 -0.731562 0.530192 -0.673547 -1.479782 -0.108413 -1.332574
wb_dma_rf/wire_ch0_am1 -1.744744 0.571858 -0.647772 -1.966559 2.350146 -1.369985 -0.412632 2.500669 -0.983756 -0.249989 -0.946652 1.172314 0.794289 -0.900115 1.484897 2.289594 0.400027 1.179012 0.491837 1.291203
wb_dma_wb_mast/wire_mast_drdy -2.195989 1.725479 0.552714 -0.076699 -4.001742 0.712717 -0.268211 -3.869949 -0.237489 -0.103606 0.823324 -3.256224 0.017753 -1.906700 -1.708193 3.281069 2.400810 -0.703802 -2.884363 -3.467964
wb_dma_wb_if/wire_mast_pt_out -1.363127 3.288056 -2.887236 0.465748 0.328810 -0.032243 0.568072 -1.311184 -3.602483 0.121341 -0.351860 -0.503503 0.180993 -0.438000 -0.969893 0.802051 -0.625713 0.666124 -0.553514 1.794528
wb_dma_ch_sel/assign_95_valid/expr_1 -1.162962 -2.716948 1.616772 0.245769 -1.255568 -0.935174 -4.783176 -1.137863 2.605617 -0.097549 -0.744207 -2.169345 4.486563 -1.085547 -0.962094 5.728110 0.106741 -3.431052 -1.514941 1.529335
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.194410 1.475584 -0.011020 -1.335653 -2.277598 0.402602 -0.506732 0.690217 -0.258365 -0.131290 0.339347 1.089055 -1.542569 -1.605654 2.070738 -2.259958 1.590921 0.144088 -0.067968 -2.210092
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.317926 1.551337 0.020338 -1.420186 -2.327195 0.424050 -0.551911 0.741945 -0.263737 0.000371 0.333821 1.136217 -1.502256 -1.602372 2.120134 -2.365508 1.603819 0.137553 -0.116507 -2.235387
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.381051 1.499277 -0.049257 -1.405289 -2.302013 0.396745 -0.547926 0.781861 -0.311316 -0.049292 0.396077 1.161230 -1.520073 -1.556225 2.128317 -2.398688 1.525993 0.114287 -0.014006 -2.141573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -3.130471 -1.144160 2.054377 0.111533 -0.615133 -2.152739 3.137785 1.590157 1.776052 0.148924 -1.350235 -4.783531 -1.124845 0.539687 -3.236465 -2.083876 3.519343 0.509607 -2.730542 0.230967
wb_dma/constraint_slv0_din 0.026437 0.982909 -0.542871 0.201028 -0.388330 0.472468 -1.459070 -0.437202 -2.749070 -0.570628 -0.366906 -0.284823 -0.147358 -1.062247 0.153875 -0.791941 -2.334196 -0.485272 2.115811 0.699613
wb_dma_de/always_4/if_1/if_1 0.892455 2.534749 1.315738 -1.326564 -1.205825 0.554751 -1.754859 0.320816 -0.331745 3.504186 -2.881954 -0.043848 1.294901 1.639718 2.374131 -0.877254 0.120511 -1.997269 0.101838 -1.381478
wb_dma_rf/always_2 1.343521 2.364992 -1.010197 0.160555 -2.620822 -0.818133 -1.828683 0.028097 -3.594986 2.353217 -1.315271 2.477797 -0.669392 -0.403872 -0.458987 -0.436296 -2.509781 -1.557059 3.884020 -1.306711
wb_dma_rf/inst_u24 -1.336891 1.191716 2.124262 -0.231182 -2.847790 -3.070432 -0.187036 0.820300 2.214316 2.193440 -1.764961 0.404029 -0.837434 -0.455945 0.086778 -0.826418 2.251475 -0.908362 -0.678633 -3.777343
wb_dma_rf/always_1 0.389413 1.919147 -4.014929 -0.544265 2.009933 -2.405835 -4.094560 -0.080866 -8.142324 1.678331 -3.917010 -0.505317 -0.029373 1.277068 -0.832016 -3.002564 -4.377876 -1.576423 2.729542 9.636707
wb_dma_ch_sel/always_38 -1.709363 2.659272 1.161440 -0.071414 0.796256 -0.485615 -3.207901 0.379494 -1.913147 -0.421236 -3.080856 -2.038119 2.688096 -5.062425 2.981390 1.171538 -2.248192 -1.416673 0.952913 0.079396
wb_dma_ch_sel/always_39 0.262813 1.521506 2.953071 -1.452415 -0.025399 -0.065061 1.842086 0.564378 2.849327 3.477490 -3.690074 -2.069009 0.980339 2.695234 -0.395208 0.343110 2.793885 -0.671800 -2.203911 -3.283284
wb_dma_ch_sel/always_37 -0.481262 -0.071724 -2.465784 -1.719058 1.580511 -1.909222 0.116945 2.078563 -0.943687 5.161607 0.048561 3.270685 2.103819 -1.511158 -2.057790 -0.476573 1.427185 -1.510989 1.687382 3.964732
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.032061 -0.262043 2.339672 1.079692 -0.811219 -3.606644 0.261632 0.120083 2.661281 2.274080 -2.238505 -0.705012 0.625164 1.026084 -1.883744 1.352378 0.833508 -1.160287 -0.675235 -1.891119
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.015535 -0.775376 -0.837727 -3.667164 0.163625 2.120288 -1.677212 2.045026 1.896741 3.018058 -2.481467 3.351694 2.781076 3.943421 -0.526050 -2.275489 0.786616 -3.591678 -2.992435 1.192272
wb_dma_ch_sel/assign_10_pri3 1.120352 0.926518 1.175273 -1.147408 0.330652 0.842189 1.822387 0.120654 1.165926 0.598255 -0.419804 -0.492281 -0.587028 0.048209 0.625753 0.300793 1.929569 1.076815 -0.560758 -2.491839
wb_dma_rf/inst_u21 -1.342404 1.166775 2.178084 -0.215576 -2.938995 -3.103389 -0.219030 0.833722 2.254544 2.075529 -1.690337 0.493051 -0.912205 -0.594469 0.176167 -0.965613 2.251853 -0.885151 -0.596543 -3.904021
wb_dma_rf/wire_ch3_adr0 -2.516890 1.876341 -1.833556 -1.891625 1.375230 -1.509858 1.329731 0.104336 -4.243275 1.773174 0.814418 -0.406820 -1.852011 0.616625 -1.153012 -0.735924 1.470213 1.308913 0.880121 2.324223
wb_dma_ch_rf/input_dma_busy 0.625424 2.065286 -1.917087 0.642126 2.517081 0.513823 0.809185 -0.614850 -2.935037 4.270718 0.310551 1.264185 2.307943 -1.423669 -0.263777 -0.288368 -1.664136 -0.632537 2.915729 2.943417
wb_dma_ch_sel/assign_134_req_p0 -1.364657 -0.939974 1.504667 0.492654 0.620805 -1.208888 1.913572 0.859434 0.110986 0.764795 -1.272557 -4.337734 0.008012 0.989939 -2.168743 -0.819414 1.408188 0.006529 -1.137745 1.846442
wb_dma/wire_wb0m_data_o -2.381572 -0.301101 -0.847630 1.463133 1.052916 -0.140018 1.480050 -1.152064 0.148584 2.287982 0.531746 0.099436 2.691729 2.531413 -1.484669 -3.109183 -3.224258 0.590638 1.278582 5.328500
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.061927 -0.295693 2.312360 1.123132 -0.770802 -3.574757 0.282571 0.149642 2.643889 2.237822 -2.209765 -0.662721 0.608460 1.026151 -1.880373 1.334681 0.810814 -1.130039 -0.676937 -1.873857
wb_dma_ch_rf/always_6/if_1 -2.440309 -0.120156 -1.922930 -0.801710 -0.844725 0.737551 -0.914655 -0.047615 -1.820582 1.748468 1.044073 0.231366 1.355448 -1.899187 -4.583532 -1.302726 0.758782 -2.284226 1.099202 1.799255
wb_dma -1.918189 0.740713 -4.961430 -0.014484 -0.134504 0.539780 -0.709860 -0.500122 -7.380364 0.858812 -0.301589 -1.070942 0.317979 1.227240 -3.133740 1.901130 -1.770666 -1.368833 -1.115717 5.611532
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.127098 2.392089 -0.304940 -2.492653 0.481954 4.118042 -0.394089 -0.175003 -1.498782 1.496520 -1.673166 -1.869404 1.307639 0.600117 1.753389 -1.795108 1.089483 -0.957426 -1.625443 0.416674
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.974259 0.396725 -0.517150 0.412960 1.473918 1.012100 -1.331222 -0.860977 -1.843349 0.786931 0.023868 0.434053 1.273548 0.671972 1.270427 1.405731 -2.429778 -0.447133 1.927236 1.807243
assert_wb_dma_rf/input_wb_rf_adr -1.417487 1.427608 -2.492073 -0.744726 2.513034 -0.901110 -1.612923 1.258471 -4.717870 -1.437069 -1.287397 -0.558508 -1.053949 -1.028212 1.838726 0.324081 0.001420 0.309631 -0.918815 3.121860
wb_dma_ch_rf/always_6/if_1/if_1 -2.530773 -0.007933 -2.032863 -0.720914 -0.815375 0.885524 -0.735871 -0.221358 -1.869345 1.885676 1.177497 0.253591 1.459707 -1.791464 -4.667848 -1.154029 0.752569 -2.210735 1.027498 1.778378
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.341765 1.562008 -0.102236 -1.399495 -2.289210 0.425424 -0.591606 0.753305 -0.363376 -0.008171 0.330348 1.139229 -1.517213 -1.612647 2.047156 -2.351858 1.564938 0.094452 -0.072723 -2.108394
wb_dma_ch_arb/wire_gnt -5.083774 -0.668026 -1.269672 -2.480054 -0.782553 -0.606628 3.243871 3.957003 0.280210 0.663686 -0.844101 -0.974993 0.577511 -1.361738 -3.992533 -1.899444 3.772532 -0.051405 -3.116656 1.081318
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -1.403048 1.162259 2.228336 -0.212070 -3.057593 -3.146593 -0.281575 0.855170 2.304531 2.116118 -1.745147 0.510446 -0.955262 -0.561882 0.210205 -1.044912 2.243097 -0.979869 -0.624487 -3.926250
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.054378 0.867448 -0.530757 0.215934 -0.307978 0.490413 -1.327711 -0.347097 -2.626270 -0.568486 -0.280816 -0.264521 -0.167176 -0.905865 0.089689 -0.834547 -2.282105 -0.399530 2.181210 0.753027
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.346536 1.578911 3.021800 -1.430757 -0.041511 -0.031196 1.780609 0.542344 2.895903 3.495233 -3.796839 -2.091885 1.048079 2.705860 -0.304863 0.362847 2.783773 -0.712449 -2.257257 -3.369607
wb_dma_rf/always_1/case_1/cond 0.273813 1.742146 -3.760680 -0.369696 1.670837 -2.545035 -4.163729 -0.203231 -7.800867 1.577649 -3.994191 -0.603525 0.116143 1.232498 -0.945918 -3.005048 -4.523815 -1.693342 2.619269 9.431286
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.324189 1.480905 -0.014405 -1.294206 -2.170282 0.469980 -0.584794 0.677318 -0.308993 -0.048160 0.341753 1.106070 -1.397657 -1.474832 2.104029 -2.246186 1.421001 0.089400 -0.044404 -2.061654
wb_dma_wb_slv/assign_4/expr_1 -3.265816 2.840973 -3.590885 1.465571 0.802812 -0.268942 1.960987 -2.369633 -3.071590 2.290708 -0.050085 -0.402836 2.523157 1.665220 -2.633783 -1.768932 -2.882748 0.923315 -0.145718 6.136497
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.012311 0.772452 -1.062988 -1.496446 -1.329054 1.639259 1.021381 -1.346077 0.071596 -1.606472 0.181148 -0.256753 -1.160325 -2.757298 0.721153 1.435011 2.558682 0.457998 -3.936038 -2.116438
wb_dma_de/always_3/if_1/stmt_1 -1.712442 0.093291 0.523848 1.674390 0.128857 0.118827 -0.138274 -0.110639 -0.451857 -1.379768 -0.480965 -2.394450 0.466590 -0.535577 -0.423670 -0.835995 -1.145404 -0.249339 -0.370154 0.622729
wb_dma_ch_sel/assign_104_valid 2.487604 0.396089 2.344962 0.325752 -0.786663 -2.967622 -0.447144 -0.441823 1.564059 2.656363 -2.305926 -0.220777 -0.019049 -0.202059 -0.521922 2.853215 1.150190 -1.281301 0.166398 -2.709365
wb_dma_ch_rf/always_9/stmt_1 -1.369331 1.174971 2.022384 -0.270578 -2.963558 -3.049259 -0.337615 0.788694 2.015624 2.052129 -1.691189 0.427254 -0.918142 -0.610001 0.071169 -0.896826 2.230936 -0.985668 -0.584839 -3.666235
wb_dma_wb_if/input_mast_adr -2.871097 -1.081145 -0.059331 1.783322 -0.244991 0.947578 1.280260 0.397508 1.208326 -0.958872 -0.554835 -1.732122 2.102663 0.644581 -0.807451 -1.448648 -1.663951 -0.591254 -2.440085 1.510731
assert_wb_dma_ch_arb/input_req -0.771919 0.725852 1.788606 -0.458015 -0.334939 -0.826205 0.098382 0.466367 1.620990 2.940870 -3.270352 -1.592358 1.603122 2.626324 -1.017484 0.145502 1.021148 -1.692819 -1.629644 -0.902343
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.565171 0.433202 0.161944 -1.610735 -1.249275 -1.679607 0.805786 0.103457 -1.173541 -0.398107 0.471834 -1.314267 -3.344213 -0.945185 0.112252 0.307033 3.535360 1.342983 -0.913535 -0.796432
wb_dma_wb_if/input_wbm_data_i 0.372538 -4.072369 -0.910547 3.430431 -4.216270 -1.450485 -5.204268 -3.077279 -1.731543 -3.618605 -0.499618 -4.148665 -0.055216 -1.199497 -4.264670 -0.897423 -2.898917 -4.641658 -2.263442 4.920304
wb_dma_de/wire_tsz_cnt_is_0_d 1.284197 2.480857 -0.070158 -2.512539 0.336153 4.047512 -0.574152 -0.169331 -1.329132 1.571955 -1.773010 -1.733310 1.298352 0.590809 2.120439 -1.778001 1.042090 -1.002782 -1.531467 0.111502
wb_dma/wire_dma_err -1.322328 1.166034 2.229044 -0.177651 -2.925931 -3.129936 -0.221064 0.810377 2.303621 2.069639 -1.715973 0.458452 -0.911884 -0.554482 0.211079 -0.911989 2.259210 -0.914666 -0.596652 -3.919309
wb_dma_ch_sel_checker/input_ch_sel_r 0.628014 -0.481293 -0.409801 -0.124223 -1.837109 -1.210045 -1.262838 0.160337 -0.256001 -0.944654 0.116138 0.478569 -1.277366 -1.988909 -0.368032 -0.217863 1.021413 -0.763513 -0.609285 -0.432190
wb_dma_ch_sel/assign_119_valid 2.478808 0.423815 2.435352 0.318160 -0.846302 -2.985992 -0.441274 -0.429103 1.665805 2.536163 -2.295953 -0.190692 -0.117504 -0.233214 -0.420770 2.684727 1.240900 -1.201550 0.121795 -2.808035
wb_dma_inc30r/input_in -2.906011 -2.138592 -0.471305 -3.672957 3.057426 -1.493120 0.386526 4.157985 -1.424080 -0.116748 0.818894 -2.454364 -0.107340 -2.156688 -2.558341 0.663779 4.538033 0.900697 0.890827 4.478411
wb_dma_ch_pri_enc/inst_u15 -0.357407 1.567230 0.047006 -1.352337 -2.199145 0.528352 -0.516148 0.731448 -0.253501 0.024745 0.328590 1.128141 -1.424154 -1.435203 2.235156 -2.410459 1.450384 0.169161 0.015264 -2.173378
wb_dma_ch_pri_enc/inst_u14 -0.380411 1.601903 -0.011294 -1.442184 -2.293320 0.481876 -0.499789 0.762234 -0.302196 0.029434 0.348053 1.095789 -1.447423 -1.494793 2.112078 -2.360080 1.583830 0.119152 -0.046595 -2.207570
wb_dma_ch_pri_enc/inst_u17 -0.334696 1.577520 -0.054790 -1.414590 -2.279941 0.468867 -0.553770 0.758443 -0.334836 -0.045853 0.353989 1.142864 -1.509355 -1.603516 2.097295 -2.324310 1.585930 0.123773 -0.071294 -2.184865
wb_dma_de/wire_dma_err -1.362973 1.244389 2.174829 -0.216262 -2.998885 -3.114359 -0.290462 0.832735 2.182546 2.112753 -1.748077 0.470967 -0.889160 -0.621479 0.201346 -0.973631 2.283668 -0.946104 -0.630754 -3.884995
wb_dma_ch_pri_enc/inst_u11 -0.256513 1.519120 -0.065653 -1.419160 -2.276861 0.415354 -0.575025 0.715414 -0.298584 -0.064935 0.342758 1.108414 -1.558934 -1.616638 2.047454 -2.232260 1.651028 0.085875 -0.133919 -2.164019
wb_dma_ch_pri_enc/inst_u10 -0.286100 1.556530 -0.017535 -1.430245 -2.259768 0.445492 -0.493384 0.713296 -0.285897 -0.018858 0.356408 1.076462 -1.511424 -1.591355 2.110620 -2.283463 1.619472 0.138126 -0.104031 -2.215055
wb_dma_ch_pri_enc/inst_u13 -0.347216 1.562553 -0.051675 -1.409860 -2.236011 0.471519 -0.583968 0.711590 -0.306799 0.035357 0.270561 1.100753 -1.407881 -1.507534 2.067959 -2.280943 1.536375 0.088974 -0.067884 -2.138654
wb_dma_ch_pri_enc/inst_u12 -0.277995 1.476279 0.055322 -1.351637 -2.266536 0.351474 -0.558447 0.736031 -0.184801 -0.067280 0.347120 1.076233 -1.495922 -1.570297 2.065190 -2.289862 1.597646 0.121623 -0.093573 -2.253176
wb_dma_ch_pri_enc/inst_u19 -0.243425 1.559279 -0.014611 -1.365580 -2.240931 0.459655 -0.528595 0.718598 -0.278622 -0.077954 0.343893 1.124548 -1.538966 -1.596029 2.126495 -2.313188 1.572725 0.170588 -0.065298 -2.191088
wb_dma_ch_pri_enc/inst_u18 -0.393988 1.477464 -0.100929 -1.397645 -2.274103 0.390727 -0.606982 0.736354 -0.388377 -0.020062 0.378614 1.118649 -1.462469 -1.530166 2.034761 -2.330104 1.504907 0.088801 -0.030239 -2.033115
wb_dma_ch_sel/assign_110_valid 2.454727 0.315182 2.300237 0.377700 -0.843637 -3.087945 -0.554588 -0.464555 1.504666 2.464476 -2.271776 -0.189500 -0.095102 -0.338208 -0.581009 2.773116 1.109598 -1.303169 0.148062 -2.596010
wb_dma_rf/inst_u30 -1.374375 1.084676 2.140292 -0.179881 -3.027932 -3.188601 -0.296132 0.857100 2.213179 1.989968 -1.647542 0.467995 -0.996345 -0.602078 0.090391 -1.009703 2.251377 -0.970560 -0.578874 -3.811858
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.243497 0.064626 1.504203 0.389330 -1.375005 -3.984568 -0.526981 0.241686 1.554102 -0.947403 -0.667466 -0.177987 -2.204333 -5.786891 0.396767 1.056565 2.715530 0.156733 -0.418803 -2.990737
wb_dma/wire_pointer3 2.584612 0.749713 -1.379419 -1.430487 -2.362890 0.253131 1.372515 0.687586 -0.648145 0.485440 -0.074905 2.129632 -2.333379 -1.616841 -1.720019 0.037050 2.558038 0.117402 -0.337053 -2.892754
wb_dma_ch_pri_enc/wire_pri6_out -0.231933 1.529613 -0.081138 -1.415269 -2.269848 0.393630 -0.517503 0.693912 -0.310304 -0.057190 0.288100 1.050219 -1.540918 -1.650538 1.989926 -2.155616 1.684342 0.102402 -0.157759 -2.150490
wb_dma_rf/assign_6_csr_we 1.500039 1.604843 -0.495199 0.160802 -2.486356 -1.592955 -0.675287 0.393829 -1.034332 3.226847 -1.250428 3.007995 -0.404706 0.244190 -0.744217 0.392525 -0.415983 -1.458720 2.007476 -2.186552
wb_dma_de/assign_82_rd_ack 1.183541 2.788975 -0.484394 -1.501031 -1.014598 2.573237 -1.212157 -1.321947 -1.107657 2.010178 -2.209230 -0.182398 1.811317 0.679458 2.857867 0.371714 -0.145342 -1.727777 -2.621058 -0.726807
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.717101 0.716811 -1.368521 -1.404300 -2.535235 0.127662 1.378313 0.717588 -0.602800 0.380366 0.023045 2.255412 -2.574621 -1.782465 -1.832770 0.077794 2.683897 0.160722 -0.278382 -3.140025
wb_dma_ch_sel/assign_96_valid -0.704217 -2.568100 0.995859 0.112657 -2.377690 -1.762849 -4.221140 0.804166 1.627474 1.514021 -1.062051 -0.519503 3.425073 -0.491640 -3.282110 4.437193 0.396511 -3.668519 1.294238 0.964483
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.248907 1.467913 -0.051440 -1.420855 -2.283326 0.371006 -0.547937 0.742522 -0.267549 -0.060765 0.343580 1.081801 -1.504722 -1.614231 2.043507 -2.219567 1.643087 0.104458 -0.146042 -2.148084
wb_dma_de/reg_next_ch 0.728529 2.129171 -0.756275 -1.774665 -0.318952 -1.198181 -1.714690 1.299047 -0.255719 2.098108 -2.631675 2.552752 2.100601 -4.234891 1.682629 2.949923 0.675569 -1.452619 -0.195357 -1.470836
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.946053 1.171706 -0.692432 -0.145292 -0.828409 0.820441 -1.090829 0.459724 -1.075047 0.221915 0.598766 1.164579 0.343585 0.265446 1.922021 -2.389546 -1.242830 -0.106774 1.075588 0.478909
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.054595 1.163416 -0.763065 -0.138710 -0.822179 0.833000 -1.123330 0.457332 -1.188140 0.246221 0.657533 1.185804 0.381055 0.337906 1.943015 -2.447111 -1.322595 -0.146884 1.064865 0.622872
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.643583 0.694923 -1.432203 -1.467923 -2.508411 0.165028 1.346317 0.701445 -0.685139 0.355138 0.021977 2.158440 -2.491857 -1.772140 -1.857716 0.066525 2.690097 0.097888 -0.279619 -2.958253
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.523522 1.412090 1.612186 1.356905 0.854430 2.512052 0.572690 -2.883097 1.994196 0.719710 -2.592819 -1.393144 2.517821 1.321715 3.026674 2.122862 -1.973051 -0.813671 -3.495970 -1.979676
assert_wb_dma_ch_arb -0.721397 0.709248 1.892651 -0.419343 -0.328065 -0.839882 0.063489 0.473617 1.777069 2.891499 -3.321333 -1.608297 1.538460 2.696984 -0.911938 0.020033 0.993494 -1.677728 -1.638853 -1.001641
wb_dma/wire_csr 2.199718 -0.576266 -4.011128 0.459910 -2.841825 -0.000681 -0.248641 0.159729 -2.203183 1.658101 -0.981611 3.859962 0.694373 3.847616 -1.325400 2.021029 -2.636583 -1.672939 -1.149526 2.342320
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.021417 1.209011 -0.756862 -0.152437 -0.808725 0.878788 -1.109046 0.458239 -1.184111 0.262837 0.643304 1.205590 0.357283 0.311792 1.968359 -2.528722 -1.302980 -0.163622 1.114999 0.642438
wb_dma_wb_if/input_mast_din 1.530304 -0.260446 -2.456577 0.227096 -1.276271 3.252616 0.085244 -2.067765 0.375475 -2.560986 0.384332 1.244241 0.173449 0.077156 0.602467 0.082672 -0.518681 -0.943238 -5.435231 -0.585409
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.368589 -1.032876 0.578665 1.610560 -0.487819 -2.857219 0.211957 -0.307059 1.067125 -0.610787 1.064733 0.887942 -0.968395 -1.600535 -0.969339 1.249356 -0.205125 0.525918 1.036829 -0.972149
wb_dma_ch_rf/reg_sw_pointer_r -1.704016 2.382079 -1.794080 -0.175985 0.728333 -1.451786 -1.394171 1.571210 -2.637437 -0.062687 -2.652381 0.923898 1.595748 -3.399020 1.467252 2.280692 -1.173163 -0.417402 -0.368822 0.840015
wb_dma_ch_sel/assign_142_req_p0 0.748606 0.464472 2.709843 1.882983 -0.681339 -2.814109 -0.595590 -0.512254 0.965556 1.301691 -2.692175 -2.429914 0.374414 -0.702437 -1.003375 1.905466 0.045172 -1.469871 -0.190121 -1.956323
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.743237 -1.205117 1.730399 2.481713 -0.907116 -2.301664 1.494261 0.449119 3.205648 1.256200 -2.519484 -2.243933 2.582969 1.516981 -2.708567 -0.101708 -0.720460 -1.624047 -2.965380 0.033698
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.120428 0.922068 1.216631 -1.125088 0.337350 0.880370 1.881693 0.145243 1.246388 0.658313 -0.430019 -0.499153 -0.631063 0.086101 0.667039 0.326759 1.959621 1.134936 -0.594013 -2.589676
wb_dma_rf -0.594568 0.147675 -4.698299 -0.537448 0.682402 -0.128966 -1.264942 -0.781473 -5.907721 1.410612 -0.376061 -1.479573 0.835558 -0.460737 -2.577691 1.055485 -0.573861 -1.824255 0.236469 6.717916
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.649904 0.368720 0.031341 -0.878956 1.510095 -0.021845 -0.921148 0.707835 0.095523 1.947704 -1.105467 1.346142 1.315869 2.341111 0.637411 0.570789 -0.827261 -0.196362 1.744669 1.207754
wb_dma_de/reg_chunk_cnt 0.950031 2.542655 1.289798 -1.392905 -1.263125 0.589353 -1.727618 0.394517 -0.361119 3.385798 -2.743670 0.025041 1.103647 1.483483 2.495190 -0.945128 0.234788 -1.882955 0.160796 -1.486687
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.021935 -0.873237 -0.652569 -3.732821 0.210022 2.126050 -1.686661 2.083473 2.205798 3.149097 -2.538381 3.387483 3.009451 4.029024 -0.453031 -2.103327 0.797817 -3.586277 -2.967937 1.111940
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.140065 -0.819175 -0.029759 -2.215724 0.351404 2.286708 -1.794253 1.955057 1.992254 1.849344 -2.927731 1.455297 3.292929 3.575415 -0.711255 -2.553240 -0.108100 -3.771326 -3.305817 1.165529
wb_dma/input_wb0m_data_i 0.234061 -3.769119 -1.103121 3.187593 -4.175169 -1.657892 -5.212095 -2.947930 -2.135844 -3.595417 -0.670737 -4.077301 -0.242895 -1.585344 -4.348055 -0.930507 -2.741890 -4.562889 -2.221254 4.918200
wb_dma_de/always_15/stmt_1 3.114819 1.724778 0.024082 -1.503409 -0.149724 1.901487 -0.179625 -1.778656 -0.272296 1.853830 -2.849230 -1.314047 1.565112 0.452641 0.967710 2.887622 1.016644 -1.625302 -3.661051 -0.972625
wb_dma/wire_ch7_csr -0.885050 -0.797248 -2.678732 -1.279046 -0.942260 0.469145 -1.783010 0.219466 -3.528961 0.457697 0.231132 -0.978233 1.174973 1.076776 -2.904614 3.418576 0.393481 -1.601750 -0.359492 3.648456
wb_dma/input_wb0_ack_i -2.068125 2.781495 -4.621648 -1.068943 -1.198532 1.676751 -2.340547 -1.879314 -7.262450 -0.079921 0.072218 -0.953708 0.007806 -0.266814 -3.968127 2.338568 -0.151736 -2.078210 -0.844679 2.081291
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.796972 -1.242576 1.792861 2.666148 -0.872775 -2.314050 1.527382 0.434552 3.263425 1.109076 -2.400557 -2.194762 2.534221 1.492588 -2.513599 -0.223940 -0.939431 -1.534598 -2.904022 0.022207
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -3.804148 -1.276724 1.793910 2.729126 -0.907337 -2.291049 1.528755 0.402293 3.242076 1.058624 -2.416193 -2.291108 2.572405 1.421740 -2.587168 -0.247812 -0.974231 -1.578590 -2.939638 0.049777
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.844934 -1.382040 1.905926 2.816657 -0.901250 -2.454170 1.557361 0.431705 3.446682 1.070139 -2.446822 -2.287419 2.607531 1.520992 -2.761544 -0.158382 -0.933789 -1.609257 -2.965290 -0.013305
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 0.289818 -0.162016 3.099449 2.507448 -1.122527 -1.372436 -0.370482 -0.592376 3.811449 0.672003 -2.943292 -1.234298 1.313771 1.615677 0.864578 -0.947333 -1.278620 -1.680328 -2.238675 -2.279884
wb_dma_ch_sel/assign_125_de_start -1.768077 2.723216 1.067767 -0.062722 0.893551 -0.492137 -3.325897 0.414232 -2.014676 -0.328216 -2.952273 -1.853556 2.740916 -5.106127 3.166720 1.014459 -2.406727 -1.386977 1.261551 0.253961
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.620643 0.624203 -1.446146 -1.414890 -2.515184 0.137361 1.300590 0.717315 -0.661641 0.375015 0.031591 2.230579 -2.443673 -1.671757 -1.865184 0.033679 2.579015 0.082924 -0.243575 -2.929349
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.039131 1.166955 -0.716270 -0.152153 -0.872183 0.840277 -1.111062 0.498088 -1.165327 0.284664 0.658666 1.193987 0.352197 0.297303 1.965861 -2.534054 -1.268441 -0.160113 1.084018 0.557699
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.420383 0.270050 -0.317354 0.168074 -1.121425 -2.004313 -0.080401 -1.318690 0.799163 -2.220232 -0.134440 -0.354870 -1.449337 -6.545782 0.802250 2.332084 2.344388 0.295261 -3.118971 -2.068329
wb_dma_ch_sel/input_dma_busy 1.096055 0.897600 1.195929 -1.127131 0.346256 0.867401 1.819515 0.104342 1.151695 0.647487 -0.416697 -0.533567 -0.554729 0.093964 0.608205 0.335722 1.892296 1.096326 -0.576077 -2.440980
wb_dma_inc30r -3.430421 -2.927364 -1.292924 -3.130077 2.459198 0.026847 0.042047 3.296878 0.722496 2.258267 1.455844 0.985042 2.759624 2.412349 -2.663759 1.033217 2.357970 -0.729655 0.151550 4.788904
wb_dma_ch_sel/always_45/case_1 -1.654035 -0.153946 0.721942 0.566337 1.559573 1.876560 0.642984 0.989682 -0.826718 -1.856405 -0.019978 -3.962349 0.016439 -0.584208 -1.257101 -3.127068 0.087565 0.452258 0.526585 1.642195
wb_dma_ch_sel/assign_117_valid 2.339556 0.382895 2.306097 0.301920 -0.876790 -2.999259 -0.487326 -0.380486 1.552850 2.565767 -2.336965 -0.218312 -0.089687 -0.259417 -0.526120 2.617253 1.190899 -1.307378 0.075501 -2.646883
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.485140 0.274868 -0.257355 0.122334 -1.143859 -2.000039 -0.092059 -1.385490 0.771550 -2.177843 -0.145971 -0.410694 -1.444719 -6.454158 0.768888 2.350808 2.389381 0.300571 -3.127305 -2.128590
wb_dma/wire_ch3_adr0 -2.528433 1.764706 -1.838556 -2.008661 1.390578 -1.443932 1.375363 0.173525 -4.261626 1.702359 0.839251 -0.541151 -1.887445 0.666863 -1.203970 -0.653001 1.638296 1.359052 0.750371 2.440378
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.734390 0.023758 0.624057 1.704384 0.120842 0.080160 -0.124204 -0.084429 -0.346317 -1.356186 -0.495512 -2.387813 0.461540 -0.492584 -0.427672 -0.806841 -1.093920 -0.196309 -0.391753 0.570372
wb_dma_de/always_6/if_1/if_1/cond 1.490382 1.339963 -0.461451 -0.109066 1.192740 2.095233 -0.786412 -2.067925 -0.815378 2.105739 -2.653580 -1.305691 3.364809 2.240163 0.810351 2.744911 -1.761570 -1.905584 -2.591752 1.454591
wb_dma/wire_mast1_pt_out -1.352516 3.427754 -2.811484 0.595634 0.282363 -0.060179 0.626401 -1.341053 -3.472547 0.070903 -0.392136 -0.447012 0.167616 -0.547080 -0.793649 0.728505 -0.696389 0.674006 -0.652165 1.483160
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.059867 -0.363727 2.314568 1.156301 -0.814038 -3.655066 0.273648 0.119842 2.632365 2.213760 -2.162469 -0.667914 0.571960 1.017924 -1.898427 1.330852 0.750110 -1.103461 -0.607592 -1.833460
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.354935 -0.961018 0.521068 1.568123 -0.483504 -2.853572 0.221036 -0.307990 0.986155 -0.629469 1.045111 0.868923 -0.981438 -1.612488 -0.982638 1.252223 -0.158697 0.519885 0.998881 -0.965790
wb_dma_ch_sel/always_48 -5.283019 -0.584068 -1.354434 -2.463912 -0.664758 -0.811934 3.032012 4.070229 -0.070779 0.665651 -0.861136 -1.081226 0.657037 -1.750200 -3.973693 -1.922348 3.677836 -0.094372 -2.865672 1.440375
wb_dma_ch_sel/always_43 0.936492 2.878996 -0.042639 -2.334274 0.969128 3.171376 -1.632924 0.125198 -1.726908 1.258312 -2.831906 -2.685308 1.670940 -1.703290 2.850899 -2.211803 1.110006 -1.451082 -1.684026 1.145192
wb_dma_ch_sel/always_42 2.547958 -1.010722 -3.950959 0.491960 -3.116398 -0.176093 -0.268888 0.202802 -1.758443 1.588663 -0.815283 4.151273 0.524086 3.924182 -1.567347 2.207331 -2.379254 -1.798953 -1.375181 2.108284
wb_dma_ch_sel/always_40 2.593080 0.469363 -1.186497 -2.381143 -1.036809 1.958975 2.041817 1.760685 -1.019123 -0.083962 0.369002 0.519468 -2.745318 -1.779880 -2.628980 -2.146433 3.624313 0.714670 0.554268 -1.940151
wb_dma_ch_sel/always_47 -0.691636 -0.240784 1.157582 -1.772997 1.653260 -0.568339 -0.363025 2.095612 1.590956 0.454461 -0.625697 0.813836 1.551962 -1.207797 1.045244 1.785606 1.028591 0.385942 0.900016 -0.560850
wb_dma_ch_sel/always_46 0.186517 -0.746381 -0.194467 0.812067 -1.309725 0.823388 -1.109531 -1.389845 1.313160 0.871282 1.578873 2.249789 0.679716 2.307756 -0.739459 0.545367 -0.684121 -1.552832 -0.152651 -1.331863
wb_dma_ch_sel/always_45 -1.669010 -0.150285 0.651938 0.478321 1.595515 1.920187 0.664588 1.024740 -0.926406 -1.866710 0.033933 -3.922896 -0.109682 -0.624847 -1.263910 -3.190026 0.191962 0.535895 0.557710 1.652596
wb_dma_ch_sel/always_44 -0.893317 -2.875539 -0.593702 -0.101016 -0.486425 -7.392377 -0.926966 1.148301 -2.052274 -0.358389 0.363152 -1.019442 -3.710720 -1.833026 -4.214306 1.003355 2.675046 -0.227422 0.453116 3.718715
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.825711 0.526577 2.649532 1.825995 -0.677758 -2.665176 -0.645886 -0.524578 0.825861 1.133000 -2.632601 -2.483732 0.280414 -0.903609 -0.841756 1.928493 0.079252 -1.418047 -0.142419 -1.944053
wb_dma_ch_rf/input_ndnr 1.144890 1.070484 0.849460 -2.734817 -0.137730 2.414233 1.759983 0.118828 1.274800 0.741362 -2.537330 -3.271500 -0.010381 -0.126739 -1.155509 -0.749814 4.413259 -0.564867 -4.526348 -1.732015
wb_dma_de/always_4/if_1/stmt_1 2.836215 1.402736 1.853643 -1.226949 -0.388856 -0.258880 -0.768624 -0.114961 0.587697 3.262075 -3.482163 -1.118413 0.950031 1.349659 0.443556 1.509013 1.297596 -1.911535 -0.890087 -1.734381
wb_dma_ch_pri_enc/wire_pri4_out -0.307560 1.523968 0.031216 -1.378949 -2.248086 0.461033 -0.546834 0.725004 -0.229805 -0.009290 0.330532 1.078195 -1.440970 -1.474352 2.136736 -2.294527 1.559477 0.150474 -0.097322 -2.241989
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.717218 0.045903 0.463134 1.665221 0.135106 0.097503 -0.099228 -0.094877 -0.502663 -1.398246 -0.431515 -2.335928 0.464776 -0.573324 -0.416844 -0.838804 -1.116956 -0.176749 -0.351426 0.697585
wb_dma_ch_sel/assign_111_valid 2.422438 0.422394 2.322560 0.209284 -0.698661 -2.900534 -0.355496 -0.365560 1.485713 2.598884 -2.242970 -0.258071 -0.042268 -0.216155 -0.517493 2.759862 1.204468 -1.196996 0.186638 -2.633159
wb_dma_wb_slv/assign_2_pt_sel -5.143127 1.731881 -6.429338 -0.615565 -1.297463 2.666385 0.746403 -2.256686 -6.855198 2.974161 0.671986 -0.163935 3.148736 3.161961 -2.626911 -0.775266 -3.406292 -0.780154 -3.170354 8.765306
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.205053 1.004400 2.051344 -0.116465 1.675834 -1.934810 -1.625673 0.283556 1.305258 0.045326 -3.732346 -2.614278 2.783363 -4.885527 1.562560 4.344350 0.836704 -1.314446 -2.072245 -0.933574
wb_dma_ch_sel/assign_144_req_p0 0.770753 0.496689 2.937373 2.065544 -0.653878 -2.730938 -0.512832 -0.563902 1.195212 1.146747 -2.788733 -2.619964 0.422337 -0.761111 -0.807264 1.818630 -0.052289 -1.392942 -0.252425 -2.150889
wb_dma_de/input_pointer 2.504174 0.570328 -1.173948 -2.433366 -0.964548 1.945815 2.028222 1.771815 -1.055667 0.018522 0.351357 0.538274 -2.722918 -1.714496 -2.505330 -2.153467 3.636239 0.753992 0.579082 -1.899600
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 1.637382 -0.247129 -0.436640 0.134720 -1.690308 -1.203549 1.332308 -1.705103 1.176184 -2.198482 1.280138 0.691531 -2.115876 -4.235087 -0.226009 2.733563 2.306062 1.059878 -2.885675 -3.104811
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.051751 0.364960 -0.619658 0.191537 -2.290682 -3.311942 0.220176 0.678128 0.007098 -0.204696 -0.452943 1.918549 -2.660087 -5.449650 -1.616607 0.874096 2.393569 -0.067284 0.415405 -2.963080
wb_dma_ch_rf/input_wb_rf_adr -0.882583 -3.213117 -0.850148 5.136212 -1.740900 -2.601144 -4.728286 0.535921 1.993173 -2.043413 -0.585095 0.801912 1.908982 -4.987152 1.213516 -1.610232 -1.504125 -5.623052 -4.217390 1.558230
wb_dma_ch_sel/input_pointer0 1.604594 0.119102 0.955546 -2.233050 0.043482 1.443363 1.384029 1.355723 0.528616 -0.776628 0.229121 -1.610917 -2.212531 -1.807040 -0.583536 -2.246481 3.869447 1.029078 -0.228140 -1.733843
wb_dma_ch_sel/input_pointer1 1.712728 0.396901 0.725146 -1.246198 -1.449178 -0.372979 0.544150 0.242659 0.902010 -0.286688 -0.274463 -0.018577 -1.854924 -1.856221 0.186390 0.131746 2.825071 0.293097 -1.122659 -2.813343
wb_dma_ch_sel/input_pointer2 0.647936 -0.489522 -0.443039 -0.142132 -1.777315 -1.167558 -1.177902 0.135420 -0.258196 -0.968816 0.163980 0.492485 -1.291498 -1.947129 -0.330343 -0.204338 1.007613 -0.750553 -0.550490 -0.420057
wb_dma_ch_sel/input_pointer3 2.655537 0.714021 -1.464260 -1.493689 -2.463137 0.195330 1.324825 0.714023 -0.704624 0.380306 0.020263 2.144495 -2.486873 -1.772129 -1.901749 0.076716 2.682854 0.135420 -0.286309 -2.945603
wb_dma_de/reg_chunk_0 0.804798 2.464442 1.128755 -1.472249 -1.081344 0.597937 -1.641274 0.362031 -0.502587 3.464475 -2.705450 -0.060536 1.179473 1.613984 2.175155 -0.763138 0.303568 -1.859817 0.180042 -1.211601
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.088368 0.909511 1.137357 -1.149052 0.358248 0.842462 1.840050 0.102302 1.127113 0.628251 -0.386976 -0.494969 -0.604511 0.078206 0.561308 0.340306 1.865209 1.072767 -0.565566 -2.384617
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.700727 0.399289 2.729829 1.973121 -0.592327 -2.823396 -0.582711 -0.501251 0.968992 1.144354 -2.647243 -2.501436 0.342403 -0.787005 -0.976210 1.872039 -0.020083 -1.411675 -0.097901 -1.887323
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.656924 0.475841 2.630660 1.988039 -0.644678 -2.836955 -0.559666 -0.562859 0.870184 1.089297 -2.647275 -2.545653 0.332660 -0.890692 -1.059716 1.937432 -0.012414 -1.424922 -0.144873 -1.873127
wb_dma_ch_sel/reg_am0 0.243618 -0.906267 -0.077279 0.782949 -1.207620 0.722053 -1.153845 -1.289593 1.411035 0.767133 1.629017 2.272351 0.639473 2.319299 -0.749382 0.538419 -0.675303 -1.487460 -0.054498 -1.269696
wb_dma/assign_2_dma_req 2.395673 0.630748 -2.292517 -0.117461 -2.154520 -1.367413 0.843581 -0.827701 -0.647546 -1.394912 0.127893 1.829537 -2.092570 -6.051968 -1.268220 2.104878 2.175088 0.194800 -2.121008 -2.436673
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -1.436079 1.229736 -0.361370 -2.644825 -0.546967 0.794951 0.358506 1.511751 -2.620625 -0.466662 1.297043 -1.845894 -3.050298 -0.613839 0.922806 -4.016784 3.216066 1.607464 0.917217 0.976625
wb_dma_ch_rf/wire_ch_csr -1.718007 -0.149499 -2.910779 0.261507 -0.784876 -0.057971 0.061113 -1.271183 -3.022117 3.335530 0.144264 -0.681070 2.989120 0.133259 -4.362027 0.283579 -1.531687 -1.640783 1.070283 5.860408
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.259802 -3.928145 0.091578 0.498092 -0.693060 -1.361037 -0.482025 1.499983 1.666438 -2.135118 0.888673 -1.472745 0.204487 -1.540869 -1.937326 1.807168 1.613711 -0.508268 -1.258650 2.046740
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -2.019993 1.160867 -0.719858 -0.174254 -0.834453 0.803514 -1.086039 0.488176 -1.136078 0.279728 0.606932 1.156070 0.351787 0.334053 1.935366 -2.476176 -1.270719 -0.154128 1.060206 0.572663
wb_dma_ch_sel/assign_118_valid 2.386789 0.317813 2.268423 0.316327 -0.867814 -3.046186 -0.521728 -0.373018 1.547715 2.509181 -2.280585 -0.205534 -0.082063 -0.346478 -0.614602 2.672511 1.189977 -1.312677 0.043440 -2.626187
wb_dma_ch_rf/input_de_adr1_we -1.733312 0.073035 0.422402 1.631797 0.142275 0.155501 -0.139440 -0.080144 -0.589502 -1.376809 -0.413589 -2.373917 0.465070 -0.573205 -0.456207 -0.846158 -1.126581 -0.215942 -0.378315 0.723445
wb_dma_wb_mast/input_mast_din 1.548156 -0.263589 -2.606384 0.121287 -1.304644 3.430228 0.135628 -2.211190 0.284151 -2.622442 0.416272 1.211279 0.223806 0.026630 0.569147 0.162126 -0.454149 -0.909468 -5.673018 -0.550613
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -1.534999 -1.507209 -3.855393 -0.650776 2.589415 -1.382156 -0.848378 -0.741828 -1.806840 -0.209724 -0.216874 -0.771042 0.310474 -0.320313 -3.087106 0.911193 2.320110 -1.396370 -3.367795 5.567429
wb_dma_de/always_2/if_1/stmt_1 -1.046560 -2.877475 -0.666569 -0.124500 -0.442719 -7.462768 -0.822286 1.251737 -2.175944 -0.412886 0.427473 -1.152955 -3.827409 -1.910501 -4.334502 0.945860 2.782198 -0.088636 0.545722 3.831703
wb_dma_de/assign_65_done/expr_1 1.168279 2.780079 -0.446624 -1.515552 -1.125108 2.403111 -1.297901 -1.267270 -1.057312 2.067299 -2.209170 -0.126995 1.733074 0.615351 2.857427 0.394138 -0.102170 -1.712574 -2.554049 -0.770361
wb_dma_ch_sel/reg_de_start_r -1.767653 2.038809 1.554080 -0.234614 0.926327 -1.301919 -2.495842 0.806976 0.465755 0.330276 -3.100432 -1.534802 3.124593 -4.556073 3.259760 2.188800 -0.189969 -1.379047 -1.077361 -0.574417
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.018567 1.163761 -0.788580 -0.176935 -0.784083 0.825321 -1.130640 0.460563 -1.224939 0.224962 0.651890 1.163397 0.327486 0.298909 1.950661 -2.487403 -1.315718 -0.102052 1.128369 0.655395
wb_dma_ch_rf/input_dma_rest 0.991762 0.334414 -2.184102 -0.250605 -1.038082 0.551152 0.770775 0.437831 -1.546351 0.632910 0.344662 2.170397 -0.665412 0.026321 -2.044840 0.017757 -0.121855 -0.134451 0.807313 -0.262337
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.603452 0.531789 -1.279028 -2.320194 -1.130480 1.823030 1.911438 1.684004 -1.090616 0.008932 0.317390 0.623859 -2.725247 -1.797711 -2.695506 -2.035812 3.605501 0.607964 0.518280 -1.901017
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.597260 0.403533 0.204654 -1.572381 -1.231881 -1.662726 0.806308 0.111117 -1.084215 -0.388308 0.425222 -1.293776 -3.283370 -0.928364 0.137930 0.293373 3.477084 1.284562 -0.912338 -0.777084
wb_dma_de/wire_de_csr 2.929156 1.025284 -3.345573 -1.687540 -2.342292 2.221758 1.841122 -0.932618 -1.538702 -0.886476 0.552190 2.050553 -1.774798 -2.526539 -1.445488 1.472896 2.320077 0.290044 -3.035559 -2.231977
wb_dma_ch_sel/reg_ndnr 1.142347 1.112269 0.785892 -2.690176 -0.111092 2.595122 1.725864 0.072517 1.166529 0.585433 -2.390883 -3.272852 -0.044835 -0.149858 -0.983249 -0.869502 4.268439 -0.521428 -4.441335 -1.660699
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.711535 0.014092 0.603985 1.704171 0.136417 0.049388 -0.107196 -0.123427 -0.380771 -1.416393 -0.440730 -2.377197 0.463001 -0.513705 -0.397688 -0.814166 -1.147155 -0.187445 -0.347560 0.614713
wb_dma_ch_sel/reg_txsz 0.856425 2.938975 -0.002898 -2.351131 0.838411 3.085074 -1.697764 0.091568 -1.688728 1.369193 -3.015549 -2.785342 1.752377 -1.767669 2.776583 -2.135731 1.198333 -1.644299 -1.916268 1.087379
wb_dma_rf/always_1/case_1/stmt_10 -0.314010 0.761632 -0.819679 -0.267129 1.900932 0.037172 -1.928544 0.470388 -2.771128 -1.511499 -0.813801 -1.319713 -0.791068 -1.528262 1.905294 -0.268258 0.296037 -0.342497 -0.628122 1.502085
wb_dma_ch_pri_enc/inst_u28 -0.286794 1.568065 0.012897 -1.411268 -2.334103 0.431722 -0.541305 0.771870 -0.249048 -0.051359 0.337754 1.125945 -1.546234 -1.569493 2.167193 -2.367923 1.598811 0.155227 -0.081666 -2.289996
wb_dma_ch_pri_enc/inst_u29 -0.321748 1.534785 -0.013812 -1.408166 -2.284008 0.424917 -0.567889 0.702163 -0.278473 -0.017775 0.332819 1.100731 -1.470720 -1.582442 2.054214 -2.268919 1.556430 0.074537 -0.120702 -2.159040
wb_dma/wire_de_adr1 -0.083806 -0.171339 0.188254 -1.097426 1.501821 1.838556 0.832900 1.119561 -0.386578 -0.418445 0.408264 -1.645416 -0.384700 -0.036831 -0.806530 -2.390273 1.232163 0.709268 0.823354 1.050109
wb_dma_ch_arb/always_2/block_1/case_1 -5.100083 -0.690133 -1.306714 -2.516585 -0.762480 -0.718725 3.139252 3.970347 0.164342 0.698495 -0.865534 -1.067806 0.617442 -1.427842 -4.066337 -1.776780 3.810250 -0.114767 -3.104585 1.267412
wb_dma_de/always_18/stmt_1/expr_1 -2.525340 0.381922 0.755201 1.905810 -1.672896 1.735238 -0.731184 -3.244745 -1.864695 -2.027440 1.218699 -5.735602 0.633248 -1.408937 -2.872587 2.331918 -0.207984 -0.508968 -0.336541 -0.367617
wb_dma_ch_arb/always_1/if_1 -4.959066 -0.657287 -1.207919 -2.366347 -0.828299 -0.602482 3.181768 3.841971 0.394858 0.546837 -0.851742 -0.942696 0.662035 -1.598628 -3.843369 -1.807977 3.741054 -0.101538 -3.264128 0.945749
wb_dma_ch_pri_enc/inst_u20 -0.393831 1.556039 -0.033101 -1.371372 -2.232210 0.508244 -0.553619 0.707568 -0.345276 -0.032394 0.336767 1.149430 -1.406953 -1.473069 2.190482 -2.361624 1.440480 0.115430 -0.032763 -2.108228
wb_dma_ch_pri_enc/inst_u21 -0.209477 1.448352 0.039298 -1.396203 -2.272040 0.402223 -0.495551 0.751592 -0.209958 -0.032512 0.289565 1.071106 -1.510366 -1.572664 1.989244 -2.202150 1.661034 0.112187 -0.151489 -2.250201
wb_dma_ch_pri_enc/inst_u22 -0.318402 1.440930 -0.051761 -1.392538 -2.246529 0.359671 -0.584655 0.719232 -0.264398 -0.010954 0.265707 1.053779 -1.443172 -1.528410 1.944254 -2.183908 1.589096 0.085535 -0.114399 -2.084686
wb_dma_ch_pri_enc/inst_u23 -0.343595 1.525240 -0.071457 -1.440662 -2.269878 0.421608 -0.541754 0.741941 -0.316970 0.008782 0.350824 1.116875 -1.505511 -1.541771 2.022678 -2.298665 1.597485 0.102287 -0.075716 -2.144339
wb_dma_ch_pri_enc/inst_u24 -0.191178 1.511667 0.078532 -1.412920 -2.207860 0.451511 -0.447335 0.716447 -0.201703 -0.043624 0.275916 1.060221 -1.482683 -1.545151 2.040829 -2.214524 1.625557 0.174399 -0.125736 -2.280707
wb_dma_ch_pri_enc/inst_u25 -0.291890 1.513595 -0.015148 -1.412873 -2.305496 0.381292 -0.554567 0.767705 -0.268056 -0.012629 0.351005 1.125649 -1.555739 -1.578533 2.105219 -2.316606 1.651411 0.129597 -0.097461 -2.231432
wb_dma_ch_pri_enc/inst_u26 -0.266106 1.559307 0.042100 -1.404828 -2.219383 0.498474 -0.478272 0.758425 -0.218415 -0.038501 0.337759 1.116223 -1.486484 -1.553998 2.184592 -2.351638 1.539704 0.190716 -0.063822 -2.267777
wb_dma_ch_pri_enc/inst_u27 -0.265520 1.541499 -0.014118 -1.450866 -2.224466 0.483815 -0.468133 0.743270 -0.257649 -0.006951 0.316852 1.084161 -1.471331 -1.527280 2.106965 -2.261554 1.594105 0.145156 -0.069700 -2.214633
wb_dma/wire_dma_busy 1.617822 2.764003 -0.704460 -0.249886 2.987716 1.301738 2.598313 -0.458919 -1.711653 4.821971 0.076672 0.766380 1.768372 -1.239333 0.394385 -0.057830 -0.048199 0.502172 2.522496 0.676054
wb_dma_ch_sel/reg_ack_o 2.250880 0.574008 -2.362926 -0.019078 -2.041995 -1.542782 0.574035 -0.908229 -0.763025 -1.434639 -0.002381 1.664165 -1.911083 -6.219108 -1.266420 2.282275 2.090748 0.021885 -2.205929 -2.061254
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.084826 0.873732 1.140940 -1.115506 0.299512 0.839046 1.795093 0.110491 1.147088 0.641259 -0.398220 -0.517612 -0.611569 0.061604 0.595796 0.311413 1.871138 1.070333 -0.577857 -2.449101
wb_dma_rf/reg_csr_r 1.393993 2.324444 -0.875069 0.201869 -2.605931 -0.862524 -1.638079 0.138485 -3.352446 2.223822 -1.314388 2.524553 -0.831942 -0.513233 -0.387440 -0.622571 -2.383550 -1.445035 3.792387 -1.562111
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.092312 -0.311894 2.165544 1.155818 -0.808978 -3.626363 0.245563 0.126646 2.472115 2.203700 -2.118289 -0.666391 0.569429 0.942168 -1.973152 1.394320 0.767753 -1.145182 -0.613527 -1.720237
assert_wb_dma_ch_sel 1.100286 0.918265 1.198751 -1.135916 0.346386 0.891228 1.853910 0.128213 1.223899 0.626432 -0.442343 -0.528188 -0.594910 0.093276 0.658969 0.317520 1.931552 1.116999 -0.612667 -2.498801
wb_dma_ch_rf/always_27/stmt_1/expr_1 -0.469345 2.131090 -0.374874 -0.198777 0.014695 -0.853875 -1.665331 1.055551 -0.842802 0.848766 -2.811460 0.419582 2.364062 -4.452922 1.183294 2.276871 -0.441581 -1.506856 -0.247850 -0.825498
wb_dma_ch_sel/inst_ch2 0.658947 -0.488038 -0.400957 -0.150955 -1.895284 -1.207846 -1.238443 0.173140 -0.223481 -0.987474 0.125799 0.481018 -1.329186 -2.016621 -0.305604 -0.286522 1.024202 -0.776224 -0.582908 -0.472580
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.008698 0.860267 1.118159 -1.055599 0.271767 0.790486 1.719033 0.149624 1.098355 0.602593 -0.391684 -0.451703 -0.579318 0.050928 0.606759 0.288980 1.827883 1.030492 -0.563547 -2.342753
wb_dma_ch_sel/assign_122_valid 2.429757 0.387402 2.305131 0.359893 -0.799151 -3.020823 -0.469343 -0.458152 1.501078 2.569342 -2.227315 -0.160894 -0.121605 -0.285693 -0.530014 2.839066 1.121372 -1.228063 0.214181 -2.675079
wb_dma_rf/wire_dma_abort -1.357798 1.129856 2.189006 -0.250831 -2.946270 -3.055143 -0.256221 0.839493 2.269006 2.118381 -1.758837 0.431256 -0.890538 -0.491865 0.123476 -0.967730 2.254573 -0.968682 -0.682723 -3.842869
wb_dma_de/assign_67_dma_done_all/expr_1 3.125655 1.778484 0.169110 -1.486444 -0.238961 1.786944 -0.174623 -1.656979 -0.073066 1.879721 -2.898465 -1.283056 1.475196 0.430591 1.005474 2.707912 1.135167 -1.570170 -3.546754 -1.260699
wb_dma_de/always_4/if_1/cond 0.913369 2.523629 1.064716 -1.499276 -1.134558 0.708747 -1.675697 0.386422 -0.609046 3.377524 -2.671652 0.014595 1.118350 1.586151 2.313134 -0.877599 0.240983 -1.868871 0.195933 -1.230323
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.761963 -1.568003 0.799253 -2.576587 2.555003 1.975279 1.672752 3.462022 2.789983 0.403203 -0.327081 -0.116472 2.755912 -0.087970 -0.102666 -1.087990 1.520292 0.541325 -0.361608 1.254713
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.997269 -1.080262 -3.978696 -1.072231 1.831387 -1.369985 -1.757777 -0.288441 -2.313705 -0.051239 0.003277 -0.535565 0.374417 -0.209158 -2.160058 0.019930 2.318791 -1.668956 -3.000877 5.685515
wb_dma_ch_sel/assign_156_req_p0 0.753602 0.452432 2.669386 1.860784 -0.623740 -2.833532 -0.588418 -0.461136 0.904516 1.174043 -2.602776 -2.468626 0.315441 -0.932750 -1.029624 1.928504 0.114006 -1.383735 -0.097136 -1.908090
assert_wb_dma_ch_arb/input_advance -0.717647 0.620749 1.925946 -0.270599 -0.366923 -0.865719 0.033444 0.397041 1.822110 2.779913 -3.279041 -1.589760 1.571286 2.632174 -0.911881 0.044576 0.898062 -1.685389 -1.636645 -0.997115
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.352317 -1.130468 0.680472 1.691296 -0.497609 -3.008107 0.236227 -0.286077 1.162968 -0.683909 1.110096 0.951255 -1.036242 -1.604577 -1.020099 1.260917 -0.163846 0.596956 1.066636 -1.080291
wb_dma_ch_rf/reg_ch_tot_sz_r 2.464399 2.437840 1.256406 -2.150400 3.361201 3.545505 0.678577 -0.435425 -0.154932 2.163546 -3.858502 -4.276455 2.638158 -0.123502 1.444272 0.433157 1.576837 -0.670245 -2.334470 0.614831
wb_dma_ch_rf/wire_ch_adr0 -0.605477 -2.490829 -1.166443 -0.411175 -0.269232 -5.762628 -2.380911 0.477651 -1.449593 2.016951 0.709058 1.637681 -1.722247 1.929823 -4.002139 1.848151 1.423207 -1.567019 1.351138 3.682042
wb_dma_ch_rf/wire_ch_adr1 -1.901137 0.864988 -0.345661 0.185162 3.011323 1.656076 -1.329982 1.364149 -3.651203 -2.791059 -1.152244 -4.854551 -0.494871 -2.104624 0.449584 -2.757550 0.351415 -0.184659 -0.383178 2.795923
wb_dma/wire_ch0_adr0 1.387686 -5.193188 0.920377 2.528682 -3.153858 -5.409208 -3.105475 -0.283427 2.986597 -1.432685 1.040755 1.071127 -1.414913 -0.809252 -3.892069 2.381823 0.775646 -2.690026 -0.548865 0.287203
wb_dma/wire_ch0_adr1 -1.718288 0.091970 0.478523 1.659278 0.150902 0.171847 -0.134077 -0.115323 -0.512417 -1.419883 -0.480750 -2.396110 0.471677 -0.538183 -0.427222 -0.832968 -1.124916 -0.217406 -0.403887 0.634354
wb_dma_ch_pri_enc/wire_pri24_out -0.206012 1.480901 0.006525 -1.389903 -2.240552 0.378126 -0.498956 0.703077 -0.271726 -0.034597 0.341518 1.048334 -1.560719 -1.588438 1.971732 -2.172740 1.663278 0.122685 -0.130440 -2.174971
wb_dma/input_dma_rest_i 1.041084 0.310949 -2.178140 -0.244367 -1.049106 0.566593 0.825838 0.423387 -1.518646 0.677319 0.293120 2.248159 -0.668248 0.069240 -2.052206 0.010243 -0.103658 -0.147049 0.797897 -0.297815
wb_dma_inc30r/assign_1_out 0.234014 -0.917125 -0.051821 0.869414 -1.258169 0.756496 -1.135388 -1.293562 1.479509 0.735184 1.617309 2.239521 0.626488 2.375727 -0.742181 0.463412 -0.751569 -1.518373 -0.094679 -1.297309
wb_dma_ch_sel/assign_133_req_p0 -1.299402 -1.029804 1.620103 0.494972 0.564745 -1.435547 1.945010 0.843960 0.248417 0.764719 -1.214119 -4.351985 -0.111532 0.981940 -2.178793 -0.704684 1.484855 0.084370 -1.125756 1.779445
wb_dma_ch_rf/always_23 -1.563487 -0.114657 0.634375 0.491491 1.554415 1.913900 0.578753 1.001722 -0.967474 -1.748344 -0.038693 -3.880455 0.002744 -0.616650 -1.280924 -3.067884 0.164260 0.463818 0.515109 1.664066
wb_dma_inc30r/reg_out_r -1.269010 -4.220115 0.506325 -2.524058 2.897647 0.736565 0.126153 4.958229 3.635908 0.068213 -0.721772 -0.551296 4.024399 0.230296 -1.126488 1.070380 1.836492 -0.223155 -0.082746 4.306528
wb_dma/wire_pointer2 0.657781 -0.434965 -0.398951 -0.178871 -1.819732 -1.146257 -1.160672 0.134985 -0.203582 -0.931604 0.161859 0.483226 -1.325995 -1.954672 -0.254257 -0.259614 1.013047 -0.713825 -0.599235 -0.530952
wb_dma_de/always_23/block_1/case_1/block_2 -1.163540 2.578010 -1.748484 0.401930 0.737351 0.013061 0.600713 -0.138124 -3.539918 3.126700 -0.169957 0.683273 1.072726 -2.921429 -1.190033 -2.225183 -1.554653 -0.755944 3.126095 1.730370
wb_dma/wire_pointer0 1.668827 0.187341 0.929333 -2.299777 0.056056 1.460975 1.358735 1.322709 0.486417 -0.791534 0.171422 -1.671445 -2.244403 -1.919540 -0.525724 -2.220101 3.976410 1.040817 -0.224445 -1.792611
wb_dma/wire_pointer1 1.690355 0.371494 0.669808 -1.226382 -1.489956 -0.325919 0.534447 0.266498 0.840409 -0.285585 -0.297629 -0.013123 -1.812026 -1.859302 0.207366 0.098617 2.809433 0.246723 -1.128712 -2.763380
wb_dma/wire_mast0_err -1.364096 1.175020 2.045587 -0.225473 -2.923926 -3.067157 -0.338105 0.826722 2.070159 2.095104 -1.658717 0.560504 -0.905719 -0.586915 0.148323 -0.980369 2.184721 -0.947995 -0.591526 -3.721295
wb_dma_ch_rf/always_26 -1.767571 2.624172 -1.971568 -0.324750 0.748396 -1.360573 -1.422941 1.618134 -2.864427 -0.080989 -2.649123 1.062029 1.612589 -3.602381 1.691928 2.333163 -1.172119 -0.335921 -0.289543 0.781673
wb_dma_de/always_23/block_1/case_1/block_5 3.051894 2.399606 -2.194461 -4.279153 0.451431 2.523778 -2.404465 1.130173 -1.363203 4.407825 -2.197453 6.062363 0.836186 3.826006 -0.354995 -1.787915 0.394774 -2.962745 0.469068 -1.095394
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.796005 0.390521 2.739665 1.950566 -0.675528 -2.867921 -0.574010 -0.529672 1.024406 1.094620 -2.534081 -2.347507 0.263301 -0.898915 -0.872547 1.909433 0.004602 -1.373848 -0.062474 -2.031521
wb_dma_ch_rf/wire_ch_am0_we 0.214609 -0.829735 -0.083998 0.795528 -1.276934 0.766583 -1.111724 -1.328303 1.425851 0.799828 1.610949 2.218504 0.641268 2.260683 -0.748430 0.498255 -0.636923 -1.531797 -0.154401 -1.397069
wb_dma_ch_rf/always_25 -1.777343 0.542886 -0.589315 -1.908215 2.366044 -1.483006 -0.507263 2.537863 -0.892620 -0.207027 -1.128317 1.232491 0.924468 -0.915657 1.566616 2.311930 0.309555 1.035927 0.498190 1.279043
wb_dma/wire_dma_rest 1.072242 0.317115 -2.192972 -0.265885 -1.066560 0.541822 0.827215 0.420840 -1.525448 0.674262 0.334593 2.275780 -0.753192 0.019166 -2.090488 0.041532 -0.056369 -0.146265 0.841004 -0.324782
wb_dma_wb_mast/input_mast_adr -2.821186 -1.042145 -0.039396 1.714299 -0.241801 0.936380 1.299537 0.371589 1.186025 -0.918973 -0.568349 -1.698084 2.092909 0.639724 -0.787535 -1.458342 -1.587485 -0.556464 -2.445772 1.422261
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.547261 0.467041 0.136836 -1.674853 -1.163526 -1.673911 0.837871 0.130405 -1.237396 -0.296843 0.383907 -1.358157 -3.206469 -0.897466 0.053167 0.396165 3.557101 1.282385 -0.943964 -0.730235
wb_dma_ch_sel/always_44/case_1 -0.910233 -2.778344 -0.722265 -0.132751 -0.463905 -7.380181 -0.978187 1.153032 -2.294885 -0.402273 0.371672 -1.075874 -3.757077 -1.934212 -4.124969 1.028116 2.651016 -0.169307 0.536932 3.899194
wb_dma/wire_ch0_am0 0.228152 -0.916747 -0.082837 0.822526 -1.261535 0.721925 -1.115417 -1.272674 1.464310 0.743578 1.653290 2.262371 0.624989 2.307474 -0.767027 0.528277 -0.690124 -1.491021 -0.077806 -1.285892
wb_dma/wire_ch0_am1 -0.725959 -0.257756 1.233652 -1.839510 1.756250 -0.647231 -0.371575 2.203526 1.681533 0.469106 -0.644838 0.801628 1.578858 -1.293338 1.115343 1.872883 1.069948 0.415873 0.970285 -0.589066
wb_dma_ch_rf/always_19/if_1 1.881928 0.332915 -0.459347 0.387301 1.366366 0.902606 -1.265279 -0.780620 -1.721443 0.761917 -0.032238 0.408006 1.206566 0.601445 1.196367 1.359524 -2.260448 -0.497054 1.761914 1.706995
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.377080 -2.549403 -1.073871 -0.394002 -0.113809 -6.003209 -2.351102 0.530534 -1.401061 2.031664 0.710186 1.837958 -1.838966 2.104993 -3.787922 1.859848 1.290729 -1.372975 1.670716 3.750223
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.588669 -1.559624 0.868217 1.034598 -4.422293 1.204201 -3.702692 -1.140175 0.083141 0.658194 -0.645502 -0.967068 -0.388594 2.983805 -5.648359 -0.184155 0.372981 -4.317367 1.037909 -1.749059
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.906595 0.279982 0.211994 0.339282 -1.768872 1.580523 -0.605220 -3.120102 -1.435969 -0.782801 1.649502 -3.409542 0.246091 -0.874040 -2.423410 3.044267 0.796211 -0.343223 -0.037677 -0.815239
wb_dma_de/always_3/if_1 -3.441100 -1.424537 1.445453 -0.984532 2.618156 2.020153 1.561171 3.410297 2.479600 -0.877217 -0.885977 -2.489804 3.190143 -0.594104 -0.502473 -1.957684 0.506913 0.304605 -0.745180 1.697114
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.985548 1.132109 -0.770621 -0.177948 -0.791443 0.787348 -1.104149 0.460963 -1.194996 0.254758 0.605388 1.135795 0.354421 0.302694 1.808866 -2.394368 -1.249554 -0.167518 1.065370 0.678711
wb_dma_ch_rf/assign_16_ch_adr1_we -1.590587 -0.134830 0.637335 0.517588 1.499470 1.858982 0.574551 1.004930 -0.844809 -1.733982 -0.044820 -3.744568 -0.010593 -0.543825 -1.187941 -2.994747 0.123255 0.455814 0.514463 1.589215
wb_dma_wb_if/wire_wbm_data_o -2.301078 -0.308420 -0.830469 1.435523 1.038436 -0.148487 1.411514 -1.129720 0.117503 2.290994 0.507283 0.131165 2.599948 2.522108 -1.383322 -3.148020 -3.165752 0.603753 1.247811 5.329422
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.302325 1.551855 -0.054329 -1.403517 -2.287901 0.427217 -0.557859 0.745917 -0.311807 -0.052773 0.374848 1.148723 -1.506316 -1.550230 2.125751 -2.375592 1.544451 0.129710 -0.040060 -2.131026
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.333543 1.513032 3.047323 -1.483929 -0.015116 0.008551 1.876302 0.603799 2.902223 3.432159 -3.646732 -2.045659 0.938216 2.733180 -0.291942 0.315746 2.820359 -0.573778 -2.220097 -3.366405
wb_dma_ch_sel/always_48/case_1/stmt_1 -3.372406 -1.617450 -0.957518 -2.472013 -0.002076 -1.163451 4.262389 3.670969 0.903742 0.241164 -1.333495 -2.038390 0.249750 -2.101871 -5.700413 0.147908 4.957234 0.139681 -4.076795 0.881339
wb_dma_ch_sel/always_48/case_1/stmt_2 -2.004289 1.115799 -0.748711 -0.178110 -0.770705 0.826475 -1.112260 0.471148 -1.170658 0.251772 0.635999 1.145857 0.384347 0.342115 1.882647 -2.431363 -1.262748 -0.177141 1.068695 0.660557
assert_wb_dma_ch_arb/input_grant0 -0.710490 0.674505 1.961183 -0.307987 -0.366821 -0.908230 0.090351 0.458378 1.879143 2.924229 -3.426235 -1.608368 1.617363 2.699427 -0.887857 0.033437 0.949014 -1.750950 -1.739527 -1.037570
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.970799 1.118902 -0.714826 -0.156390 -0.784642 0.803306 -1.071632 0.484981 -1.086625 0.249955 0.610969 1.119453 0.329098 0.310874 1.824561 -2.374247 -1.185574 -0.184220 1.004503 0.586019
wb_dma_ch_pri_enc/wire_pri18_out -0.272854 1.493912 0.063397 -1.336132 -2.297071 0.396900 -0.563704 0.735645 -0.196612 -0.022483 0.260660 1.090021 -1.493613 -1.538263 2.108909 -2.323519 1.543603 0.082825 -0.073571 -2.221170
wb_dma_de/assign_6_adr0_cnt_next 0.649661 0.465878 -0.006491 -0.891482 1.534541 0.038222 -0.991981 0.659483 -0.010544 1.994094 -1.182106 1.346779 1.422700 2.321084 0.798223 0.569542 -0.961981 -0.186409 1.775773 1.269183
wb_dma_ch_rf/reg_ch_err -1.389718 1.188938 2.112786 -0.166879 -2.931526 -3.060652 -0.329116 0.850492 2.167641 2.060101 -1.682155 0.523240 -0.866989 -0.546464 0.248511 -1.061812 2.095862 -0.963719 -0.585423 -3.729403
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.109629 0.931226 1.180417 -1.091366 0.329387 0.851446 1.826653 0.132724 1.208616 0.629341 -0.439342 -0.487076 -0.601719 0.076184 0.652775 0.330714 1.880501 1.105219 -0.561907 -2.515833
wb_dma_wb_slv/input_wb_addr_i -0.878665 0.782650 -4.580162 2.788363 -0.758272 -2.885476 -3.424413 -0.159186 -4.184487 -0.252475 -2.250809 0.736074 0.683256 -0.720076 -1.863703 -2.490093 -3.496515 -2.896910 -0.907691 6.729603
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.967175 1.124778 -0.787761 -0.179902 -0.799873 0.810294 -1.074134 0.463026 -1.166613 0.235051 0.629619 1.167871 0.364396 0.327226 1.852029 -2.412389 -1.280992 -0.149815 1.085963 0.639791
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.986001 1.147015 -0.706167 -0.184290 -0.807950 0.788089 -1.079777 0.483340 -1.124659 0.258347 0.614653 1.123299 0.349157 0.289345 1.907462 -2.418510 -1.238178 -0.144738 1.020317 0.571540
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.909783 1.137332 -0.766069 -0.180422 -0.717230 0.831539 -1.054946 0.418115 -1.185185 0.217643 0.685222 1.115461 0.320759 0.288122 1.861712 -2.360098 -1.225231 -0.116159 1.049284 0.608982
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 3.043582 1.690775 0.090880 -1.351251 -0.190191 1.790407 -0.240407 -1.693440 -0.196336 1.822721 -2.755381 -1.198607 1.498116 0.480420 1.013410 2.628954 0.913300 -1.597238 -3.462201 -1.033283
