

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Apr 19 23:16:26 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Generated 09/02/2023 GMT
    15                           ; 
    16                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _TRISBbits	set	3987
    49  0000                     _ADCON1	set	4033
    50  0000                     _SSPCON2	set	4037
    51  0000                     _SSPCON1bits	set	4038
    52  0000                     _SSPSTATbits	set	4039
    53  0000                     _OSCCON	set	4051
    54  0000                     _SSPBUF	set	4041
    55  0000                     _SSPADD	set	4040
    56                           
    57                           	psect	smallconst
    58  0000'                    __psmallconst:
    59                           	callstack 0
    60  0000' 00                 	db	0
    61  0001'                    STR_1:
    62  0001' 50                 	db	80	;'P'
    63  0002' 49                 	db	73	;'I'
    64  0003' 43                 	db	67	;'C'
    65  0004' 31                 	db	49	;'1'
    66  0005' 38                 	db	56	;'8'
    67  0006' 46                 	db	70	;'F'
    68  0007' 32                 	db	50	;'2'
    69  0008' 35                 	db	53	;'5'
    70  0009' 35                 	db	53	;'5'
    71  000A' 30                 	db	48	;'0'
    72  000B' 2F                 	db	47
    73  000C' 34                 	db	52	;'4'
    74  000D' 35                 	db	53	;'5'
    75  000E' 35                 	db	53	;'5'
    76  000F' 30                 	db	48	;'0'
    77  0010' 20                 	db	32
    78  0011' 00                 	db	0
    79  0012'                    STR_2:
    80  0012' 20                 	db	32
    81  0013' 20                 	db	32
    82  0014' 4C                 	db	76	;'L'
    83  0015' 43                 	db	67	;'C'
    84  0016' 44                 	db	68	;'D'
    85  0017' 20                 	db	32
    86  0018' 31                 	db	49	;'1'
    87  0019' 36                 	db	54	;'6'
    88  001A' 78                 	db	120	;'x'
    89  001B' 32                 	db	50	;'2'
    90  001C' 20                 	db	32
    91  001D' 32                 	db	50	;'2'
    92  001E' 30                 	db	48	;'0'
    93  001F' 78                 	db	120	;'x'
    94  0020' 34                 	db	52	;'4'
    95  0021' 20                 	db	32
    96  0022' 00                 	db	0
    97  0023' 00                 	db	0	; dummy byte at the end
    98  0000                     
    99                           ; #config settings
   100                           
   101                           	psect	cinit
   102  0000'                    __pcinit:
   103                           	callstack 0
   104  0000'                    start_initialization:
   105                           	callstack 0
   106  0000'                    __initialization:
   107                           	callstack 0
   108  0000'                    end_of_initialization:
   109                           	callstack 0
   110  0000'                    __end_of__initialization:
   111                           	callstack 0
   112  0000' 0E00'              	movlw	low (__Lsmallconst shr (0+16))
   113  0002' 6EF8               	movwf	tblptru,c
   114  0004' 0E00'              	movlw	high __Lsmallconst
   115  0006' 6EF7               	movwf	tblptrh,c
   116  0008' 0100               	movlb	0
   117  000A' EF00' F000'        	goto	_main	;jump to C main() function
   118                           
   119                           	psect	cstackCOMRAM
   120  0000'                    __pcstackCOMRAM:
   121                           	callstack 0
   122  0000'                    ??_main:
   123  0000'                    ?_LCD_I2C_WriteText:
   124                           	callstack 0
   125                           
   126                           ; 2 bytes @ 0x0
   127  0000'                    	ds	6
   128                           
   129 ;;
   130 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   131 ;;
   132 ;; *************** function _main *****************
   133 ;; Defined at:
   134 ;;		line 12 in file "PAI.c"
   135 ;; Parameters:    Size  Location     Type
   136 ;;		None
   137 ;; Auto vars:     Size  Location     Type
   138 ;;		None
   139 ;; Return value:  Size  Location     Type
   140 ;;                  1    wreg      void 
   141 ;; Registers used:
   142 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, bsr, status,2, status,0, pcl, pclath, pclatu, btemp, b
      +temp+1, btemp+2, btemp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, 
      +btemp+14, btemp+15, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, 
      +btemp+26, btemp+27, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, cs
      +tack
   143 ;; Tracked objects:
   144 ;;		On entry : 0/0
   145 ;;		On exit  : 0/0
   146 ;;		Unchanged: 0/0
   147 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   148 ;;      Params:         0       0       0       0       0       0       0       0       0
   149 ;;      Locals:         0       0       0       0       0       0       0       0       0
   150 ;;      Temps:          2       0       0       0       0       0       0       0       0
   151 ;;      Totals:         2       0       0       0       0       0       0       0       0
   152 ;;Total ram usage:        2 bytes
   153 ;; Hardware stack levels required when called: 1
   154 ;; This function calls:
   155 ;;		_LCD_I2C_Init
   156 ;;		_LCD_I2C_WriteText
   157 ;; This function is called by:
   158 ;;		Startup code after reset
   159 ;; This function uses a non-reentrant model
   160 ;;
   161                           
   162                           	psect	text0
   163  0000'                    __ptext0:
   164                           	callstack 0
   165  0000'                    _main:
   166                           	callstack 30
   167                           
   168                           ;PAI.c: 39: ADCON1 = 0x0F;
   169                           
   170                           ;incstack = 0
   171  0000' 0E0F               	movlw	15
   172  0002' 6EC1               	movwf	193,c	;volatile
   173                           
   174                           ;PAI.c: 40: OSCCON = 0x72;
   175  0004' 0E72               	movlw	114
   176  0006' 6ED3               	movwf	211,c	;volatile
   177                           
   178                           ;PAI.c: 42: LCD_I2C_Init();
   179  0008' EC00' F000'        	call	_LCD_I2C_Init	;wreg free
   180                           
   181                           ;PAI.c: 43: LCD_I2C_WriteText(0,0,"PIC18F2550/4550 ");
   182  000C' 0E00               	movlw	0
   183  000E' 6E00'              	movwf	(?_LCD_I2C_WriteText+1)^0,c
   184  0010' 0E00               	movlw	0
   185  0012' 6E00'              	movwf	?_LCD_I2C_WriteText^0,c
   186  0014' 0E00               	movlw	0
   187  0016' 6E00'              	movwf	(?_LCD_I2C_WriteText+3)^0,c
   188  0018' 0E00               	movlw	0
   189  001A' 6E00'              	movwf	(?_LCD_I2C_WriteText+2)^0,c
   190  001C' 0E00'              	movlw	low STR_1
   191  001E' 6E00'              	movwf	(?_LCD_I2C_WriteText+4)^0,c
   192  0020' 5000'              	movf	(?_LCD_I2C_WriteText+4)^0,w,c
   193  0022' A4D8               	btfss	status,2,c
   194  0024' 0E00'              	movlw	high __smallconst
   195  0026' 6E00'              	movwf	(?_LCD_I2C_WriteText+5)^0,c
   196  0028' EC00' F000'        	call	_LCD_I2C_WriteText	;wreg free
   197                           
   198                           ;PAI.c: 44: LCD_I2C_WriteText(1,0,"  LCD 16x2 20x4 ");
   199  002C' 0E00               	movlw	0
   200  002E' 6E00'              	movwf	(?_LCD_I2C_WriteText+1)^0,c
   201  0030' 0E01               	movlw	1
   202  0032' 6E00'              	movwf	?_LCD_I2C_WriteText^0,c
   203  0034' 0E00               	movlw	0
   204  0036' 6E00'              	movwf	(?_LCD_I2C_WriteText+3)^0,c
   205  0038' 0E00               	movlw	0
   206  003A' 6E00'              	movwf	(?_LCD_I2C_WriteText+2)^0,c
   207  003C' 0E00'              	movlw	low STR_2
   208  003E' 6E00'              	movwf	(?_LCD_I2C_WriteText+4)^0,c
   209  0040' 5000'              	movf	(?_LCD_I2C_WriteText+4)^0,w,c
   210  0042' A4D8               	btfss	status,2,c
   211  0044' 0E00'              	movlw	high __smallconst
   212  0046' 6E00'              	movwf	(?_LCD_I2C_WriteText+5)^0,c
   213  0048' EC00' F000'        	call	_LCD_I2C_WriteText	;wreg free
   214                           
   215                           ;PAI.c: 47: _delay((unsigned long)((2000)*(8000000L/4000.0)));
   216  004C' 0E15               	movlw	21
   217  004E' 6E00'              	movwf	(??_main+1)^0,c
   218  0050' 0E4B               	movlw	75
   219  0052' 6E00'              	movwf	??_main^0,c
   220  0054' 0EBE               	movlw	190
   221  0056'                    u17:
   222  0056' 2EE8               	decfsz	wreg,f,c
   223  0058' D7FE               	bra	u17
   224  005A' 2E00'              	decfsz	??_main^0,f,c
   225  005C' D7FC               	bra	u17
   226  005E' 2E00'              	decfsz	(??_main+1)^0,f,c
   227  0060' D7FA               	bra	u17
   228  0062' D000               	nop2	
   229  0064'                    l55:
   230  0064' D7FF               	goto	l55
   231  0066'                    __end_of_main:
   232                           	callstack 0
   233                           
   234                           	psect	rparam
   235  0000                     
   236                           	psect	idloc
   237                           
   238                           ;Config register IDLOC0 @ 0x200000
   239                           ;	unspecified, using default values
   240  200000                     	org	2097152
   241  200000  FF                 	db	255
   242                           
   243                           ;Config register IDLOC1 @ 0x200001
   244                           ;	unspecified, using default values
   245  200001                     	org	2097153
   246  200001  FF                 	db	255
   247                           
   248                           ;Config register IDLOC2 @ 0x200002
   249                           ;	unspecified, using default values
   250  200002                     	org	2097154
   251  200002  FF                 	db	255
   252                           
   253                           ;Config register IDLOC3 @ 0x200003
   254                           ;	unspecified, using default values
   255  200003                     	org	2097155
   256  200003  FF                 	db	255
   257                           
   258                           ;Config register IDLOC4 @ 0x200004
   259                           ;	unspecified, using default values
   260  200004                     	org	2097156
   261  200004  FF                 	db	255
   262                           
   263                           ;Config register IDLOC5 @ 0x200005
   264                           ;	unspecified, using default values
   265  200005                     	org	2097157
   266  200005  FF                 	db	255
   267                           
   268                           ;Config register IDLOC6 @ 0x200006
   269                           ;	unspecified, using default values
   270  200006                     	org	2097158
   271  200006  FF                 	db	255
   272                           
   273                           ;Config register IDLOC7 @ 0x200007
   274                           ;	unspecified, using default values
   275  200007                     	org	2097159
   276  200007  FF                 	db	255
   277                           
   278                           	psect	config
   279                           
   280                           ;Config register CONFIG1L @ 0x300000
   281                           ;	unspecified, using default values
   282                           ;	PLL Prescaler Selection bits
   283                           ;	PLLDIV = 0x0, unprogrammed default
   284                           ;	System Clock Postscaler Selection bits
   285                           ;	CPUDIV = 0x0, unprogrammed default
   286                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   287                           ;	USBDIV = 0x0, unprogrammed default
   288  300000                     	org	3145728
   289  300000  00                 	db	0
   290                           
   291                           ;Config register CONFIG1H @ 0x300001
   292                           ;	Oscillator Selection bits
   293                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   294                           ;	Fail-Safe Clock Monitor Enable bit
   295                           ;	FCMEN = 0x0, unprogrammed default
   296                           ;	Internal/External Oscillator Switchover bit
   297                           ;	IESO = 0x0, unprogrammed default
   298  300001                     	org	3145729
   299  300001  09                 	db	9
   300                           
   301                           ;Config register CONFIG2L @ 0x300002
   302                           ;	unspecified, using default values
   303                           ;	Power-up Timer Enable bit
   304                           ;	PWRT = 0x1, unprogrammed default
   305                           ;	Brown-out Reset Enable bits
   306                           ;	BOR = 0x3, unprogrammed default
   307                           ;	Brown-out Reset Voltage bits
   308                           ;	BORV = 0x3, unprogrammed default
   309                           ;	USB Voltage Regulator Enable bit
   310                           ;	VREGEN = 0x0, unprogrammed default
   311  300002                     	org	3145730
   312  300002  1F                 	db	31
   313                           
   314                           ;Config register CONFIG2H @ 0x300003
   315                           ;	Watchdog Timer Enable bit
   316                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   317                           ;	Watchdog Timer Postscale Select bits
   318                           ;	WDTPS = 0xF, unprogrammed default
   319  300003                     	org	3145731
   320  300003  1E                 	db	30
   321                           
   322                           ; Padding undefined space
   323  300004                     	org	3145732
   324  300004  FF                 	db	255
   325                           
   326                           ;Config register CONFIG3H @ 0x300005
   327                           ;	unspecified, using default values
   328                           ;	CCP2 MUX bit
   329                           ;	CCP2MX = 0x1, unprogrammed default
   330                           ;	PORTB A/D Enable bit
   331                           ;	PBADEN = 0x1, unprogrammed default
   332                           ;	Low-Power Timer 1 Oscillator Enable bit
   333                           ;	LPT1OSC = 0x0, unprogrammed default
   334                           ;	MCLR Pin Enable bit
   335                           ;	MCLRE = 0x1, unprogrammed default
   336  300005                     	org	3145733
   337  300005  83                 	db	131
   338                           
   339                           ;Config register CONFIG4L @ 0x300006
   340                           ;	Stack Full/Underflow Reset Enable bit
   341                           ;	STVREN = 0x1, unprogrammed default
   342                           ;	Single-Supply ICSP Enable bit
   343                           ;	LVP = OFF, Single-Supply ICSP disabled
   344                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   345                           ;	ICPRT = 0x0, unprogrammed default
   346                           ;	Extended Instruction Set Enable bit
   347                           ;	XINST = 0x0, unprogrammed default
   348                           ;	Background Debugger Enable bit
   349                           ;	DEBUG = 0x1, unprogrammed default
   350  300006                     	org	3145734
   351  300006  81                 	db	129
   352                           
   353                           ; Padding undefined space
   354  300007                     	org	3145735
   355  300007  FF                 	db	255
   356                           
   357                           ;Config register CONFIG5L @ 0x300008
   358                           ;	unspecified, using default values
   359                           ;	Code Protection bit
   360                           ;	CP0 = 0x1, unprogrammed default
   361                           ;	Code Protection bit
   362                           ;	CP1 = 0x1, unprogrammed default
   363                           ;	Code Protection bit
   364                           ;	CP2 = 0x1, unprogrammed default
   365                           ;	Code Protection bit
   366                           ;	CP3 = 0x1, unprogrammed default
   367  300008                     	org	3145736
   368  300008  0F                 	db	15
   369                           
   370                           ;Config register CONFIG5H @ 0x300009
   371                           ;	unspecified, using default values
   372                           ;	Boot Block Code Protection bit
   373                           ;	CPB = 0x1, unprogrammed default
   374                           ;	Data EEPROM Code Protection bit
   375                           ;	CPD = 0x1, unprogrammed default
   376  300009                     	org	3145737
   377  300009  C0                 	db	192
   378                           
   379                           ;Config register CONFIG6L @ 0x30000A
   380                           ;	unspecified, using default values
   381                           ;	Write Protection bit
   382                           ;	WRT0 = 0x1, unprogrammed default
   383                           ;	Write Protection bit
   384                           ;	WRT1 = 0x1, unprogrammed default
   385                           ;	Write Protection bit
   386                           ;	WRT2 = 0x1, unprogrammed default
   387                           ;	Write Protection bit
   388                           ;	WRT3 = 0x1, unprogrammed default
   389  30000A                     	org	3145738
   390  30000A  0F                 	db	15
   391                           
   392                           ;Config register CONFIG6H @ 0x30000B
   393                           ;	unspecified, using default values
   394                           ;	Configuration Register Write Protection bit
   395                           ;	WRTC = 0x1, unprogrammed default
   396                           ;	Boot Block Write Protection bit
   397                           ;	WRTB = 0x1, unprogrammed default
   398                           ;	Data EEPROM Write Protection bit
   399                           ;	WRTD = 0x1, unprogrammed default
   400  30000B                     	org	3145739
   401  30000B  E0                 	db	224
   402                           
   403                           ;Config register CONFIG7L @ 0x30000C
   404                           ;	unspecified, using default values
   405                           ;	Table Read Protection bit
   406                           ;	EBTR0 = 0x1, unprogrammed default
   407                           ;	Table Read Protection bit
   408                           ;	EBTR1 = 0x1, unprogrammed default
   409                           ;	Table Read Protection bit
   410                           ;	EBTR2 = 0x1, unprogrammed default
   411                           ;	Table Read Protection bit
   412                           ;	EBTR3 = 0x1, unprogrammed default
   413  30000C                     	org	3145740
   414  30000C  0F                 	db	15
   415                           
   416                           ;Config register CONFIG7H @ 0x30000D
   417                           ;	unspecified, using default values
   418                           ;	Boot Block Table Read Protection bit
   419                           ;	EBTRB = 0x1, unprogrammed default
   420  30000D                     	org	3145741
   421  30000D  40                 	db	64
   422                           tosu	equ	0xFFF
   423                           tosh	equ	0xFFE
   424                           tosl	equ	0xFFD
   425                           stkptr	equ	0xFFC
   426                           pclatu	equ	0xFFB
   427                           pclath	equ	0xFFA
   428                           pcl	equ	0xFF9
   429                           tblptru	equ	0xFF8
   430                           tblptrh	equ	0xFF7
   431                           tblptrl	equ	0xFF6
   432                           tablat	equ	0xFF5
   433                           prodh	equ	0xFF4
   434                           prodl	equ	0xFF3
   435                           indf0	equ	0xFEF
   436                           postinc0	equ	0xFEE
   437                           postdec0	equ	0xFED
   438                           preinc0	equ	0xFEC
   439                           plusw0	equ	0xFEB
   440                           fsr0h	equ	0xFEA
   441                           fsr0l	equ	0xFE9
   442                           wreg	equ	0xFE8
   443                           indf1	equ	0xFE7
   444                           postinc1	equ	0xFE6
   445                           postdec1	equ	0xFE5
   446                           preinc1	equ	0xFE4
   447                           plusw1	equ	0xFE3
   448                           fsr1h	equ	0xFE2
   449                           fsr1l	equ	0xFE1
   450                           bsr	equ	0xFE0
   451                           indf2	equ	0xFDF
   452                           postinc2	equ	0xFDE
   453                           postdec2	equ	0xFDD
   454                           preinc2	equ	0xFDC
   455                           plusw2	equ	0xFDB
   456                           fsr2h	equ	0xFDA
   457                           fsr2l	equ	0xFD9
   458                           status	equ	0xFD8

Data Sizes:
    Strings     34
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                       _LCD_I2C_Init
                  _LCD_I2C_WriteText
 ---------------------------------------------------------------------------------
 (1) _LCD_I2C_WriteText                                    6     0      6       0
 ---------------------------------------------------------------------------------
 (1) _LCD_I2C_Init                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _LCD_I2C_Init
   _LCD_I2C_WriteText

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhhh        2C      0       0      21        0.0%
BITBIGSFRhhl         9      0       0      22        0.0%
BITBIGSFRhlh         3      0       0      23        0.0%
BITBIGSFRhll        2D      0       0      24        0.0%
BITBIGSFRl          33      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Apr 19 23:16:26 2023

         ??_LCD_I2C_Init 0000              _SSPSTATbits 0FC7                       l55 0064  
                     u17 0056                      wreg 0FE8                     STR_1 0001  
                   STR_2 0012                     _main 0000                     start 0000* 
           ___param_bank 0000                    ?_main 0000                    status 0FD8  
        __initialization 0000             __end_of_main 0066                   ??_main 0000  
          __activetblptr 0001        _LCD_I2C_WriteText 0000*      ?_LCD_I2C_WriteText 0000  
                 _ADCON1 0FC1      ??_LCD_I2C_WriteText 0000                   _OSCCON 0FD3  
                 _SSPADD 0FC8                   _SSPBUF 0FC9                   isa$std 0001  
           __mediumconst 0000*                  tblptrh 0FF7                   tblptru 0FF8  
             __accesstop 0000* __end_of__initialization 0000            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  _SSPCON2 0FC5                  __Hparam 0000  
                __Lparam 0000             _LCD_I2C_Init 0000*            __psmallconst 0000  
                __pcinit 0000                  __ramtop 0000*                 __ptext0 0000  
   end_of_initialization 0000                _TRISBbits 0F93      start_initialization 0000  
            __smallconst 0000*                __Hrparam 0000*                __Lrparam 0000* 
           __Lsmallconst 0000*                isa$xinst 0000            ?_LCD_I2C_Init 0000  
            _SSPCON1bits 0FC6  
