Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,335
design__instance__area,4773.69
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001010084743029438
power__switching__total,0.000020209186914144084
power__leakage__total,0.000001547072088214918
power__total,0.00012276472989469767
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2544367011320611
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2544367011320611
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1140520210556023
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.916627910630153
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.114052
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26096145427674017
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26096145427674017
timing__hold__ws__corner:nom_slow_1p08V_125C,0.624067926111103
timing__setup__ws__corner:nom_slow_1p08V_125C,9.73875407882073
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.624068
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.669993
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2569363128315473
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2569363128315473
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3057141293314381
timing__setup__ws__corner:nom_typ_1p20V_25C,10.479311937040583
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305714
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2544367011320611
clock__skew__worst_setup,0.2544367011320611
timing__hold__ws,0.1140520210556023
timing__setup__ws,9.73875407882073
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114052
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.669993
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,335
design__instance__area__stdcell,4773.69
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.164943
design__instance__utilization__stdcell,0.164943
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,9
design__instance__area__class:inverter,50.8032
design__instance__count__class:sequential_cell,33
design__instance__area__class:sequential_cell,1556.76
design__instance__count__class:multi_input_combinational_cell,185
design__instance__area__class:multi_input_combinational_cell,1718.24
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,91
design__instance__area__class:timing_repair_buffer,1320.88
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,8134.45
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,72
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,380
route__net__special,2
route__drc_errors__iter:0,94
route__wirelength__iter:0,8365
route__drc_errors__iter:1,52
route__wirelength__iter:1,8324
route__drc_errors__iter:2,50
route__wirelength__iter:2,8286
route__drc_errors__iter:3,8
route__wirelength__iter:3,8238
route__drc_errors__iter:4,0
route__wirelength__iter:4,8234
route__drc_errors,0
route__wirelength,8234
route__vias,1952
route__vias__singlecut,1952
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,189.11
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,41
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,41
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,41
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,41
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000734309
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000757438
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000125636
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000757438
design_powergrid__voltage__worst,0.00000757438
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000757438
design_powergrid__drop__worst__net:VPWR,0.00000734309
design_powergrid__voltage__worst__net:VGND,0.00000757438
design_powergrid__drop__worst__net:VGND,0.00000757438
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000141999999999999995691814247411599581027985550463199615478515625
ir__drop__worst,0.0000073400000000000000278401433850827828564433730207383632659912109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
