Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PWM_RegInterfacefifo_behav xil_defaultlib.tb_PWM_RegInterfacefifo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 9 for port 'o_duty_cycle' [/home/jam/Downloads/PWM/projectPWM_solution/code/project_1/project_1.srcs/sim_1/new/tb_PWM_RegInterfacefifo.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jam/Downloads/PWM/projectPWM_solution/code/project_1/project_1.srcs/sources_1/imports/code/PWM_RegInterfacefifo.v" Line 2. Module PWM_RegInterfacefifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jam/Downloads/PWM/projectPWM_solution/code/project_1/project_1.srcs/sources_1/imports/code/PWM_RegInterfacefifo.v" Line 2. Module PWM_RegInterfacefifo doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.PWM_RegInterfacefifo
Compiling module xil_defaultlib.tb_PWM_RegInterfacefifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PWM_RegInterfacefifo_behav
