// Seed: 3805513830
module module_0 (
    input id_0
);
  assign id_1 = 1'b0;
  reg   id_2 = (id_1 == 1);
  logic id_3;
  assign id_3 = id_0;
  assign id_1 = 1;
  always id_2 <= id_1;
endmodule
