<!-- PROJECT BANNER -->
<p align="center">
  <img src="./assets/logo.png" alt="RiseEdge Logo" width="280"/>
</p>

<h2 align="center">SPI Protocol Verification Environment (SystemVerilog UVM)</h2>

<p align="center">
  <!-- <a href="https://www.edaplayground.com/x/Eg62"><b>▶ Run on EDA Playground</b></a><br> -->
  <img src="https://img.shields.io/badge/Language-SystemVerilog-blue.svg"/>
  <img src="https://img.shields.io/badge/Methodology-UVM%201.2-green.svg"/>
  <img src="https://img.shields.io/badge/Simulator-VCS%2FEDAPlayground-orange.svg"/>
</p>


## Project Overview

This repository contains a **UVM-based verification testbench** for the **SPI (Serial Peripheral Interface)** protocol.  
The environment verifies **full-duplex serial communication** between the SPI master and slave, ensuring data correctness across all **SPI modes (0–3)** defined by `CPOL` and `CPHA`.

This SPI bench is part of the **RiseEdge UVM Verification Catalog**, which builds reusable, modular environments for SoC protocols — including **JTAG**, **APB**, **AHB**, and **AXI**.

## SPI Protocol Summary

**SPI (Serial Peripheral Interface)** is a synchronous serial communication protocol used for short-distance data transfer between a master and multiple slaves.

| Signal | Direction | Description |
|---------|------------|-------------|
| **SCLK** | Master → Slave | Serial clock |
| **MOSI** | Master → Slave | Master-out, slave-in data line |
| **MISO** | Slave → Master | Master-in, slave-out data line |
| **SS** / **CS** | Master → Slave | Chip select (active low) |

### SPI Modes
SPI defines four modes based on Clock Polarity (**CPOL**) and Clock Phase (**CPHA**):

| Mode | CPOL | CPHA | Sampling Edge | Shift Edge |
|------|------|------|----------------|-------------|
| 0 | 0 | 0 | Rising | Falling |
| 1 | 0 | 1 | Falling | Rising |
| 2 | 1 | 0 | Falling | Rising |
| 3 | 1 | 1 | Rising | Falling |


## Example UVM Log

```

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   24
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[SPI-SB]     2
[SPI_DRV_RUN:]     2
[SPI_SB_MOSI_MSB:]     1
[SPI_SB_REPORT:]     2
[SPI_SB_RXD_0]     2
[SPI_SB_RXD_1]     2
[SPI_SB_RXD_2]     2
[SPI_SB_RXD_3]     6
[SPI_SB_TX]     6
[SPI_SB_TXD]     2
[TEST_DONE]     1
[UVM/RELNOTES]     1
[UVMTOP]     1

$finish called from file "/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/base/uvm_root.svh", line 527.
$finish at simulation time             50705000
"apb_if.sv", 57: hdl_top.APB.COVER_PSEL, 25352 attempts, 25349 match
           V C S   S i m u l a t i o n   R e p o r t 
Time: 507050000 ps
CPU Time:      0.700 seconds;       Data structure size:   0.4Mb

````

## How to Run

<!-- ### Run Online
**EDA Playground Link:** [https://www.edaplayground.com/x/Eg62](https://www.edaplayground.com/x/Eg62)
1. Open the link  
2. Choose **SystemVerilog + UVM 1.2**  
3. Click **Run**  
4. Check the simulation transcript and waveform   -->

### Run Locally
```bash
# Compile
vlog *.sv
# Simulate
vsim -c tb_top -do "run -all; quit"
````

## Future Extensions

* Add **multi-slave support** (with dynamic SS control)
* Integrate **functional coverage** and **assertion checks**
* Include **loopback tests** and **timing error detection**
* Extend for **Quad-SPI (QSPI)** and **dual data rate modes**
* Develop **Python-based cocotb comparison bench**

## Tools & Environment

| Component   | Version                                                           |
| ----------- | ----------------------------------------------------------------- |
| Language    | SystemVerilog (IEEE 1800-2017)                                    |
| Methodology | UVM 1.2                                                           |
| Simulator   | VCS  / EDA Playground                                             |
| Platform    | Linux / Windows                                                   |
| Author      | RiseEdge                                                          |

## References

* Motorola SPI Protocol Specification
* Accellera UVM 1.2 User Guide
* Verification Academy SPI Tutorials
* Doulos Verification Training Resources

<p align="center">
  <b>© 2025 RiseEdge Verification Catalog</b><br>
</p>
