clockevent	,	V_106
sh_cmt_write32	,	F_7
pm_genpd_syscore_poweron	,	F_48
of_match_node	,	F_81
shift	,	V_87
"ch%u: registration failed\n"	,	L_11
delta	,	V_55
sh_cmt_clock_event_resume	,	F_63
sh_cmt_probe	,	F_92
dev_pm_syscore_device	,	F_23
platform_driver_unregister	,	F_103
dev	,	V_33
"ch%u: used for oneshot clock events\n"	,	L_7
sh_cmt_read32	,	F_3
clocksource_register_hz	,	F_52
div_sc	,	F_55
unlikely	,	F_17
timer_bit	,	V_28
CLOCK_EVT_MODE_PERIODIC	,	V_94
pm_runtime_put	,	F_30
FLAG_IRQCONTEXT	,	V_61
raw	,	V_74
request_irq	,	F_67
sh_cmt_clock_event_start	,	F_54
next_match_value	,	V_48
"failed to remap I/O memory\n"	,	L_13
SH_CMT_32BIT	,	V_113
delay	,	V_49
sh_cmt_channel	,	V_4
NSEC_PER_SEC	,	V_89
of_node	,	V_123
GFP_KERNEL	,	V_144
ioremap_nocache	,	F_75
ced	,	V_63
SH_CMT_48BIT	,	V_114
err_unmap	,	V_146
sh_cmt_device	,	V_110
IRQF_TIMER	,	V_96
set_next_event	,	V_104
sh_cmt_parse_dt	,	F_77
device_node	,	V_121
clocksource	,	V_72
sh_cmt_map_memory	,	F_73
of_property_read_u32	,	F_78
SH_CMT32_CMCSR_CKS_RCLK8	,	V_43
CLOCK_EVT_FEAT_PERIODIC	,	V_100
sh_cmt_get_counter	,	F_16
EBUSY	,	V_147
sh_cmt_info	,	V_137
IRQF_IRQPOLL	,	V_97
cpumask	,	V_102
resume	,	V_82
iowrite16	,	F_6
ch	,	V_5
cfg	,	V_134
f	,	V_71
sh_cmt_interrupt	,	F_35
"ch%u: used for periodic clock events\n"	,	L_6
err_clk_unprepare	,	V_141
irq	,	V_56
has_clocksource	,	V_108
i	,	V_126
k	,	V_30
pm_runtime_get_sync	,	F_22
sh_cmt_clocksource_enable	,	F_41
clock_event_mode	,	V_93
ioread32	,	F_4
cs	,	V_73
SH_CMT16_CMCSR_CKS512	,	V_39
sh_cmt_remove	,	F_99
cycle_t	,	T_3
sh_cmt_clock_event_next	,	F_58
max_match_value	,	V_53
absolute	,	V_46
v1	,	V_19
v2	,	V_20
v3	,	V_21
platform_device	,	V_125
num_channels	,	V_142
sh_cmt_start	,	F_36
__iomem	,	T_1
"renesas,channels-mask"	,	L_14
features	,	V_99
clockevent_delta2ns	,	F_56
read_control	,	V_9
SH_CMT_48BIT_GEN2	,	V_116
is_early_platform_device	,	F_94
iostart	,	V_6
platform_get_irq	,	F_66
info	,	V_8
read_count	,	V_14
event_handler	,	V_66
sh_cmt_setup	,	F_79
ret	,	V_31
"missing platform data\n"	,	L_15
iowrite32	,	F_8
"ch%u: cannot enable clock\n"	,	L_1
CLOCK_EVT_MODE_UNUSED	,	V_95
has_clockevent	,	V_107
SH_CMT_16BIT	,	V_112
raw_spin_lock_init	,	F_72
overflow_bit	,	V_24
clk_get_rate	,	F_26
ETIMEDOUT	,	V_44
IRQF_NOBALANCING	,	V_98
channels	,	V_143
name	,	V_76
platform_get_resource	,	F_74
total_cycles	,	V_60
"ch%u: delta out of range\n"	,	L_4
hwidx	,	V_109
clockevents_register_device	,	F_69
iounmap	,	F_90
has_wrapped	,	V_18
sh_cmt_clock_event_mode	,	F_57
err_clk_put	,	V_140
BUG_ON	,	F_59
dev_err	,	F_25
offs	,	V_2
FLAG_SKIPEVENT	,	V_52
FLAG_CLOCKSOURCE	,	V_59
rate	,	V_29
hw_channels	,	V_124
kzalloc	,	F_86
now	,	V_50
of_device_id	,	V_128
mask	,	V_83
max_delta_ns	,	V_90
start	,	V_25
new_match	,	V_47
CMCSR	,	V_13
match_value	,	V_54
channels_mask	,	V_139
sh_cmt_clocksource_resume	,	F_47
clk_unprepare	,	F_62
sh_cmt_exit	,	F_102
sh_cmt_clock_event_program_verify	,	F_31
cpu_possible_mask	,	V_103
sh_timer_config	,	V_133
sh_cmt_write16	,	F_5
sh_cmt_register_clockevent	,	F_65
clk_disable	,	F_28
sh_cmt_init	,	F_100
base	,	V_1
ENOMEM	,	V_145
mult	,	V_88
"cannot get clock\n"	,	L_17
dev_info	,	F_51
sh_cmt_read_cmcsr	,	F_11
raw_spin_unlock_irqrestore	,	F_20
CLOCK_EVT_MODE_ONESHOT	,	V_65
HZ	,	V_92
enable	,	V_79
clk_put	,	F_91
write_count	,	V_16
lock	,	V_27
model	,	V_111
SH_CMT32_CMCSR_CMR_IRQ	,	V_42
id	,	V_129
"ch%u: cannot clear CMCNT\n"	,	L_2
likely	,	F_60
clk	,	V_34
"failed to get I/O memory\n"	,	L_12
SH_CMT32_CMCSR_CMM	,	V_40
clk_enable	,	F_24
index	,	V_35
IRQ_HANDLED	,	V_68
set_mode	,	V_105
sh_cmt_write_cmstr	,	F_10
pm_genpd_syscore_poweroff	,	F_46
sh_cmt_enable	,	F_21
platform_device_id	,	V_135
err1	,	V_45
flag	,	V_69
err0	,	V_36
kfree	,	F_89
periodic	,	V_86
sh_cmt_register	,	F_70
flags	,	V_26
cmt	,	V_7
CMCNT	,	V_15
out	,	V_70
__clocksource_updatefreq_hz	,	F_43
__sh_cmt_set_next	,	F_33
sh_cmt_clocksource_disable	,	F_44
id_entry	,	V_136
CMCOR	,	V_17
clock_event_device	,	V_85
sh_cmt_write_cmcsr	,	F_12
"ch%u: failed to request irq %d\n"	,	L_9
sh_cmt_of_table	,	V_130
disable	,	V_80
clk_prepare	,	F_64
ced_to_sh_cmt	,	F_53
width	,	V_37
__init	,	T_4
__exit	,	T_5
udelay	,	F_27
sh_cmt_read_cmstr	,	F_9
cs_to_sh_cmt	,	F_38
CLOCK_EVT_FEAT_ONESHOT	,	V_101
sh_cmt_register_clocksource	,	F_49
data	,	V_131
IS_ENABLED	,	F_80
rating	,	V_77
FLAG_CLOCKEVENT	,	V_62
hweight8	,	F_85
mode	,	V_64
pdev	,	V_32
SH_CMT16_CMCSR_CMIE	,	V_38
"ch%u: used as clock source\n"	,	L_5
ioread16	,	F_2
sh_cmt_clock_event_suspend	,	F_61
suspend	,	V_81
write_control	,	V_11
o1	,	V_22
o2	,	V_23
read	,	V_78
SH_CMT_32BIT_FAST	,	V_115
resource	,	V_117
sh_cmt_disable	,	F_29
CLOCK_SOURCE_IS_CONTINUOUS	,	V_84
platform_driver_register	,	F_101
PTR_ERR	,	F_84
sh_cmt_device_driver	,	V_148
cs_enabled	,	V_75
ffs	,	F_87
sh_cmt_read_cmcnt	,	F_13
raw_spin_lock_irqsave	,	F_19
"fck"	,	L_16
pm_runtime_idle	,	F_97
platform_set_drvdata	,	F_88
np	,	V_122
platform_get_drvdata	,	F_93
ENXIO	,	V_120
mapbase	,	V_10
sh_cmt_set_next	,	F_34
sh_cmt_start_stop_ch	,	F_18
sh_cmt_clocksource_read	,	F_40
driver_data	,	V_138
"ch%u: too long delay\n"	,	L_3
pm_runtime_set_active	,	F_95
CONFIG_OF	,	V_127
mem	,	V_118
sh_cmt_clocksource_suspend	,	F_45
pm_runtime_irq_safe	,	F_98
sh_cmt_read16	,	F_1
IORESOURCE_MEM	,	V_119
value	,	V_3
clk_get	,	F_82
pm_runtime_enable	,	F_96
dev_name	,	F_68
sh_cmt_setup_channel	,	F_71
"kept as earlytimer\n"	,	L_18
ioctrl	,	V_12
irqreturn_t	,	T_2
"ch%u: used for clock events\n"	,	L_10
sh_cmt_write_cmcor	,	F_15
dev_warn	,	F_32
WARN_ON	,	F_42
dev_id	,	V_57
resource_size	,	F_76
clear_bits	,	V_58
container_of	,	F_39
min_delta_ns	,	V_91
"ch%u: failed to get irq\n"	,	L_8
sh_cmt_stop	,	F_37
sh_cmt_write_cmcnt	,	F_14
FLAG_REPROGRAM	,	V_51
SH_CMT32_CMCSR_CMTOUT_IE	,	V_41
platform_data	,	V_132
CLOCKSOURCE_MASK	,	F_50
CLOCK_EVT_MODE_SHUTDOWN	,	V_67
IS_ERR	,	F_83
