<stg><name>swap_conditional</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %iswap_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %iswap)

]]></Node>
<StgValue><ssdm name="iswap_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %swap_cast = select i1 %iswap_read, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="swap_cast"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_1 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_2 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [19 x i64]* %a, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
:2  %a_load = load i64* %a_addr, align 8

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %b_addr = getelementptr [19 x i64]* %b, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
:5  %b_load = load i64* %b_addr, align 8

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
:2  %a_load = load i64* %a_addr, align 8

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp = trunc i64 %a_load to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
:5  %b_load = load i64* %b_addr, align 8

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:6  %tmp_3 = trunc i64 %b_load to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5 = xor i32 %tmp_3, %tmp

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %x = and i32 %tmp_5, %swap_cast

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = xor i32 %x, %tmp

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
:10  %tmp_7 = sext i32 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:11  store i64 %tmp_7, i64* %a_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_9 = xor i32 %tmp_3, %x

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
:13  %tmp_s = sext i32 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:14  store i64 %tmp_s, i64* %b_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="a" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="36" name="b" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="iswap" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="iswap"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i1" to="iswap_read" fromId="38" toId="4">
</dataflow>
<dataflow id="40" from="iswap" to="iswap_read" fromId="37" toId="4">
</dataflow>
<dataflow id="41" from="iswap_read" to="swap_cast" fromId="4" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_42" to="swap_cast" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="swap_cast" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="i" fromId="46" toId="7">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="48" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="49" from="i_1" to="i" fromId="10" toId="7">
<BackEdge/>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="50" from="StgValue_30" to="i" fromId="30" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="51" from="i" to="tmp_1" fromId="7" toId="8">
</dataflow>
<dataflow id="53" from="StgValue_52" to="tmp_1" fromId="52" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="empty" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_56" to="empty" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_56" to="empty" fromId="56" toId="9">
</dataflow>
<dataflow id="60" from="i" to="i_1" fromId="7" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="i_1" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="tmp_1" to="StgValue_11" fromId="8" toId="11">
</dataflow>
<dataflow id="64" from="i" to="tmp_2" fromId="7" toId="12">
</dataflow>
<dataflow id="65" from="a" to="a_addr" fromId="35" toId="13">
</dataflow>
<dataflow id="67" from="StgValue_66" to="a_addr" fromId="66" toId="13">
</dataflow>
<dataflow id="68" from="tmp_2" to="a_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="69" from="a_addr" to="a_load" fromId="13" toId="14">
</dataflow>
<dataflow id="70" from="b" to="b_addr" fromId="36" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_66" to="b_addr" fromId="66" toId="15">
</dataflow>
<dataflow id="72" from="tmp_2" to="b_addr" fromId="12" toId="15">
</dataflow>
<dataflow id="73" from="b_addr" to="b_load" fromId="15" toId="16">
</dataflow>
<dataflow id="74" from="a_addr" to="a_load" fromId="13" toId="18">
</dataflow>
<dataflow id="75" from="a_load" to="tmp" fromId="18" toId="19">
</dataflow>
<dataflow id="76" from="b_addr" to="b_load" fromId="15" toId="20">
</dataflow>
<dataflow id="77" from="b_load" to="tmp_3" fromId="20" toId="21">
</dataflow>
<dataflow id="78" from="tmp_3" to="tmp_5" fromId="21" toId="22">
</dataflow>
<dataflow id="79" from="tmp" to="tmp_5" fromId="19" toId="22">
</dataflow>
<dataflow id="80" from="tmp_5" to="x" fromId="22" toId="23">
</dataflow>
<dataflow id="81" from="swap_cast" to="x" fromId="5" toId="23">
</dataflow>
<dataflow id="82" from="x" to="tmp_6" fromId="23" toId="24">
</dataflow>
<dataflow id="83" from="tmp" to="tmp_6" fromId="19" toId="24">
</dataflow>
<dataflow id="84" from="tmp_6" to="tmp_7" fromId="24" toId="25">
</dataflow>
<dataflow id="85" from="tmp_7" to="StgValue_26" fromId="25" toId="26">
</dataflow>
<dataflow id="86" from="a_addr" to="StgValue_26" fromId="13" toId="26">
</dataflow>
<dataflow id="87" from="tmp_3" to="tmp_9" fromId="21" toId="27">
</dataflow>
<dataflow id="88" from="x" to="tmp_9" fromId="23" toId="27">
</dataflow>
<dataflow id="89" from="tmp_9" to="tmp_s" fromId="27" toId="28">
</dataflow>
<dataflow id="90" from="tmp_s" to="StgValue_29" fromId="28" toId="29">
</dataflow>
<dataflow id="91" from="b_addr" to="StgValue_29" fromId="15" toId="29">
</dataflow>
<dataflow id="92" from="tmp_1" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
