// Seed: 2026945607
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9,
    output tri id_10,
    input tri0 id_11,
    input wire id_12,
    input supply0 id_13,
    input uwire id_14,
    output wand id_15,
    input supply0 id_16
);
  assign id_10 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    output tri id_3,
    inout uwire id_4,
    input tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    output wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wire id_16,
    input tri0 id_17,
    output wand id_18,
    output wire id_19
);
  assign id_4 = 1 ? 1 : id_9;
  module_0(
      id_15,
      id_14,
      id_2,
      id_4,
      id_4,
      id_6,
      id_18,
      id_9,
      id_15,
      id_9,
      id_12,
      id_5,
      id_10,
      id_6,
      id_16,
      id_8,
      id_9
  );
  assign id_3 = 1;
endmodule
