-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.9
-- input : test.ari
-- input : a_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

use work.pck_types.all;

entity test is
  port (
        second : out std_logic_vector(((4))  - 1 downto 0)
       );
end test;
