
*** Running vivado
    with args -log FSM_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FSM_top.tcl -notrace
Command: synth_design -top FSM_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 334.992 ; gain = 99.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_top' [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/FSM_top.vhd:21]
	Parameter startRepeatDelay bound to: 2000 - type: integer 
	Parameter repeatInterval bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'ButtonPulser' declared at 'C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:8' bound to instance 'pulser' of component 'ButtonPulser' [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/FSM_top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ButtonPulser' [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:27]
	Parameter startRepeatDelay bound to: 2000 - type: integer 
	Parameter repeatInterval bound to: 500 - type: integer 
	Parameter outputFreq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ClockGen' declared at 'C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:8' bound to instance 'buttonPulserClock' of component 'ClockGen' [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:53]
INFO: [Synth 8-638] synthesizing module 'ClockGen' [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:21]
	Parameter outputFreq bound to: 1000 - type: integer 
WARNING: [Synth 8-614] signal 'clockDividerInt' is read in the process but is not in the sensitivity list [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:35]
WARNING: [Synth 8-614] signal 'tempClk' is read in the process but is not in the sensitivity list [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (1#1) [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ButtonPulser' (2#1) [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ButtonPulser.vhd:27]
	Parameter outputFreq bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ClockGen' declared at 'C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/ClockGen.vhd:8' bound to instance 'channelSelectorClock' of component 'ClockGen' [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/FSM_top.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FSM_top' (3#1) [C:/GITs/VHDL_Kurssi-master/LABS_4_5/LABS_4_5.srcs/sources_1/imports/Desktop/FSM_top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.980 ; gain = 154.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.980 ; gain = 154.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.980 ; gain = 154.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
