Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 22:58:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_108_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.868ns (25.138%)  route 2.585ns (74.862%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 6.512 - 4.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 0.937ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.853ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=66156, routed)       2.013     3.048    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X155Y455       FDCE                                         r  Delay1No23_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y455       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.127 r  Delay1No23_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.941     4.068    Delay1No22_instance/Y_reg[33]_0[22]
    SLICE_X153Y386       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.190 r  Delay1No22_instance/geqOp_carry__0_i_13__6/O
                         net (fo=1, routed)           0.009     4.199    Sum10_5_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X153Y386       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.353 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.379    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X153Y387       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.431 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.268     4.699    Delay1No23_instance/CO[0]
    SLICE_X151Y389       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     4.809 f  Delay1No23_instance/shiftedFracY_d1[12]_i_4__6/O
                         net (fo=3, routed)           0.231     5.040    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X152Y388       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     5.079 f  Delay1No22_instance/shiftedFracY_d1[32]_i_9__6/O
                         net (fo=3, routed)           0.054     5.133    Delay1No22_instance/shiftedFracY_d1[32]_i_9__6_n_0
    SLICE_X152Y388       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     5.224 r  Delay1No22_instance/shiftedFracY_d1[45]_i_4__6/O
                         net (fo=31, routed)          0.419     5.643    Delay1No22_instance/shiftedFracY_d1_reg[45]
    SLICE_X155Y382       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.740 r  Delay1No22_instance/shiftedFracY_d1[15]_i_3__6/O
                         net (fo=4, routed)           0.309     6.049    Delay1No22_instance/shiftedFracY_d1_reg[8][0]
    SLICE_X153Y380       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     6.173 r  Delay1No22_instance/shiftedFracY_d1[3]_i_1__6/O
                         net (fo=2, routed)           0.328     6.501    Sum10_5_impl_instance/FPAddSubOp_instance/level4__0[3]
    SLICE_X152Y380       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=66156, routed)       1.771     6.512    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLICE_X152Y380       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/C
                         clock pessimism              0.386     6.898    
                         clock uncertainty           -0.035     6.863    
    SLICE_X152Y380       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.888    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  0.387    




