<stg><name>dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config11_mult>.0.0.0.0.0</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_28_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str70)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
hls_label_28_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
rewind_header:1  %w_index30 = phi i9 [ 0, %hls_label_28_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="w_index30"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:2  %in_index_0_i29 = phi i32 [ 0, %hls_label_28_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index_0_i29"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:3  %zext_ln139 = zext i9 %w_index30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:4  %outidx_addr = getelementptr [288 x i2]* @outidx, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="outidx_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i2* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:80  %w11_V_addr = getelementptr [288 x i3]* @w11_V, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="w11_V_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:81  %w11_V_load = load i3* %w11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReuseLoop_begin:88  %w_index = add i9 1, %w_index30

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:8  %in_index = add nsw i32 %in_index_0_i29, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:9  %icmp_ln154 = icmp sgt i32 %in_index, 71

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReuseLoop_end:12  %icmp_ln135 = icmp eq i9 %w_index30, -225

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit:5  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i2* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:6  %trunc_ln145 = trunc i32 %in_index_0_i29 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:7  %kernel_data_V_3_0_load = load i8* @kernel_data_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:8  %kernel_data_V_3_1_load = load i8* @kernel_data_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:9  %kernel_data_V_3_2_load = load i8* @kernel_data_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:10  %kernel_data_V_3_3_load = load i8* @kernel_data_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:11  %kernel_data_V_3_4_load = load i8* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:12  %kernel_data_V_3_5_load = load i8* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:13  %kernel_data_V_3_6_load = load i8* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:14  %kernel_data_V_3_7_load = load i8* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:15  %kernel_data_V_3_8_load = load i8* @kernel_data_V_3_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:16  %kernel_data_V_3_9_load = load i8* @kernel_data_V_3_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:17  %kernel_data_V_3_10_load = load i8* @kernel_data_V_3_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:18  %kernel_data_V_3_11_load = load i8* @kernel_data_V_3_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:19  %kernel_data_V_3_12_load = load i8* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:20  %kernel_data_V_3_13_load = load i8* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:21  %kernel_data_V_3_14_load = load i8* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:22  %kernel_data_V_3_15_load = load i8* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:23  %kernel_data_V_3_16_load = load i8* @kernel_data_V_3_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:24  %kernel_data_V_3_17_load = load i8* @kernel_data_V_3_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:25  %kernel_data_V_3_18_load = load i8* @kernel_data_V_3_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:26  %kernel_data_V_3_19_load = load i8* @kernel_data_V_3_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:27  %kernel_data_V_3_20_load = load i8* @kernel_data_V_3_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:28  %kernel_data_V_3_21_load = load i8* @kernel_data_V_3_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:29  %kernel_data_V_3_22_load = load i8* @kernel_data_V_3_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:30  %kernel_data_V_3_23_load = load i8* @kernel_data_V_3_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:31  %kernel_data_V_3_24_load = load i8* @kernel_data_V_3_24, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:32  %kernel_data_V_3_25_load = load i8* @kernel_data_V_3_25, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:33  %kernel_data_V_3_26_load = load i8* @kernel_data_V_3_26, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:34  %kernel_data_V_3_27_load = load i8* @kernel_data_V_3_27, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:35  %kernel_data_V_3_28_load = load i8* @kernel_data_V_3_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:36  %kernel_data_V_3_29_load = load i8* @kernel_data_V_3_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:37  %kernel_data_V_3_30_load = load i8* @kernel_data_V_3_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:38  %kernel_data_V_3_31_load = load i8* @kernel_data_V_3_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:39  %kernel_data_V_3_32_load = load i8* @kernel_data_V_3_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:40  %kernel_data_V_3_33_load = load i8* @kernel_data_V_3_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:41  %kernel_data_V_3_34_load = load i8* @kernel_data_V_3_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:42  %kernel_data_V_3_35_load = load i8* @kernel_data_V_3_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:43  %kernel_data_V_3_36_load = load i8* @kernel_data_V_3_36, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_36_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:44  %kernel_data_V_3_37_load = load i8* @kernel_data_V_3_37, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_37_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:45  %kernel_data_V_3_38_load = load i8* @kernel_data_V_3_38, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_38_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:46  %kernel_data_V_3_39_load = load i8* @kernel_data_V_3_39, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_39_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:47  %kernel_data_V_3_40_load = load i8* @kernel_data_V_3_40, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_40_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:48  %kernel_data_V_3_41_load = load i8* @kernel_data_V_3_41, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_41_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:49  %kernel_data_V_3_42_load = load i8* @kernel_data_V_3_42, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_42_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:50  %kernel_data_V_3_43_load = load i8* @kernel_data_V_3_43, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_43_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:51  %kernel_data_V_3_44_load = load i8* @kernel_data_V_3_44, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_44_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:52  %kernel_data_V_3_45_load = load i8* @kernel_data_V_3_45, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_45_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:53  %kernel_data_V_3_46_load = load i8* @kernel_data_V_3_46, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_46_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:54  %kernel_data_V_3_47_load = load i8* @kernel_data_V_3_47, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_47_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:55  %kernel_data_V_3_48_load = load i8* @kernel_data_V_3_48, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_48_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:56  %kernel_data_V_3_49_load = load i8* @kernel_data_V_3_49, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_49_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:57  %kernel_data_V_3_50_load = load i8* @kernel_data_V_3_50, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_50_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:58  %kernel_data_V_3_51_load = load i8* @kernel_data_V_3_51, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_51_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:59  %kernel_data_V_3_52_load = load i8* @kernel_data_V_3_52, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_52_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:60  %kernel_data_V_3_53_load = load i8* @kernel_data_V_3_53, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_53_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:61  %kernel_data_V_3_54_load = load i8* @kernel_data_V_3_54, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_54_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:62  %kernel_data_V_3_55_load = load i8* @kernel_data_V_3_55, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_55_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:63  %kernel_data_V_3_56_load = load i8* @kernel_data_V_3_56, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_56_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:64  %kernel_data_V_3_57_load = load i8* @kernel_data_V_3_57, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_57_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:65  %kernel_data_V_3_58_load = load i8* @kernel_data_V_3_58, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_58_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:66  %kernel_data_V_3_59_load = load i8* @kernel_data_V_3_59, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_59_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:67  %kernel_data_V_3_60_load = load i8* @kernel_data_V_3_60, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_60_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:68  %kernel_data_V_3_61_load = load i8* @kernel_data_V_3_61, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_61_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:69  %kernel_data_V_3_62_load = load i8* @kernel_data_V_3_62, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_62_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:70  %kernel_data_V_3_63_load = load i8* @kernel_data_V_3_63, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_63_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:71  %kernel_data_V_3_64_load = load i8* @kernel_data_V_3_64, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_64_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:72  %kernel_data_V_3_65_load = load i8* @kernel_data_V_3_65, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_65_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:73  %kernel_data_V_3_66_load = load i8* @kernel_data_V_3_66, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_66_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:74  %kernel_data_V_3_67_load = load i8* @kernel_data_V_3_67, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_67_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:75  %kernel_data_V_3_68_load = load i8* @kernel_data_V_3_68, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_68_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:76  %kernel_data_V_3_69_load = load i8* @kernel_data_V_3_69, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_69_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:77  %kernel_data_V_3_70_load = load i8* @kernel_data_V_3_70, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_70_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:78  %kernel_data_V_3_71_load = load i8* @kernel_data_V_3_71, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_71_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="7">
<![CDATA[
ReuseLoop_begin:79  %tmp = call i8 @_ssdm_op_Mux.ap_auto.72i8.i7(i8 %kernel_data_V_3_0_load, i8 %kernel_data_V_3_1_load, i8 %kernel_data_V_3_2_load, i8 %kernel_data_V_3_3_load, i8 %kernel_data_V_3_4_load, i8 %kernel_data_V_3_5_load, i8 %kernel_data_V_3_6_load, i8 %kernel_data_V_3_7_load, i8 %kernel_data_V_3_8_load, i8 %kernel_data_V_3_9_load, i8 %kernel_data_V_3_10_load, i8 %kernel_data_V_3_11_load, i8 %kernel_data_V_3_12_load, i8 %kernel_data_V_3_13_load, i8 %kernel_data_V_3_14_load, i8 %kernel_data_V_3_15_load, i8 %kernel_data_V_3_16_load, i8 %kernel_data_V_3_17_load, i8 %kernel_data_V_3_18_load, i8 %kernel_data_V_3_19_load, i8 %kernel_data_V_3_20_load, i8 %kernel_data_V_3_21_load, i8 %kernel_data_V_3_22_load, i8 %kernel_data_V_3_23_load, i8 %kernel_data_V_3_24_load, i8 %kernel_data_V_3_25_load, i8 %kernel_data_V_3_26_load, i8 %kernel_data_V_3_27_load, i8 %kernel_data_V_3_28_load, i8 %kernel_data_V_3_29_load, i8 %kernel_data_V_3_30_load, i8 %kernel_data_V_3_31_load, i8 %kernel_data_V_3_32_load, i8 %kernel_data_V_3_33_load, i8 %kernel_data_V_3_34_load, i8 %kernel_data_V_3_35_load, i8 %kernel_data_V_3_36_load, i8 %kernel_data_V_3_37_load, i8 %kernel_data_V_3_38_load, i8 %kernel_data_V_3_39_load, i8 %kernel_data_V_3_40_load, i8 %kernel_data_V_3_41_load, i8 %kernel_data_V_3_42_load, i8 %kernel_data_V_3_43_load, i8 %kernel_data_V_3_44_load, i8 %kernel_data_V_3_45_load, i8 %kernel_data_V_3_46_load, i8 %kernel_data_V_3_47_load, i8 %kernel_data_V_3_48_load, i8 %kernel_data_V_3_49_load, i8 %kernel_data_V_3_50_load, i8 %kernel_data_V_3_51_load, i8 %kernel_data_V_3_52_load, i8 %kernel_data_V_3_53_load, i8 %kernel_data_V_3_54_load, i8 %kernel_data_V_3_55_load, i8 %kernel_data_V_3_56_load, i8 %kernel_data_V_3_57_load, i8 %kernel_data_V_3_58_load, i8 %kernel_data_V_3_59_load, i8 %kernel_data_V_3_60_load, i8 %kernel_data_V_3_61_load, i8 %kernel_data_V_3_62_load, i8 %kernel_data_V_3_63_load, i8 %kernel_data_V_3_64_load, i8 %kernel_data_V_3_65_load, i8 %kernel_data_V_3_66_load, i8 %kernel_data_V_3_67_load, i8 %kernel_data_V_3_68_load, i8 %kernel_data_V_3_69_load, i8 %kernel_data_V_3_70_load, i8 %kernel_data_V_3_71_load, i7 %trunc_ln145)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:81  %w11_V_load = load i3* %w11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="w11_V_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:10  %select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="8">
<![CDATA[
ReuseLoop_begin:82  %sext_ln1116 = sext i8 %tmp to i11

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="3">
<![CDATA[
ReuseLoop_begin:83  %sext_ln1118 = sext i3 %w11_V_load to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ReuseLoop_begin:84  %r_V = mul i11 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_begin:85  %trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %r_V, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:7  %acc_0_V_020 = phi i8 [ 0, %hls_label_28_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_0_V_020"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:8  %acc_1_V_019 = phi i8 [ 0, %hls_label_28_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_1_V_019"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:9  %acc_2_V_018 = phi i8 [ 0, %hls_label_28_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_2_V_018"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:10  %acc_3_V_017 = phi i8 [ 0, %hls_label_28_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_3_V_017"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
ReuseLoop_begin:86  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %acc_0_V_020, i8 %acc_1_V_019, i8 %acc_2_V_018, i8 %acc_3_V_017, i2 %out_index)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop_begin:87  %acc_0_V = add i8 %tmp_7, %trunc_ln3

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_28_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:3  %res_0_V_write_assign28 = phi i8 [ 0, %hls_label_28_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign28"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:4  %res_1_V_write_assign26 = phi i8 [ 0, %hls_label_28_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign26"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:5  %res_2_V_write_assign24 = phi i8 [ 0, %hls_label_28_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign24"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
rewind_header:6  %res_3_V_write_assign22 = phi i8 [ 0, %hls_label_28_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign22"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:11  br i1 %do_init, label %hls_label_28_end, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_28_end:0  call void (...)* @_ssdm_op_SpecMemCore([288 x i3]* @w11_V, [1 x i8]* @p_str17, [12 x i8]* @p_str45, [1 x i8]* @p_str17, i32 -1, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="specmemcore_ln107"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_28_end:1  %empty_204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str70, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
hls_label_28_end:2  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_88_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="tmp_88_i"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
ReuseLoop_begin:89  switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_3_V_1 = phi i8 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_2_V_1 = phi i8 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_1_V_1 = phi i8 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_0_V_1 = phi i8 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:4  %p_0_37_i = phi i8 [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign22, %branch2.i ], [ %res_3_V_write_assign22, %branch1.i ], [ %res_3_V_write_assign22, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_37_i"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:5  %p_0_25_i = phi i8 [ %res_2_V_write_assign24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign24, %branch1.i ], [ %res_2_V_write_assign24, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_25_i"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:6  %p_0_13_i = phi i8 [ %res_1_V_write_assign26, %branch3.i ], [ %res_1_V_write_assign26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign26, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_13_i"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
ReuseLoop_end:7  %p_0_01_i = phi i8 [ %res_0_V_write_assign28, %branch3.i ], [ %res_0_V_write_assign28, %branch2.i ], [ %res_0_V_write_assign28, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="p_0_01_i"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str47, i32 %tmp_88_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:13  %empty_203 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:14  br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit:0  %mrv_i = insertvalue { i8, i8, i8, i8 } undef, i8 %p_0_01_i, 0

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit:1  %mrv_1_i = insertvalue { i8, i8, i8, i8 } %mrv_i, i8 %p_0_13_i, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit:2  %mrv_2_i = insertvalue { i8, i8, i8, i8 } %mrv_1_i, i8 %p_0_25_i, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit:3  %mrv_3_i = insertvalue { i8, i8, i8, i8 } %mrv_2_i, i8 %p_0_37_i, 3

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config11_mult>.0.0.0.0.0.exit:4  call void (...)* @_ssdm_op_Return({ i8, i8, i8, i8 } %mrv_3_i)

]]></Node>
<StgValue><ssdm name="return_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
