"""
–≠–º—É–ª—è—Ç–æ—Ä –¥–≤—É—Ö–∞–¥—Ä–µ—Å–Ω–æ–≥–æ RISC –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ —Å –∞—Ä—Ö–∏—Ç–µ–∫—Ç—É—Ä–æ–π –§–æ–Ω-–ù–µ–π–º–∞–Ω–∞
"""
from typing import List, Dict, Any, Optional, Tuple
from .models import ProcessorState, MemoryState, AddressingMode, InstructionField

class RISCProcessor:
    """–≠–º—É–ª—è—Ç–æ—Ä –¥–≤—É—Ö–∞–¥—Ä–µ—Å–Ω–æ–≥–æ RISC –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞"""
    
    def __init__(self, memory_size: int = 8192):
        self.memory_size = memory_size
        self.processor = ProcessorState()
        self.memory = MemoryState()
        self.memory.ram = [0] * memory_size
        self.labels = {}  # –ú–µ—Ç–∫–∏ –¥–ª—è –ø–µ—Ä–µ—Ö–æ–¥–æ–≤
        self.compiled_code = []
        self.source_code = ""
        
        # –ü—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–∏—Å—Ç–µ–º—ã —Ñ–∞–∑ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        self._current_instruction_line = None
        self._current_instruction = None
        self._current_operands = None
        
        # –°–∏—Å—Ç–µ–º–∞ –∫–æ–º–∞–Ω–¥ RISC –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞
        self.instructions = {
            # –ê—Ä–∏—Ñ–º–µ—Ç–∏–∫–æ-–ª–æ–≥–∏—á–µ—Å–∫–∏–µ –∫–æ–º–∞–Ω–¥—ã (R-—Ç–∏–ø)
            'ADD': 0x01,    # ADD rd, rs1, rs2 - rd = rs1 + rs2
            'SUB': 0x02,    # SUB rd, rs1, rs2 - rd = rs1 - rs2
            'MUL': 0x03,    # MUL rd, rs1, rs2 - rd = rs1 * rs2
            'DIV': 0x04,    # DIV rd, rs1, rs2 - rd = rs1 / rs2
            'AND': 0x05,    # AND rd, rs1, rs2 - rd = rs1 & rs2
            'OR':  0x06,    # OR  rd, rs1, rs2 - rd = rs1 | rs2
            'XOR': 0x07,    # XOR rd, rs1, rs2 - rd = rs1 ^ rs2
            'NOT': 0x08,    # NOT rd, rs1     - rd = ~rs1
            
            # –ö–æ–º–∞–Ω–¥—ã –ø–µ—Ä–µ—Å—ã–ª–∫–∏ –¥–∞–Ω–Ω—ã—Ö (I-—Ç–∏–ø)
            'MOV': 0x10,    # MOV rd, rs1     - rd = rs1
            'LDI': 0x11,    # LDI rd, imm     - rd = immediate
            'LDR': 0x12,    # LDR rd, [rs1]   - rd = [rs1] (–ø—Ä—è–º–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è)
            'LDRR': 0x13,   # LDRR rd, [rs1]  - rd = [rs1] (–∫–æ—Å–≤–µ–Ω–Ω–æ-—Ä–µ–≥–∏—Å—Ç—Ä–æ–≤–∞—è)
            'STR': 0x14,    # STR rs1, [rd]   - [rd] = rs1 (–ø—Ä—è–º–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è)
            'STRR': 0x15,   # STRR rs1, [rd]  - [rd] = rs1 (–∫–æ—Å–≤–µ–Ω–Ω–æ-—Ä–µ–≥–∏—Å—Ç—Ä–æ–≤–∞—è)
            
            # –ö–æ–º–∞–Ω–¥—ã —Å—Ä–∞–≤–Ω–µ–Ω–∏—è –∏ –ø–µ—Ä–µ—Ö–æ–¥–æ–≤ (I-—Ç–∏–ø)
            'CMP': 0x20,    # CMP rs1, rs2    - —Å—Ä–∞–≤–Ω–∏—Ç—å rs1 –∏ rs2
            'JMP': 0x21,    # JMP addr        - –±–µ–∑—É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥
            'JZ':  0x22,    # JZ addr         - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=1
            'JNZ': 0x23,    # JNZ addr        - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=0
            'JC':  0x24,    # JC addr         - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=1
            'JNC': 0x25,    # JNC addr        - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=0
            'JV':  0x26,    # JV addr         - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ V=1
            'JNV': 0x27,    # JNV addr        - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ V=0
            'JN':  0x28,    # JN addr         - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ N=1
            'JNN': 0x29,    # JNN addr        - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ N=0
            
            # –°–∏—Å—Ç–µ–º–Ω—ã–µ –∫–æ–º–∞–Ω–¥—ã
            'HALT': 0xFF,   # HALT            - –æ—Å—Ç–∞–Ω–æ–≤–∫–∞
            'NOP':  0x00,   # NOP             - –Ω–µ—Ç –æ–ø–µ—Ä–∞—Ü–∏–∏
        }
        
    def reset(self):
        """–°–±—Ä–æ—Å –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞ –≤ –Ω–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ"""
        self.processor = ProcessorState()
        self.memory = MemoryState()
        self.memory.ram = [0] * self.memory_size
        self.labels = {}
        self.compiled_code = []
        self.source_code = ""
        
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–∏—Å—Ç–µ–º—ã —Ñ–∞–∑ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        self._current_instruction_line = None
        self._current_instruction = None
        self._current_operands = None
    
    def _parse_number(self, value: str) -> int:
        """–ü–∞—Ä—Å–∏–Ω–≥ —á–∏—Å–ª–æ–≤—ã—Ö –∑–Ω–∞—á–µ–Ω–∏–π –≤ —Ä–∞–∑–Ω—ã—Ö —Ñ–æ—Ä–º–∞—Ç–∞—Ö"""
        value = value.strip().lower()
        
        if value.startswith('0x'):
            return int(value[2:], 16)
        elif value.startswith('0b'):
            return int(value[2:], 2)
        else:
            return int(value)
    
    def _parse_register(self, reg_str: str) -> int:
        """–ü–∞—Ä—Å–∏–Ω–≥ —Ä–µ–≥–∏—Å—Ç—Ä–∞ (R0-R7)"""
        reg_str = reg_str.upper().strip()
        if reg_str.startswith('R') and len(reg_str) == 2:
            reg_num = int(reg_str[1])
            if 0 <= reg_num <= 7:
                return reg_num
        raise ValueError(f"Invalid register: {reg_str}")
    
    def _parse_operand(self, operand_str: str) -> Tuple[Any, AddressingMode]:
        """–ü–∞—Ä—Å–∏–Ω–≥ –æ–ø–µ—Ä–∞–Ω–¥–∞ —Å –æ–ø—Ä–µ–¥–µ–ª–µ–Ω–∏–µ–º —Ç–∏–ø–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏"""
        operand_str = operand_str.strip()
        
        # –ù–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è (—á–∏—Å–ª–æ)
        if operand_str.isdigit() or (operand_str.startswith('-') and operand_str[1:].isdigit()):
            return self._parse_number(operand_str), AddressingMode.IMMEDIATE
        
        # –®–µ—Å—Ç–Ω–∞–¥—Ü–∞—Ç–µ—Ä–∏—á–Ω–æ–µ —á–∏—Å–ª–æ
        if operand_str.startswith('0x'):
            return self._parse_number(operand_str), AddressingMode.IMMEDIATE
        
        # –ü—Ä—è–º–∞—è –∏ –∫–æ—Å–≤–µ–Ω–Ω–æ-—Ä–µ–≥–∏—Å—Ç—Ä–æ–≤–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è [address] –∏–ª–∏ [R0-R7]
        if operand_str.startswith('[') and operand_str.endswith(']'):
            inner = operand_str[1:-1].strip()
            # –ö–æ—Å–≤–µ–Ω–Ω–æ-—Ä–µ–≥–∏—Å—Ç—Ä–æ–≤–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è [R0-R7]
            if inner.upper().startswith('R') and len(inner) == 2:
                return self._parse_register(inner), AddressingMode.INDIRECT_REGISTER
            # –ü—Ä—è–º–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è [address]
            else:
                addr = self._parse_number(inner)
                print(f"DEBUG _parse_operand: operand_str='{operand_str}', inner='{inner}', addr=0x{addr:04X}, mode=DIRECT")
                return addr, AddressingMode.DIRECT
        
        # –†–µ–≥–∏—Å—Ç—Ä–æ–≤–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è (R0-R7)
        if operand_str.upper().startswith('R') and len(operand_str) == 2:
            return self._parse_register(operand_str), AddressingMode.REGISTER
        
        # –ú–µ—Ç–∫–∞ (–¥–ª—è –ø–µ—Ä–µ—Ö–æ–¥–æ–≤)
        return operand_str, AddressingMode.IMMEDIATE
    
    def _encode_instruction(self, opcode: int, rd: int = 0, rs1: int = 0, rs2: int = 0, 
                          immediate: int = 0, addressing_mode: AddressingMode = AddressingMode.REGISTER) -> int:
        """–ö–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –≤ –º–∞—à–∏–Ω–Ω—ã–π –∫–æ–¥"""
        # –§–æ—Ä–º–∞—Ç –∫–æ–º–∞–Ω–¥—ã: 16 –±–∏—Ç –¥–ª—è –ø—Ä–æ—Å—Ç—ã—Ö –∫–æ–º–∞–Ω–¥, 32 –±–∏—Ç–∞ –¥–ª—è —Å–ª–æ–∂–Ω—ã—Ö
        # [15:12] - –∫–æ–¥ –æ–ø–µ—Ä–∞—Ü–∏–∏ (4 –±–∏—Ç–∞)
        # [11:9]  - —Ä–µ–≥–∏—Å—Ç—Ä –Ω–∞–∑–Ω–∞—á–µ–Ω–∏—è rd (3 –±–∏—Ç–∞)
        # [8:6]   - –ø–µ—Ä–≤—ã–π –∏—Å—Ö–æ–¥–Ω—ã–π —Ä–µ–≥–∏—Å—Ç—Ä rs1 (3 –±–∏—Ç–∞)
        # [5:3]   - –≤—Ç–æ—Ä–æ–π –∏—Å—Ö–æ–¥–Ω—ã–π —Ä–µ–≥–∏—Å—Ç—Ä rs2 (3 –±–∏—Ç–∞)
        # [2:0]   - —Ä–µ–∂–∏–º –∞–¥—Ä–µ—Å–∞—Ü–∏–∏ (3 –±–∏—Ç–∞)
        
        # –î–ª—è –∫–æ–º–∞–Ω–¥ —Å –Ω–µ–ø–æ—Å—Ä–µ–¥—Å—Ç–≤–µ–Ω–Ω—ã–º–∏ –∑–Ω–∞—á–µ–Ω–∏—è–º–∏ –∏—Å–ø–æ–ª—å–∑—É–µ–º 32-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç
        if addressing_mode == AddressingMode.IMMEDIATE and immediate != 0:
            # 32-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç: [31:16] - immediate, [15:0] - –æ—Å—Ç–∞–ª—å–Ω—ã–µ –ø–æ–ª—è
            return (immediate << 16) | (opcode << 12) | (rd << 9) | (rs1 << 6) | (rs2 << 3) | self._addressing_mode_to_code(addressing_mode)
        else:
            # 16-–±–∏—Ç–Ω—ã–π —Ñ–æ—Ä–º–∞—Ç
            return (opcode << 12) | (rd << 9) | (rs1 << 6) | (rs2 << 3) | self._addressing_mode_to_code(addressing_mode)
    
    def _addressing_mode_to_code(self, mode: AddressingMode) -> int:
        """–ü—Ä–µ–æ–±—Ä–∞–∑–æ–≤–∞–Ω–∏–µ —Ä–µ–∂–∏–º–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏ –≤ –∫–æ–¥"""
        mode_codes = {
            AddressingMode.IMMEDIATE: 0,
            AddressingMode.DIRECT: 1,
            AddressingMode.REGISTER: 2,
            AddressingMode.INDIRECT_REGISTER: 3
        }
        return mode_codes.get(mode, 0)
    
    def _decode_instruction(self, instruction: int) -> InstructionField:
        """–î–µ–∫–æ–¥–∏—Ä–æ–≤–∞–Ω–∏–µ –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏ –¥–ª—è –æ—Ç–æ–±—Ä–∞–∂–µ–Ω–∏—è –ø–æ–ª–µ–π"""
        if instruction > 0xFFFF:  # 32-–±–∏—Ç–Ω–∞—è –∫–æ–º–∞–Ω–¥–∞
            immediate = instruction >> 16
            opcode = (instruction >> 12) & 0xF
            rd = (instruction >> 9) & 0x7
            rs1 = (instruction >> 6) & 0x7
            rs2 = (instruction >> 3) & 0x7
            addr_mode_code = instruction & 0x7
        else:  # 16-–±–∏—Ç–Ω–∞—è –∫–æ–º–∞–Ω–¥–∞
            immediate = 0
            opcode = (instruction >> 12) & 0xF
            rd = (instruction >> 9) & 0x7
            rs1 = (instruction >> 6) & 0x7
            rs2 = (instruction >> 3) & 0x7
            addr_mode_code = instruction & 0x7
        
        # –û–ø—Ä–µ–¥–µ–ª—è–µ–º —Ä–µ–∂–∏–º –∞–¥—Ä–µ—Å–∞—Ü–∏–∏
        mode_codes = {0: AddressingMode.IMMEDIATE, 1: AddressingMode.DIRECT, 
                     2: AddressingMode.REGISTER, 3: AddressingMode.INDIRECT_REGISTER}
        addressing_mode = mode_codes.get(addr_mode_code, AddressingMode.REGISTER)
        
        # –û–ø—Ä–µ–¥–µ–ª—è–µ–º —Ç–∏–ø –∫–æ–º–∞–Ω–¥—ã
        instruction_type = "I" if immediate != 0 else "R"
        
        return InstructionField(
            opcode=opcode,
            opcode_bits=format(opcode, '04b'),
            rd=rd,
            rd_bits=format(rd, '03b'),
            rs1=rs1,
            rs1_bits=format(rs1, '03b'),
            rs2=rs2,
            rs2_bits=format(rs2, '03b'),
            immediate=immediate,
            immediate_bits=format(immediate, '016b') if immediate != 0 else "",
            addressing_mode=addressing_mode,
            instruction_type=instruction_type
        )
    
    def _get_operand_value(self, operand: Any, addressing_mode: AddressingMode) -> int:
        """–ü–æ–ª—É—á–µ–Ω–∏–µ –∑–Ω–∞—á–µ–Ω–∏—è –æ–ø–µ—Ä–∞–Ω–¥–∞ –≤ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –æ—Ç —Ä–µ–∂–∏–º–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏"""
        if addressing_mode == AddressingMode.IMMEDIATE:
            return operand
        elif addressing_mode == AddressingMode.REGISTER:
            # –ö–†–ò–¢–ò–ß–ù–û: –ü—Ä–æ–≤–µ—Ä—è–µ–º, —á—Ç–æ —Ä–µ–≥–∏—Å—Ç—Ä—ã –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω—ã
            if not self.processor.registers:
                print(f"ERROR _get_operand_value REGISTER: –†–µ–≥–∏—Å—Ç—Ä—ã –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω—ã! operand=R{operand}")
                return 0
            if operand < 0 or operand >= len(self.processor.registers):
                print(f"ERROR _get_operand_value REGISTER: –ù–µ–≤–µ—Ä–Ω—ã–π –Ω–æ–º–µ—Ä —Ä–µ–≥–∏—Å—Ç—Ä–∞! operand=R{operand}, registers_count={len(self.processor.registers)}")
                return 0
            value = self.processor.registers[operand]
            print(f"DEBUG _get_operand_value REGISTER: operand=R{operand}, value=0x{value:04X} (decimal {value})")
            return value
        elif addressing_mode == AddressingMode.DIRECT:
            if 0 <= operand < len(self.memory.ram):
                value = self.memory.ram[operand]
                print(f"DEBUG _get_operand_value DIRECT: operand=0x{operand:04X}, value=0x{value:04X}, memory[0x{operand:04X}]=0x{value:04X}")
                return value
            print(f"DEBUG _get_operand_value DIRECT: operand=0x{operand:04X} OUT_OF_BOUNDS (memory_size=0x{len(self.memory.ram):04X})")
            return 0
        elif addressing_mode == AddressingMode.INDIRECT_REGISTER:
            addr = self.processor.registers[operand]
            if not self.memory.ram:
                print(f"DEBUG _get_operand_value INDIRECT_REGISTER: –ü–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞! operand=R{operand}, addr=0x{addr:04X}")
                return 0
            if 0 <= addr < len(self.memory.ram):
                value = self.memory.ram[addr]
                print(f"DEBUG _get_operand_value INDIRECT_REGISTER: operand=R{operand}, R{operand}=0x{addr:04X}, memory[0x{addr:04X}]=0x{value:04X} (decimal {value})")
                return value
            print(f"DEBUG _get_operand_value INDIRECT_REGISTER: operand=R{operand}, addr=0x{addr:04X} OUT_OF_BOUNDS (memory_size=0x{len(self.memory.ram):04X})")
            return 0
        return 0
    
    def _set_operand_value(self, operand: Any, value: int, addressing_mode: AddressingMode):
        """–£—Å—Ç–∞–Ω–æ–≤–∫–∞ –∑–Ω–∞—á–µ–Ω–∏—è –æ–ø–µ—Ä–∞–Ω–¥–∞ –≤ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–∏ –æ—Ç —Ä–µ–∂–∏–º–∞ –∞–¥—Ä–µ—Å–∞—Ü–∏–∏"""
        if addressing_mode == AddressingMode.REGISTER:
            self._update_register(operand, value)
        elif addressing_mode == AddressingMode.DIRECT:
            # –ö–†–ò–¢–ò–ß–ù–û: –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic, —á—Ç–æ–±—ã –∏–∑–º–µ–Ω–µ–Ω–∏—è –±—ã–ª–∏ –≤–∏–¥–Ω—ã
            if not self.memory.ram:
                # –ï—Å–ª–∏ –ø–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞, —Å–æ–∑–¥–∞–µ–º –Ω–æ–≤—É—é
                min_size = max(operand + 1, self.memory_size)
                self.memory.ram = [0] * min_size
                print(f"DEBUG _set_operand_value: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞ –ø–∞–º—è—Ç—å —Ä–∞–∑–º–µ—Ä–æ–º {min_size}")
            
            # –ì–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ–º –¥–æ—Å—Ç–∞—Ç–æ—á–Ω—ã–π —Ä–∞–∑–º–µ—Ä –ø–∞–º—è—Ç–∏
            if operand >= len(self.memory.ram):
                new_ram = list(self.memory.ram)
                new_ram.extend([0] * (operand + 1 - len(new_ram)))
                self.memory.ram = new_ram
                print(f"DEBUG _set_operand_value: –†–∞—Å—à–∏—Ä–µ–Ω–∞ –ø–∞–º—è—Ç—å –¥–æ {len(self.memory.ram)} –¥–ª—è –∞–¥—Ä–µ—Å–∞ 0x{operand:04X}")
            
            # –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic
            new_ram = list(self.memory.ram)
            new_ram[operand] = int(value) & 0xFFFF
            self.memory.ram = new_ram
            print(f"DEBUG _set_operand_value: –ó–∞–ø–∏—Å–∞–Ω–æ –∑–Ω–∞—á–µ–Ω–∏–µ 0x{value:04X} (decimal {value}) –ø–æ –∞–¥—Ä–µ—Å—É 0x{operand:04X}, ram[0x{operand:04X}]={self.memory.ram[operand]}")
        elif addressing_mode == AddressingMode.INDIRECT_REGISTER:
            addr = self.processor.registers[operand]
            # –ö–†–ò–¢–ò–ß–ù–û: –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic, —á—Ç–æ–±—ã –∏–∑–º–µ–Ω–µ–Ω–∏—è –±—ã–ª–∏ –≤–∏–¥–Ω—ã
            if not self.memory.ram:
                # –ï—Å–ª–∏ –ø–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞, —Å–æ–∑–¥–∞–µ–º –Ω–æ–≤—É—é
                min_size = max(addr + 1, self.memory_size)
                self.memory.ram = [0] * min_size
                print(f"DEBUG _set_operand_value: –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞ –ø–∞–º—è—Ç—å —Ä–∞–∑–º–µ—Ä–æ–º {min_size} –¥–ª—è –∫–æ—Å–≤–µ–Ω–Ω–æ–π –∞–¥—Ä–µ—Å–∞—Ü–∏–∏")
            
            # –ì–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ–º –¥–æ—Å—Ç–∞—Ç–æ—á–Ω—ã–π —Ä–∞–∑–º–µ—Ä –ø–∞–º—è—Ç–∏
            if addr >= len(self.memory.ram):
                new_ram = list(self.memory.ram)
                new_ram.extend([0] * (addr + 1 - len(new_ram)))
                self.memory.ram = new_ram
                print(f"DEBUG _set_operand_value: –†–∞—Å—à–∏—Ä–µ–Ω–∞ –ø–∞–º—è—Ç—å –¥–æ {len(self.memory.ram)} –¥–ª—è –∫–æ—Å–≤–µ–Ω–Ω–æ–≥–æ –∞–¥—Ä–µ—Å–∞ 0x{addr:04X}")
            
            # –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic
            new_ram = list(self.memory.ram)
            new_ram[addr] = int(value) & 0xFFFF
            self.memory.ram = new_ram
            print(f"DEBUG _set_operand_value: –ó–∞–ø–∏—Å–∞–Ω–æ –∑–Ω–∞—á–µ–Ω–∏–µ 0x{value:04X} (decimal {value}) –ø–æ –∫–æ—Å–≤–µ–Ω–Ω–æ–º—É –∞–¥—Ä–µ—Å—É 0x{addr:04X} (R{operand}=0x{self.processor.registers[operand]:04X}), ram[0x{addr:04X}]={self.memory.ram[addr]}")
    
    def update_flags(self, result: int, operation: str = ""):
        """–û–±–Ω–æ–≤–ª–µ–Ω–∏–µ —Ñ–ª–∞–≥–æ–≤ –ø–æ—Å–ª–µ –æ–ø–µ—Ä–∞—Ü–∏–∏"""
        self.processor.flags["zero"] = (result == 0)
        self.processor.flags["negative"] = (result < 0)
        
        # –ü—Ä–æ–≤–µ—Ä–∫–∞ –ø–µ—Ä–µ–ø–æ–ª–Ω–µ–Ω–∏—è –¥–ª—è 16-–±–∏—Ç–Ω—ã—Ö —á–∏—Å–µ–ª
        if result > 32767 or result < -32768:
            self.processor.flags["overflow"] = True
        else:
            self.processor.flags["overflow"] = False
        
        # –£–ø—Ä–æ—â–µ–Ω–Ω–∞—è –ª–æ–≥–∏–∫–∞ –¥–ª—è —Ñ–ª–∞–≥–∞ –ø–µ—Ä–µ–Ω–æ—Å–∞
        if operation == "add" and result < 0:
            self.processor.flags["carry"] = True
        elif operation == "sub" and result > 0:
            self.processor.flags["carry"] = True
        else:
            self.processor.flags["carry"] = False
    
    def _update_register(self, rd: int, value: int):
        """–û–±–Ω–æ–≤–∏—Ç—å —Ä–µ–≥–∏—Å—Ç—Ä rd –∑–Ω–∞—á–µ–Ω–∏–µ–º value (—Å–æ–∑–¥–∞–µ—Ç –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic)"""
        # –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ–º —Ä–µ–≥–∏—Å—Ç—Ä—ã, –µ—Å–ª–∏ –∏—Ö –Ω–µ—Ç
        if not self.processor.registers:
            self.processor.registers = [0] * 8
        
        # –°–æ–∑–¥–∞–µ–º –ø–æ–ª–Ω–æ—Å—Ç—å—é –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ (Pydantic —Ç—Ä–µ–±—É–µ—Ç –Ω–æ–≤–æ–≥–æ –æ–±—ä–µ–∫—Ç–∞)
        new_registers = [int(r) & 0xFFFF for r in self.processor.registers[:8]]
        
        # –ì–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ–º, —á—Ç–æ —É –Ω–∞—Å –µ—Å—Ç—å —Ä–æ–≤–Ω–æ 8 —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤
        while len(new_registers) < 8:
            new_registers.append(0)
        new_registers = new_registers[:8]
        
        # –û–±–Ω–æ–≤–ª—è–µ–º –Ω—É–∂–Ω—ã–π —Ä–µ–≥–∏—Å—Ç—Ä
        if 0 <= rd < 8:
            new_registers[rd] = int(value) & 0xFFFF
        else:
            raise ValueError(f"Invalid register index: {rd} (must be 0-7)")
        
        # –û–±–Ω–æ–≤–ª—è–µ–º —Ä–µ–≥–∏—Å—Ç—Ä—ã –≤ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–µ (—Å–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è Pydantic)
        # –í–∞–∂–Ω–æ: —Å–æ–∑–¥–∞–µ–º –ø–æ–ª–Ω–æ—Å—Ç—å—é –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫, —á—Ç–æ–±—ã Pydantic —É–≤–∏–¥–µ–ª –∏–∑–º–µ–Ω–µ–Ω–∏–µ
        self.processor.registers = new_registers
    
    def execute_instruction(self, instruction: str, operands: List[str] = None):
        """–í—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –æ–¥–Ω–æ–π –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏–∏"""
        instruction = instruction.upper().strip()
        operands = operands or []
        
        if instruction not in self.instructions:
            raise Exception(f"Unknown instruction: {instruction}")
        
        # –í—ã–ø–æ–ª–Ω–µ–Ω–∏–µ –∫–æ–º–∞–Ω–¥—ã
        # –§–æ—Ä–º–∞—Ç: ADD rd, rs1, rs2 - rd = rs1 + rs2
        if instruction == "ADD":
            if len(operands) >= 3:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                rs2, mode2 = self._parse_operand(operands[2])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                result = val1 + val2
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º (0x0000 - 0xFFFF)
                result = int(result) & 0xFFFF
                self.update_flags(result, "add")
                self._update_register(rd, result)
                print(f"DEBUG ADD: rd={rd}, result={result}, registers[{rd}]={self.processor.registers[rd]}, all_registers={self.processor.registers}")
            else:
                raise Exception(f"ADD requires 3 operands: ADD rd, rs1, rs2")
        
        # –§–æ—Ä–º–∞—Ç: SUB rd, rs1, rs2 - rd = rs1 - rs2
        elif instruction == "SUB":
            if len(operands) >= 3:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                rs2, mode2 = self._parse_operand(operands[2])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                result = val1 - val2
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                result = result & 0xFFFF
                self.update_flags(result, "sub")
                self._update_register(rd, result)
            else:
                raise Exception(f"SUB requires 3 operands: SUB rd, rs1, rs2")
        
        # –§–æ—Ä–º–∞—Ç: MUL rd, rs1, rs2 - rd = rs1 * rs2
        elif instruction == "MUL":
            if len(operands) >= 3:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                rs2, mode2 = self._parse_operand(operands[2])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                result = val1 * val2
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_register(rd, result)
            else:
                raise Exception(f"MUL requires 3 operands: MUL rd, rs1, rs2")
        
        # –§–æ—Ä–º–∞—Ç: DIV rd, rs1, rs2 - rd = rs1 / rs2
        elif instruction == "DIV":
            if len(operands) >= 3:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                rs2, mode2 = self._parse_operand(operands[2])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                if val2 == 0:
                    raise Exception("Division by zero")
                result = val1 // val2
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_register(rd, result)
            else:
                raise Exception(f"DIV requires 3 operands: DIV rd, rs1, rs2")
            
        # –§–æ—Ä–º–∞—Ç: AND rd, rs1, rs2 - rd = rs1 & rs2
        elif instruction == "AND":
            if len(operands) >= 3:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                rs2, mode2 = self._parse_operand(operands[2])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                result = val1 & val2
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_register(rd, result)
            else:
                raise Exception(f"AND requires 3 operands: AND rd, rs1, rs2")
            
        # –§–æ—Ä–º–∞—Ç: OR rd, rs1, rs2 - rd = rs1 | rs2
        elif instruction == "OR":
            if len(operands) >= 3:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                rs2, mode2 = self._parse_operand(operands[2])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                result = val1 | val2
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_register(rd, result)
            else:
                raise Exception(f"OR requires 3 operands: OR rd, rs1, rs2")
            
        # –§–æ—Ä–º–∞—Ç: XOR rd, rs1, rs2 - rd = rs1 ^ rs2
        elif instruction == "XOR":
            if len(operands) >= 3:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                rs2, mode2 = self._parse_operand(operands[2])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                result = val1 ^ val2
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_register(rd, result)
            else:
                raise Exception(f"XOR requires 3 operands: XOR rd, rs1, rs2")
            
        # –§–æ—Ä–º–∞—Ç: NOT rd, rs1 - rd = ~rs1
        elif instruction == "NOT":
            if len(operands) >= 2:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                val1 = self._get_operand_value(rs1, mode1)
                result = ~val1
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º —Ä–µ–∑—É–ª—å—Ç–∞—Ç 16-–±–∏—Ç–Ω—ã–º –∑–Ω–∞—á–µ–Ω–∏–µ–º
                result = result & 0xFFFF
                self.update_flags(result)
                self._update_register(rd, result)
            else:
                raise Exception(f"NOT requires 2 operands: NOT rd, rs1")
            
        # –§–æ—Ä–º–∞—Ç: MOV rd, rs1 - rd = rs1
        elif instruction == "MOV":
            if len(operands) >= 2:
                rd, _ = self._parse_operand(operands[0])
                rs1, mode1 = self._parse_operand(operands[1])
                val1 = self._get_operand_value(rs1, mode1)
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º –∑–Ω–∞—á–µ–Ω–∏–µ 16-–±–∏—Ç–Ω—ã–º –¥–∏–∞–ø–∞–∑–æ–Ω–æ–º
                val1 = val1 & 0xFFFF
                self._update_register(rd, val1)
            else:
                raise Exception(f"MOV requires 2 operands: MOV rd, rs1")
            
        # –§–æ—Ä–º–∞—Ç: LDI rd, imm - rd = immediate
        elif instruction == "LDI":
            if len(operands) >= 2:
                rd, _ = self._parse_operand(operands[0])
                imm, _ = self._parse_operand(operands[1])
                # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º –∑–Ω–∞—á–µ–Ω–∏–µ 16-–±–∏—Ç–Ω—ã–º –¥–∏–∞–ø–∞–∑–æ–Ω–æ–º (0x0000 - 0xFFFF)
                imm = int(imm) & 0xFFFF
                self._update_register(rd, imm)
                print(f"DEBUG LDI: rd={rd}, imm={imm}, registers[{rd}]={self.processor.registers[rd]}, all_registers={self.processor.registers}")
            else:
                raise Exception(f"LDI requires 2 operands: LDI rd, imm")
            
        # –§–æ—Ä–º–∞—Ç: LDR rd, [address] - rd = [address]
        elif instruction == "LDR":
            if len(operands) >= 2:
                rd, _ = self._parse_operand(operands[0])
                addr, mode1 = self._parse_operand(operands[1])
                
                # –ü—Ä–æ–≤–µ—Ä—è–µ–º, —á—Ç–æ —Ä–µ–∂–∏–º –∞–¥—Ä–µ—Å–∞—Ü–∏–∏ –ø—Ä–∞–≤–∏–ª—å–Ω—ã–π
                if mode1 != AddressingMode.DIRECT:
                    raise Exception(f"LDR requires DIRECT addressing mode, got {mode1}")
                
                # –ü—Ä–æ–≤–µ—Ä—è–µ–º, —á—Ç–æ –∞–¥—Ä–µ—Å –≤ –ø—Ä–µ–¥–µ–ª–∞—Ö –ø–∞–º—è—Ç–∏
                if addr < 0:
                    print(f"ERROR LDR: Negative address 0x{addr:04X}")
                    mem_val = 0
                elif addr >= len(self.memory.ram):
                    print(f"ERROR LDR: Address 0x{addr:04X} out of bounds (memory_size=0x{len(self.memory.ram):04X})")
                    print(f"  Memory size: {len(self.memory.ram)}, required: >= 0x{addr + 1:04X}")
                    mem_val = 0
                else:
                    # –ß–∏—Ç–∞–µ–º –∑–Ω–∞—á–µ–Ω–∏–µ –∏–∑ –ø–∞–º—è—Ç–∏ –Ω–∞–ø—Ä—è–º—É—é
                    raw_val = self.memory.ram[addr]
                    mem_val = int(raw_val) & 0xFFFF
                    print(f"DEBUG LDR: rd={rd}, addr=0x{addr:04X}, raw_value={raw_val}, memory[0x{addr:04X}]=0x{mem_val:04X} (decimal {mem_val}), mode={mode1}")
                    print(f"  Memory check: memory.ram exists={self.memory.ram is not None}, length={len(self.memory.ram) if self.memory.ram else 0}")
                
                # –û–±–Ω–æ–≤–ª—è–µ–º —Ä–µ–≥–∏—Å—Ç—Ä
                self._update_register(rd, mem_val)
                print(f"DEBUG LDR AFTER: rd={rd}, registers[{rd}]=0x{self.processor.registers[rd]:04X} (decimal {self.processor.registers[rd]}), all_registers={self.processor.registers}")
            else:
                raise Exception(f"LDR requires 2 operands: LDR rd, [address]")
            
        # –§–æ—Ä–º–∞—Ç: LDRR rd, [rs1] - rd = [rs1] (–∫–æ—Å–≤–µ–Ω–Ω–æ-—Ä–µ–≥–∏—Å—Ç—Ä–æ–≤–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è)
        elif instruction == "LDRR":
            if len(operands) >= 2:
                rd, _ = self._parse_operand(operands[0])
                rs1_str = operands[1].strip()
                print(f"DEBUG LDRR PARSE: operands[1]='{rs1_str}'")
                
                # –ü–∞—Ä—Å–∏–º –æ–ø–µ—Ä–∞–Ω–¥ [rs1] - –¥–æ–ª–∂–µ–Ω –±—ã—Ç—å –∫–æ—Å–≤–µ–Ω–Ω–æ-—Ä–µ–≥–∏—Å—Ç—Ä–æ–≤–∞—è –∞–¥—Ä–µ—Å–∞—Ü–∏—è
                rs1, mode1 = self._parse_operand(rs1_str)
                print(f"DEBUG LDRR PARSE: rs1={rs1}, mode1={mode1}")
                
                # –ö–†–ò–¢–ò–ß–ù–û: –î–ª—è LDRR –æ–ø–µ—Ä–∞–Ω–¥ [R5] –¥–æ–ª–∂–µ–Ω –±—ã—Ç—å INDIRECT_REGISTER
                # –ù–æ –µ—Å–ª–∏ —Ä–µ–∂–∏–º –Ω–µ–ø—Ä–∞–≤–∏–ª—å–Ω—ã–π, –∏—Å–ø—Ä–∞–≤–ª—è–µ–º –µ–≥–æ
                if mode1 != AddressingMode.INDIRECT_REGISTER:
                    # –ï—Å–ª–∏ –æ–ø–µ—Ä–∞–Ω–¥ –Ω–∞—á–∏–Ω–∞–µ—Ç—Å—è —Å [ –∏ –∑–∞–∫–∞–Ω—á–∏–≤–∞–µ—Ç—Å—è –Ω–∞ ], –∏ –≤–Ω—É—Ç—Ä–∏ R0-R7
                    if rs1_str.startswith('[') and rs1_str.endswith(']'):
                        inner = rs1_str[1:-1].strip().upper()
                        if inner.startswith('R') and len(inner) >= 2:
                            # –ò–∑–≤–ª–µ–∫–∞–µ–º –Ω–æ–º–µ—Ä —Ä–µ–≥–∏—Å—Ç—Ä–∞
                            try:
                                reg_num = int(inner[1:])
                                if 0 <= reg_num <= 7:
                                    rs1 = reg_num
                                    mode1 = AddressingMode.INDIRECT_REGISTER
                                    print(f"DEBUG LDRR PARSE FIX: –ò—Å–ø—Ä–∞–≤–ª–µ–Ω —Ä–µ–∂–∏–º –∞–¥—Ä–µ—Å–∞—Ü–∏–∏, rs1={rs1}, mode1={mode1}")
                            except ValueError:
                                pass
                
                # –ü–æ–ª—É—á–∞–µ–º –∞–¥—Ä–µ—Å –∏–∑ —Ä–µ–≥–∏—Å—Ç—Ä–∞ rs1
                # –ö–†–ò–¢–ò–ß–ù–û: –î–ª—è LDRR –æ–ø–µ—Ä–∞–Ω–¥ [R5] –æ–∑–Ω–∞—á–∞–µ—Ç "–ø—Ä–æ—á–∏—Ç–∞—Ç—å –∏–∑ –ø–∞–º—è—Ç–∏ –ø–æ –∞–¥—Ä–µ—Å—É, –∫–æ—Ç–æ—Ä—ã–π –Ω–∞—Ö–æ–¥–∏—Ç—Å—è –≤ —Ä–µ–≥–∏—Å—Ç—Ä–µ R5"
                # –ü–æ—ç—Ç–æ–º—É –Ω—É–∂–Ω–æ:
                # 1. –ü–æ–ª—É—á–∏—Ç—å –∑–Ω–∞—á–µ–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–∞ rs1 (—ç—Ç–æ –∞–¥—Ä–µ—Å)
                # 2. –ü—Ä–æ—á–∏—Ç–∞—Ç—å –∑–Ω–∞—á–µ–Ω–∏–µ –∏–∑ –ø–∞–º—è—Ç–∏ –ø–æ —ç—Ç–æ–º—É –∞–¥—Ä–µ—Å—É
                
                # –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ–º –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ
                addr_reg_value = 0
                addr = 0
                mem_val = 0
                
                # –í—Å–µ–≥–¥–∞ –∏—Å–ø–æ–ª—å–∑—É–µ–º REGISTER —Ä–µ–∂–∏–º –¥–ª—è –ø–æ–ª—É—á–µ–Ω–∏—è –∑–Ω–∞—á–µ–Ω–∏—è —Ä–µ–≥–∏—Å—Ç—Ä–∞ (–∞–¥—Ä–µ—Å–∞)
                # –Ω–µ–∑–∞–≤–∏—Å–∏–º–æ –æ—Ç —Ç–æ–≥–æ, –∫–∞–∫ –±—ã–ª —Ä–∞—Å–ø–∞—Ä—Å–µ–Ω –æ–ø–µ—Ä–∞–Ω–¥
                if not self.processor.registers:
                    print(f"ERROR LDRR: –†–µ–≥–∏—Å—Ç—Ä—ã –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω—ã!")
                    mem_val = 0
                elif rs1 < 0 or rs1 >= len(self.processor.registers):
                    print(f"ERROR LDRR: –ù–µ–≤–µ—Ä–Ω—ã–π –Ω–æ–º–µ—Ä —Ä–µ–≥–∏—Å—Ç—Ä–∞ rs1={rs1}, registers_count={len(self.processor.registers)}")
                    mem_val = 0
                else:
                    # –ü–æ–ª—É—á–∞–µ–º –∑–Ω–∞—á–µ–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–∞ rs1 (—ç—Ç–æ –∞–¥—Ä–µ—Å)
                    addr_reg_value = self.processor.registers[rs1]
                    print(f"DEBUG LDRR: –ü–æ–ª—É—á–µ–Ω–æ –∑–Ω–∞—á–µ–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–∞ R{rs1}=0x{addr_reg_value:04X} (–∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è –∫–∞–∫ –∞–¥—Ä–µ—Å)")
                    
                    # –û–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º –∞–¥—Ä–µ—Å 16-–±–∏—Ç–Ω—ã–º –¥–∏–∞–ø–∞–∑–æ–Ω–æ–º
                    addr = addr_reg_value & 0xFFFF
                    
                    # –ö–†–ò–¢–ò–ß–ù–û: –ü—Ä–æ–≤–µ—Ä—è–µ–º –ø–∞–º—è—Ç—å –ü–ï–†–ï–î —á—Ç–µ–Ω–∏–µ–º
                    print(f"DEBUG LDRR START: rs1={rs1}, rs1_value=0x{addr_reg_value:04X}, addr=0x{addr:04X}")
                    print(f"  Memory exists: {self.memory.ram is not None}, length={len(self.memory.ram) if self.memory.ram else 0}")
                    if self.memory.ram and addr >= 0x0100 and addr <= 0x0107:
                        print(f"  DEBUG LDRR: –ü—Ä–æ–≤–µ—Ä–∫–∞ –ø–∞–º—è—Ç–∏ –∑–∞–¥–∞—á–∏ 1 –ü–ï–†–ï–î —á—Ç–µ–Ω–∏–µ–º:")
                        for check_addr in [0x0100, 0x0101, 0x0102, 0x0103, 0x0104, 0x0105, 0x0106, 0x0107]:
                            if check_addr < len(self.memory.ram):
                                check_val = self.memory.ram[check_addr]
                                print(f"    memory.ram[0x{check_addr:04X}] = {check_val} (0x{check_val:04X})")
                    
                    # –ü—Ä–æ–≤–µ—Ä—è–µ–º, —á—Ç–æ –∞–¥—Ä–µ—Å –≤ –ø—Ä–µ–¥–µ–ª–∞—Ö –ø–∞–º—è—Ç–∏
                    if addr < 0:
                        print(f"ERROR LDRR: Negative address 0x{addr:04X}")
                        mem_val = 0
                    elif not self.memory.ram:
                        print(f"ERROR LDRR: –ü–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞!")
                        mem_val = 0
                    elif addr >= len(self.memory.ram):
                        print(f"ERROR LDRR: Address 0x{addr:04X} out of bounds (memory_size=0x{len(self.memory.ram):04X})")
                        print(f"  Memory size: {len(self.memory.ram)}, required: >= 0x{addr + 1:04X}")
                        mem_val = 0
                    else:
                        # –ß–∏—Ç–∞–µ–º –∑–Ω–∞—á–µ–Ω–∏–µ –∏–∑ –ø–∞–º—è—Ç–∏ –Ω–∞–ø—Ä—è–º—É—é
                        raw_val = self.memory.ram[addr]
                        mem_val = int(raw_val) & 0xFFFF
                        print(f"DEBUG LDRR: rd={rd}, rs1={rs1}, rs1_value=0x{addr_reg_value:04X}, addr=0x{addr:04X}, raw_value={raw_val}, memory[0x{addr:04X}]=0x{mem_val:04X} (decimal {mem_val})")
                        print(f"  Memory check: memory.ram exists={self.memory.ram is not None}, length={len(self.memory.ram) if self.memory.ram else 0}")
                        # –î–æ–ø–æ–ª–Ω–∏—Ç–µ–ª—å–Ω–∞—è –ø—Ä–æ–≤–µ—Ä–∫–∞ –¥–ª—è –∑–∞–¥–∞—á–∏ 1
                        if addr >= 0x0100 and addr <= 0x0107:
                            print(f"  DEBUG LDRR TASK1: –ß–∏—Ç–∞–µ–º –∏–∑ –∞–¥—Ä–µ—Å–∞ 0x{addr:04X}, –∑–Ω–∞—á–µ–Ω–∏–µ={mem_val} (0x{mem_val:04X})")
                            if mem_val == 0:
                                print(f"  WARNING LDRR TASK1: –ü—Ä–æ—á–∏—Ç–∞–Ω–æ 0 –∏–∑ –∞–¥—Ä–µ—Å–∞ 0x{addr:04X}, –Ω–æ –æ–∂–∏–¥–∞–ª–æ—Å—å –∑–Ω–∞—á–µ–Ω–∏–µ —ç–ª–µ–º–µ–Ω—Ç–∞ –º–∞—Å—Å–∏–≤–∞!")
                                print(f"  WARNING LDRR TASK1: –ü—Ä–æ–≤–µ—Ä—è–µ–º –≤—Å–µ –∞–¥—Ä–µ—Å–∞ –∑–∞–¥–∞—á–∏ 1:")
                                for check_addr in [0x0100, 0x0101, 0x0102, 0x0103, 0x0104, 0x0105, 0x0106, 0x0107]:
                                    if check_addr < len(self.memory.ram):
                                        check_val = self.memory.ram[check_addr]
                                        print(f"    memory.ram[0x{check_addr:04X}] = {check_val} (0x{check_val:04X})")
                
                # –û–±–Ω–æ–≤–ª—è–µ–º —Ä–µ–≥–∏—Å—Ç—Ä
                self._update_register(rd, mem_val)
                print(f"DEBUG LDRR AFTER: rd={rd}, registers[{rd}]=0x{self.processor.registers[rd]:04X} (decimal {self.processor.registers[rd]}), all_registers={self.processor.registers}")
            else:
                raise Exception(f"LDRR requires 2 operands: LDRR rd, [rs1]")
            
        # –§–æ—Ä–º–∞—Ç: STR rs1, [address] - [address] = rs1
        elif instruction == "STR":
            if len(operands) >= 2:
                rs1, mode_rs1 = self._parse_operand(operands[0])
                addr, mode_addr = self._parse_operand(operands[1])
                val1 = self._get_operand_value(rs1, mode_rs1)
                print(f"DEBUG STR START: rs1={rs1}, mode_rs1={mode_rs1}, rs1_value=0x{val1:04X} (decimal {val1}), addr=0x{addr:04X}, mode_addr={mode_addr}")
                print(f"  Memory before STR: exists={self.memory.ram is not None}, length={len(self.memory.ram) if self.memory.ram else 0}")
                if self.memory.ram and addr < len(self.memory.ram):
                    old_val = self.memory.ram[addr]
                    print(f"  Memory[0x{addr:04X}] before STR: 0x{old_val:04X} (decimal {old_val})")
                self._set_operand_value(addr, val1, mode_addr)
                # –ü—Ä–æ–≤–µ—Ä—è–µ–º, —á—Ç–æ –¥–∞–Ω–Ω—ã–µ –¥–µ–π—Å—Ç–≤–∏—Ç–µ–ª—å–Ω–æ –∑–∞–ø–∏—Å–∞–ª–∏—Å—å
                if self.memory.ram and addr < len(self.memory.ram):
                    new_val = self.memory.ram[addr]
                    print(f"DEBUG STR AFTER: Memory[0x{addr:04X}] after STR: 0x{new_val:04X} (decimal {new_val}), expected=0x{val1:04X}")
                    if new_val != (val1 & 0xFFFF):
                        print(f"ERROR STR: –î–∞–Ω–Ω—ã–µ –Ω–µ –∑–∞–ø–∏—Å–∞–ª–∏—Å—å! –û–∂–∏–¥–∞–ª–æ—Å—å 0x{val1:04X}, –ø–æ–ª—É—á–µ–Ω–æ 0x{new_val:04X}")
                else:
                    print(f"ERROR STR: –ê–¥—Ä–µ—Å 0x{addr:04X} –≤–Ω–µ –≥—Ä–∞–Ω–∏—Ü –ø–∞–º—è—Ç–∏! size={len(self.memory.ram) if self.memory.ram else 0}")
            else:
                raise Exception(f"STR requires 2 operands: STR rs1, [address]")
            
        # –§–æ—Ä–º–∞—Ç: STRR rs1, [rd] - [rd] = rs1
        elif instruction == "STRR":
            if len(operands) >= 2:
                rs1, mode_rs1 = self._parse_operand(operands[0])
                rd, mode_rd = self._parse_operand(operands[1])
                val1 = self._get_operand_value(rs1, mode_rs1)
                self._set_operand_value(rd, val1, mode_rd)
            else:
                raise Exception(f"STRR requires 2 operands: STRR rs1, [rd]")
            
        # –§–æ—Ä–º–∞—Ç: CMP rs1, rs2 - —Å—Ä–∞–≤–Ω–∏—Ç—å rs1 –∏ rs2 (—É—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ—Ç —Ñ–ª–∞–≥–∏)
        elif instruction == "CMP":
            if len(operands) >= 2:
                rs1, mode1 = self._parse_operand(operands[0])
                rs2, mode2 = self._parse_operand(operands[1])
                val1 = self._get_operand_value(rs1, mode1)
                val2 = self._get_operand_value(rs2, mode2)
                result = val1 - val2
                self.update_flags(result)
            else:
                raise Exception(f"CMP requires 2 operands: CMP rs1, rs2")
        
        # –§–æ—Ä–º–∞—Ç: JMP address - –±–µ–∑—É—Å–ª–æ–≤–Ω—ã–π –ø–µ—Ä–µ—Ö–æ–¥
        elif instruction == "JMP":
            if len(operands) >= 1:
                addr, mode1 = self._parse_operand(operands[0])
                if mode1 == AddressingMode.IMMEDIATE:
                    self.processor.program_counter = addr
                else:
                    self.processor.program_counter = self._get_operand_value(addr, mode1)
            else:
                raise Exception(f"JMP requires 1 operand: JMP address")
            return  # –ù–µ —É–≤–µ–ª–∏—á–∏–≤–∞–µ–º PC
        
        # –§–æ—Ä–º–∞—Ç: JZ address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=1
        elif instruction == "JZ":
            if len(operands) >= 1:
                if self.processor.flags["zero"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JZ requires 1 operand: JZ address")
        
        # –§–æ—Ä–º–∞—Ç: JNZ address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ Z=0
        elif instruction == "JNZ":
            if len(operands) >= 1:
                if not self.processor.flags["zero"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JNZ requires 1 operand: JNZ address")
                
        # –§–æ—Ä–º–∞—Ç: JC address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=1
        elif instruction == "JC":
            if len(operands) >= 1:
                if self.processor.flags["carry"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JC requires 1 operand: JC address")
                
        # –§–æ—Ä–º–∞—Ç: JNC address - –ø–µ—Ä–µ—Ö–æ–¥ –µ—Å–ª–∏ C=0
        elif instruction == "JNC":
            if len(operands) >= 1:
                if not self.processor.flags["carry"]:
                    addr, mode1 = self._parse_operand(operands[0])
                    if mode1 == AddressingMode.IMMEDIATE:
                        self.processor.program_counter = addr
                    else:
                        self.processor.program_counter = self._get_operand_value(addr, mode1)
                    return
            else:
                raise Exception(f"JNC requires 1 operand: JNC address")
        
        elif instruction == "HALT":
            self.processor.is_halted = True
            return
        
        elif instruction == "NOP":
            pass
        
        # –£–≤–µ–ª–∏—á–∏–≤–∞–µ–º —Å—á–µ—Ç—á–∏–∫ –∫–æ–º–∞–Ω–¥, –µ—Å–ª–∏ –Ω–µ –±—ã–ª–æ –ø–µ—Ä–µ—Ö–æ–¥–∞
        self.processor.program_counter += 1
    
    def step(self) -> bool:
        """–í—ã–ø–æ–ª–Ω–∏—Ç—å –æ–¥–∏–Ω —à–∞–≥ –ø—Ä–æ–≥—Ä–∞–º–º—ã (–æ–¥–Ω—É —Ñ–∞–∑—É: fetch, decode –∏–ª–∏ execute)"""
        if self.processor.is_halted:
            return False
        
        # –ö–†–ò–¢–ò–ß–ù–û: –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ –ø–∞–º—è—Ç—å –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞ –ø–µ—Ä–µ–¥ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ–º —à–∞–≥–∞
        if not self.memory.ram:
            min_size = max(0x0200, self.memory_size)
            self.memory.ram = [0] * min_size
            print(f"DEBUG step: –ü–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞, —Å–æ–∑–¥–∞–Ω–∞ –ø–∞–º—è—Ç—å —Ä–∞–∑–º–µ—Ä–æ–º {min_size}")
        
        # –û–ø—Ä–µ–¥–µ–ª—è–µ–º —Ç–µ–∫—É—â—É—é —Ñ–∞–∑—É –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        # –ï—Å–ª–∏ –Ω–µ—Ç —Å–æ—Ö—Ä–∞–Ω–µ–Ω–Ω–æ–π –∫–æ–º–∞–Ω–¥—ã, –Ω–∞—á–∏–Ω–∞–µ–º —Å fetch
        if self._current_instruction_line is None:
            # –§–ê–ó–ê FETCH: —á–∏—Ç–∞–µ–º –∫–æ–º–∞–Ω–¥—É –∏–∑ compiled_code[pc]
            if not self.compiled_code or self.processor.program_counter >= len(self.compiled_code):
                self.processor.is_halted = True
                return False
            
            # –ß–∏—Ç–∞–µ–º –∫–æ–º–∞–Ω–¥—É –∏–∑ –ø–∞–º—è—Ç–∏ –∫–æ–º–∞–Ω–¥
            self._current_instruction_line = self.compiled_code[self.processor.program_counter]
            
            # –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ —Ä–µ–≥–∏—Å—Ç—Ä—ã –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω—ã
            if not self.processor.registers:
                self.processor.registers = [0] * 8
            while len(self.processor.registers) < 8:
                self.processor.registers.append(0)
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ –î–û fetch (—Ä–µ–≥–∏—Å—Ç—Ä—ã –ù–ï –º–µ–Ω—è—é—Ç—Å—è –≤ fetch)
            registers_before = [int(r) & 0xFFFF for r in self.processor.registers[:8]]
            flags_before = dict(self.processor.flags)
            pc_before = self.processor.program_counter
            
            # –ó–∞–≥—Ä—É–∂–∞–µ–º –∫–æ–º–∞–Ω–¥—É –≤ IR
            self.processor.current_command = self._current_instruction_line
            self.processor.instruction_register_asm = self._current_instruction_line
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º –≤ –∏—Å—Ç–æ—Ä–∏—é —Å —Ñ–∞–∑–æ–π fetch
            registers_before_final = [int(r) & 0xFFFF for r in registers_before[:8]] if registers_before else [0] * 8
            while len(registers_before_final) < 8:
                registers_before_final.append(0)
            registers_before_final = registers_before_final[:8]
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç fetch
            ram_state = list(self.memory.ram) if self.memory.ram else []
            
            history_entry = {
                'command': str(self._current_instruction_line).strip(),
                'instruction': '',
                'operands': [],
                'execution_phase': 'fetch',
                'registers_before': registers_before_final,
                'registers_after': registers_before_final.copy(),  # –í fetch —Ä–µ–≥–∏—Å—Ç—Ä—ã –Ω–µ –º–µ–Ω—è—é—Ç—Å—è
                'registers': registers_before_final.copy(),
                'ram': ram_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç fetch
                'ram_before': ram_state.copy(),
                'ram_after': ram_state.copy(),  # –í fetch RAM –Ω–µ –º–µ–Ω—è–µ—Ç—Å—è
                'flags_before': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags_after': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'programCounter': int(pc_before),
                'programCounter_before': int(pc_before)
            }
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            print(f"üîµ –§–ê–ó–ê FETCH | PC=0x{pc_before:04X} | –ö–æ–º–∞–Ω–¥–∞: {self._current_instruction_line}")
            print(f"   –†–µ–≥–∏—Å—Ç—Ä—ã: {registers_before_final}")
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            self.memory.history.append(history_entry)
            return True
                
        # –ï—Å–ª–∏ –∫–æ–º–∞–Ω–¥–∞ –∑–∞–≥—Ä—É–∂–µ–Ω–∞, –Ω–æ –Ω–µ —Ä–∞—Å–ø–∞—Ä—Å–µ–Ω–∞, –ø–µ—Ä–µ—Ö–æ–¥–∏–º –∫ decode
        elif self._current_instruction is None:
            # –§–ê–ó–ê DECODE: –ø–∞—Ä—Å–∏–º –∫–æ–º–∞–Ω–¥—É –∏ –æ–ø–µ—Ä–∞–Ω–¥—ã
            instruction_line = self._current_instruction_line
            parts = instruction_line.replace(',', ' ').split()
            self._current_instruction = parts[0]
            self._current_operands = [p.strip() for p in parts[1:] if p.strip()] if len(parts) > 1 else []
            
            # –£—Å—Ç–∞–Ω–∞–≤–ª–∏–≤–∞–µ–º –æ–ø–∫–æ–¥ –∫–æ–º–∞–Ω–¥—ã –≤ IR
            if self._current_instruction in self.instructions:
                self.processor.instruction_register = self.instructions[self._current_instruction]
            else:
                self.processor.instruction_register = 0
            
            # –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ —Ä–µ–≥–∏—Å—Ç—Ä—ã –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω—ã
            if not self.processor.registers:
                self.processor.registers = [0] * 8
            while len(self.processor.registers) < 8:
                self.processor.registers.append(0)
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ –î–û decode (—Ä–µ–≥–∏—Å—Ç—Ä—ã –ù–ï –º–µ–Ω—è—é—Ç—Å—è –≤ decode)
            registers_before = [int(r) & 0xFFFF for r in self.processor.registers[:8]]
            flags_before = dict(self.processor.flags)
            pc_before = self.processor.program_counter
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º –≤ –∏—Å—Ç–æ—Ä–∏—é —Å —Ñ–∞–∑–æ–π decode
            registers_before_final = [int(r) & 0xFFFF for r in registers_before[:8]] if registers_before else [0] * 8
            while len(registers_before_final) < 8:
                registers_before_final.append(0)
            registers_before_final = registers_before_final[:8]
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç decode
            ram_state = list(self.memory.ram) if self.memory.ram else []
            
            history_entry = {
                'command': str(instruction_line).strip(),
                'instruction': str(self._current_instruction).strip(),
                'operands': [str(op).strip() for op in self._current_operands] if self._current_operands else [],
                'execution_phase': 'decode',
                'registers_before': registers_before_final,
                'registers_after': registers_before_final.copy(),  # –í decode —Ä–µ–≥–∏—Å—Ç—Ä—ã –Ω–µ –º–µ–Ω—è—é—Ç—Å—è
                'registers': registers_before_final.copy(),
                'ram': ram_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –Ω–∞ –º–æ–º–µ–Ω—Ç decode
                'ram_before': ram_state.copy(),
                'ram_after': ram_state.copy(),  # –í decode RAM –Ω–µ –º–µ–Ω—è–µ—Ç—Å—è
                'flags_before': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags_after': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'flags': {
                    'zero': bool(flags_before.get('zero', False)),
                    'carry': bool(flags_before.get('carry', False)),
                    'overflow': bool(flags_before.get('overflow', False)),
                    'negative': bool(flags_before.get('negative', False))
                },
                'programCounter': int(pc_before),
                'programCounter_before': int(pc_before)
            }
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            print(f"üü° –§–ê–ó–ê DECODE | PC=0x{pc_before:04X} | –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è: {self._current_instruction} | –û–ø–µ—Ä–∞–Ω–¥—ã: {self._current_operands}")
            print(f"   –†–µ–≥–∏—Å—Ç—Ä—ã: {registers_before_final}")
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            self.memory.history.append(history_entry)
            return True
                
        else:
            # –§–ê–ó–ê EXECUTE: –≤—ã–ø–æ–ª–Ω—è–µ–º –∫–æ–º–∞–Ω–¥—É
            instruction = self._current_instruction
            operands = self._current_operands
            instruction_line = self._current_instruction_line
            
            # –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ —Ä–µ–≥–∏—Å—Ç—Ä—ã –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω—ã
            if not self.processor.registers:
                self.processor.registers = [0] * 8
            while len(self.processor.registers) < 8:
                self.processor.registers.append(0)
            
            # –ö–†–ò–¢–ò–ß–ù–û: –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ –∏ RAM –ü–ï–†–ï–î –≤—ã–ø–æ–ª–Ω–µ–Ω–∏–µ–º
            registers_before = [int(r) & 0xFFFF for r in self.processor.registers[:8]]
            flags_before = dict(self.processor.flags)
            pc_before = self.processor.program_counter
            ram_before_state = list(self.memory.ram) if self.memory.ram else []  # –°–æ—Ö—Ä–∞–Ω—è–µ–º RAM –î–û –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
            
            print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
            print(f"üü¢ –§–ê–ó–ê EXECUTE | PC=0x{pc_before:04X} | –ò–Ω—Å—Ç—Ä—É–∫—Ü–∏—è: {instruction} | –û–ø–µ—Ä–∞–Ω–¥—ã: {operands}")
            print(f"   –†–µ–≥–∏—Å—Ç—Ä—ã –î–û: {registers_before}")
            
            # –í—ã–ø–æ–ª–Ω—è–µ–º –∏–Ω—Å—Ç—Ä—É–∫—Ü–∏—é
            try:
                self.execute_instruction(instruction, operands)
                self.processor.cycles += 1
                
                # –ö–†–ò–¢–ò–ß–ù–û: –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤ –∏ RAM –ü–û–°–õ–ï –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                if not self.processor.registers:
                    self.processor.registers = [0] * 8
                while len(self.processor.registers) < 8:
                    self.processor.registers.append(0)
                registers_after = [int(r) & 0xFFFF for r in self.processor.registers[:8]]
                flags_after = dict(self.processor.flags)
                pc_after = self.processor.program_counter
                ram_after_state = list(self.memory.ram) if self.memory.ram else []  # –°–æ—Ö—Ä–∞–Ω—è–µ–º RAM –ü–û–°–õ–ï –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                
                # –ü—Ä–æ–≤–µ—Ä—è–µ–º, –∏–∑–º–µ–Ω–∏–ª–∏—Å—å –ª–∏ —Ä–µ–≥–∏—Å—Ç—Ä—ã
                registers_changed = registers_before != registers_after
                if registers_changed:
                    changed_regs = []
                    for i in range(8):
                        if registers_before[i] != registers_after[i]:
                            changed_regs.append(f"R{i}: 0x{registers_before[i]:04X} ‚Üí 0x{registers_after[i]:04X}")
                    print(f"   –†–µ–≥–∏—Å—Ç—Ä—ã –ü–û–°–õ–ï: {registers_after}")
                    print(f"   ‚ö†Ô∏è –ò–ó–ú–ï–ù–ï–ù–´: {', '.join(changed_regs)}")
                else:
                    print(f"   –†–µ–≥–∏—Å—Ç—Ä—ã –ü–û–°–õ–ï: {registers_after} (–Ω–µ –∏–∑–º–µ–Ω–∏–ª–∏—Å—å)")
                print(f"   PC: 0x{pc_before:04X} ‚Üí 0x{pc_after:04X}")
                print(f"‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê")
                
                # –û–±–Ω–æ–≤–ª—è–µ–º IR –¥–ª—è —Å–ª–µ–¥—É—é—â–µ–π –∫–æ–º–∞–Ω–¥—ã (–µ—Å–ª–∏ –ø—Ä–æ–≥—Ä–∞–º–º–∞ –Ω–µ –æ—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω–∞)
                if not self.processor.is_halted and pc_after < len(self.compiled_code):
                    next_instruction_line = self.compiled_code[pc_after]
                    next_parts = next_instruction_line.replace(',', ' ').split()
                    next_instruction = next_parts[0] if next_parts else ""
                    self.processor.current_command = next_instruction_line
                    self.processor.instruction_register_asm = next_instruction_line
                    if next_instruction in self.instructions:
                        self.processor.instruction_register = self.instructions[next_instruction]
                    else:
                        self.processor.instruction_register = 0
                
                # –°–æ—Ö—Ä–∞–Ω—è–µ–º —Å–æ—Å—Ç–æ—è–Ω–∏–µ –≤ –∏—Å—Ç–æ—Ä–∏—é —Å —Ñ–∞–∑–æ–π execute
                registers_before_final = [int(r) & 0xFFFF for r in registers_before[:8]] if registers_before else [0] * 8
                registers_after_final = [int(r) & 0xFFFF for r in registers_after[:8]] if registers_after else [0] * 8
                while len(registers_before_final) < 8:
                    registers_before_final.append(0)
                while len(registers_after_final) < 8:
                    registers_after_final.append(0)
                registers_before_final = registers_before_final[:8]
                registers_after_final = registers_after_final[:8]
                
                # ram_before_state –∏ ram_after_state —É–∂–µ —Å–æ—Ö—Ä–∞–Ω–µ–Ω—ã –≤—ã—à–µ
                
                history_entry = {
                    'command': str(instruction_line).strip(),
                    'instruction': str(instruction).strip(),
                    'operands': [str(op).strip() for op in operands] if operands else [],
                    'execution_phase': 'execute',
                    'registers_before': registers_before_final,
                    'registers_after': registers_after_final,
                    'registers': registers_after_final,
                    'ram': ram_after_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –ø–æ—Å–ª–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                    'ram_before': ram_before_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –¥–æ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                    'ram_after': ram_after_state.copy(),  # –°–æ—Å—Ç–æ—è–Ω–∏–µ RAM –ø–æ—Å–ª–µ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
                    'flags_before': {
                        'zero': bool(flags_before.get('zero', False)),
                        'carry': bool(flags_before.get('carry', False)),
                        'overflow': bool(flags_before.get('overflow', False)),
                        'negative': bool(flags_before.get('negative', False))
                    },
                    'flags_after': {
                        'zero': bool(flags_after.get('zero', False)),
                        'carry': bool(flags_after.get('carry', False)),
                        'overflow': bool(flags_after.get('overflow', False)),
                        'negative': bool(flags_after.get('negative', False))
                    },
                    'flags': {
                        'zero': bool(flags_after.get('zero', False)),
                        'carry': bool(flags_after.get('carry', False)),
                        'overflow': bool(flags_after.get('overflow', False)),
                        'negative': bool(flags_after.get('negative', False))
                    },
                    'programCounter': int(pc_after),
                    'programCounter_before': int(pc_before)
                }
                self.memory.history.append(history_entry)
                
                # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–ª–µ–¥—É—é—â–µ–π –∫–æ–º–∞–Ω–¥—ã
                self._current_instruction_line = None
                self._current_instruction = None
                self._current_operands = None
                
                return not self.processor.is_halted
                
            except Exception as e:
                self.processor.is_halted = True
                self.processor.current_command = f"ERROR: {str(e)}"
                # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ
                self._current_instruction_line = None
                self._current_instruction = None
                self._current_operands = None
                return False
    
    def load_program(self, compiled_code: List[str], source_code: str = ""):
        """–ó–∞–≥—Ä—É–∑–∏—Ç—å —Å–∫–æ–º–ø–∏–ª–∏—Ä–æ–≤–∞–Ω–Ω—É—é –ø—Ä–æ–≥—Ä–∞–º–º—É"""
        self.compiled_code = compiled_code
        self.source_code = source_code
        self.processor.program_counter = 0
        self.processor.is_halted = False
        
        # –û—á–∏—â–∞–µ–º –∏—Å—Ç–æ—Ä–∏—é –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è (–≤—Å–µ execution_phase –∏–∑ –ø—Ä–µ–¥—ã–¥—É—â–∏—Ö –∑–∞–ø–∏—Å–µ–π —É–¥–∞–ª—è—é—Ç—Å—è)
        # –ü–æ—Å–ª–µ –æ—á–∏—Å—Ç–∫–∏ –∏—Å—Ç–æ—Ä–∏–∏ execution_phase –±—É–¥–µ—Ç None (—Ç–∞–∫ –∫–∞–∫ –∏—Å—Ç–æ—Ä–∏—è –ø—É—Å—Ç–∞—è)
        self.memory.history = []
        
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º –ø—Ä–æ–º–µ–∂—É—Ç–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –¥–ª—è —Å–∏—Å—Ç–µ–º—ã —Ñ–∞–∑ –≤—ã–ø–æ–ª–Ω–µ–Ω–∏—è
        # –≠—Ç–æ –≥–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ—Ç, —á—Ç–æ —Å–ª–µ–¥—É—é—â–∏–π –≤—ã–∑–æ–≤ step() –Ω–∞—á–Ω–µ—Ç —Å —Ñ–∞–∑—ã fetch
        self._current_instruction_line = None
        self._current_instruction = None
        self._current_operands = None
        
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º —Ä–µ–≥–∏—Å—Ç—Ä—ã –≤ –Ω–∞—á–∞–ª—å–Ω–æ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ (–≤—Å–µ –Ω—É–ª–∏)
        self.processor.registers = [0] * 8
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º —Ñ–ª–∞–≥–∏
        self.processor.flags = {
            "zero": False,
            "carry": False,
            "overflow": False,
            "negative": False
        }
        # –°–±—Ä–∞—Å—ã–≤–∞–µ–º —Å—á–µ—Ç—á–∏–∫ —Ü–∏–∫–ª–æ–≤
        self.processor.cycles = 0
        
        # –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä—É–µ–º IR –ø–µ—Ä–≤–æ–π –∫–æ–º–∞–Ω–¥–æ–π –ø—Ä–æ–≥—Ä–∞–º–º—ã
        if compiled_code and len(compiled_code) > 0:
            first_instruction_line = compiled_code[0]
            first_parts = first_instruction_line.replace(',', ' ').split()
            first_instruction = first_parts[0] if first_parts else ""
            self.processor.current_command = first_instruction_line
            self.processor.instruction_register_asm = first_instruction_line
            if first_instruction in self.instructions:
                self.processor.instruction_register = self.instructions[first_instruction]
            else:
                self.processor.instruction_register = 0
        else:
            self.processor.current_command = ""
            self.processor.instruction_register_asm = ""
            self.processor.instruction_register = 0
    
    def get_state(self) -> Dict[str, Any]:
        """–ü–æ–ª—É—á–∏—Ç—å —Ç–µ–∫—É—â–µ–µ —Å–æ—Å—Ç–æ—è–Ω–∏–µ –ø—Ä–æ—Ü–µ—Å—Å–æ—Ä–∞"""
        # –ü—Ä–æ–≤–µ—Ä—è–µ–º –ø–∞–º—è—Ç—å –ø–µ—Ä–µ–¥ —Å–µ—Ä–∏–∞–ª–∏–∑–∞—Ü–∏–µ–π (–¥–ª—è –æ—Ç–ª–∞–¥–∫–∏ –∑–∞–¥–∞—á–∏ 1)
        if self.memory.ram and len(self.memory.ram) > 0x0100:
            check_val = self.memory.ram[0x0100]
            if check_val != 0:
                print(f"DEBUG get_state: –ü–∞–º—è—Ç—å —Å–æ–¥–µ—Ä–∂–∏—Ç –¥–∞–Ω–Ω—ã–µ, ram[0x0100]={check_val} (0x{check_val:04X}), size={len(self.memory.ram)}")
        
        # –ö–†–ò–¢–ò–ß–ù–û: –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ –ø–∞–º—è—Ç—å –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞ –ø–µ—Ä–µ–¥ —Å–µ—Ä–∏–∞–ª–∏–∑–∞—Ü–∏–µ–π
        if not self.memory.ram:
            print(f"WARNING get_state: –ü–∞–º—è—Ç—å –Ω–µ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞, —Å–æ–∑–¥–∞–µ–º –ø—É—Å—Ç—É—é –ø–∞–º—è—Ç—å")
            self.memory.ram = [0] * self.memory_size
        
        # –ì–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ–º, —á—Ç–æ –∏—Å—Ç–æ—Ä–∏—è –ø—Ä–∞–≤–∏–ª—å–Ω–æ —Å–µ—Ä–∏–∞–ª–∏–∑—É–µ—Ç—Å—è
        # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º –∫–∞–∂–¥—ã–π —ç–ª–µ–º–µ–Ω—Ç –∏—Å—Ç–æ—Ä–∏–∏, —á—Ç–æ–±—ã —É–±–µ–¥–∏—Ç—å—Å—è, —á—Ç–æ –≤—Å–µ –∑–Ω–∞—á–µ–Ω–∏—è - —ç—Ç–æ –±–∞–∑–æ–≤—ã–µ —Ç–∏–ø—ã Python
        history_serialized = []
        for entry in self.memory.history:
            history_entry = {}
            for key, value in entry.items():
                if key in ['registers_before', 'registers_after', 'registers']:
                    # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º —Ä–µ–≥–∏—Å—Ç—Ä—ã –≤ —Å–ø–∏—Å–æ–∫ —Ü–µ–ª—ã—Ö —á–∏—Å–µ–ª
                    if isinstance(value, list) and len(value) > 0:
                        # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º –∫–∞–∂–¥—ã–π —ç–ª–µ–º–µ–Ω—Ç –≤ int –∏ –æ–≥—Ä–∞–Ω–∏—á–∏–≤–∞–µ–º 16-–±–∏—Ç–Ω—ã–º –¥–∏–∞–ø–∞–∑–æ–Ω–æ–º
                        regs = [int(r) & 0xFFFF for r in value]
                        # –ì–∞—Ä–∞–Ω—Ç–∏—Ä—É–µ–º, —á—Ç–æ —É –Ω–∞—Å –µ—Å—Ç—å —Ä–æ–≤–Ω–æ 8 —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤
                        while len(regs) < 8:
                            regs.append(0)
                        history_entry[key] = regs[:8]
                    else:
                        history_entry[key] = [0] * 8
                elif key in ['flags_before', 'flags_after', 'flags']:
                    # –ü—Ä–µ–æ–±—Ä–∞–∑—É–µ–º —Ñ–ª–∞–≥–∏ –≤ —Å–ª–æ–≤–∞—Ä—å —Å –±—É–ª–µ–≤—ã–º–∏ –∑–Ω–∞—á–µ–Ω–∏—è–º–∏
                    if isinstance(value, dict):
                        history_entry[key] = {
                            'zero': bool(value.get('zero', False)),
                            'carry': bool(value.get('carry', False)),
                            'overflow': bool(value.get('overflow', False)),
                            'negative': bool(value.get('negative', False))
                        }
                    else:
                        history_entry[key] = {'zero': False, 'carry': False, 'overflow': False, 'negative': False}
                elif key == 'execution_phase':
                    # –°–µ—Ä–∏–∞–ª–∏–∑—É–µ–º execution_phase –∫–∞–∫ —Å—Ç—Ä–æ–∫—É
                    print(f"DEBUG get_state: execution_phase serialization: key={key}, value={value} (type={type(value)}), result={value}")
                    history_entry[key] = str(value) if value is not None else None
                else:
                    # –î–ª—è –æ—Å—Ç–∞–ª—å–Ω—ã—Ö –ø–æ–ª–µ–π –ø—Ä–æ—Å—Ç–æ –∫–æ–ø–∏—Ä—É–µ–º –∑–Ω–∞—á–µ–Ω–∏–µ
                    history_entry[key] = value
            history_serialized.append(history_entry)
        
        return {
            "processor": {
                "registers": [int(r) & 0xFFFF for r in self.processor.registers] if self.processor.registers else [0] * 8,
                "program_counter": self.processor.program_counter,
                "instruction_register": self.processor.instruction_register,
                "instruction_register_asm": self.processor.instruction_register_asm,
                "flags": {
                    'zero': bool(self.processor.flags.get('zero', False)),
                    'carry': bool(self.processor.flags.get('carry', False)),
                    'overflow': bool(self.processor.flags.get('overflow', False)),
                    'negative': bool(self.processor.flags.get('negative', False))
                },
                "current_command": self.processor.current_command,
                "is_halted": self.processor.is_halted,
                "cycles": self.processor.cycles
            },
            "memory": {
                # –ö–†–ò–¢–ò–ß–ù–û: –°–æ–∑–¥–∞–µ–º –Ω–æ–≤—ã–π —Å–ø–∏—Å–æ–∫ –¥–ª—è —Å–µ—Ä–∏–∞–ª–∏–∑–∞—Ü–∏–∏, —á—Ç–æ–±—ã Pydantic –≤–∏–¥–µ–ª –∏–∑–º–µ–Ω–µ–Ω–∏—è
                # –£–±–µ–∂–¥–∞–µ–º—Å—è, —á—Ç–æ –ø–∞–º—è—Ç—å –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∏—Ä–æ–≤–∞–Ω–∞
                "ram": [int(r) & 0xFFFF for r in (self.memory.ram if self.memory.ram else [])],  # 16-–±–∏—Ç–Ω—ã–µ –∑–Ω–∞—á–µ–Ω–∏—è
                "history": history_serialized
            },
            "source_code": self.source_code,
            "machine_code": self.compiled_code,
            "current_task": None
        }