;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; Timer_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT_TR_CTRL2

; isr_WDT
isr_WDT__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_WDT__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_WDT__INTC_MASK EQU 0x10
isr_WDT__INTC_NUMBER EQU 4
isr_WDT__INTC_PRIOR_MASK EQU 0xC0
isr_WDT__INTC_PRIOR_NUM EQU 3
isr_WDT__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_WDT__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_WDT__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Cmod__0__HSIOM_MASK EQU 0x000F0000
CapSense_Cmod__0__HSIOM_SHIFT EQU 16
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Cmod__0__MASK EQU 0x10
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Cmod__0__PORT EQU 0
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Cmod__0__SHIFT EQU 4
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Cmod__Cmod__MASK EQU 0x10
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Cmod__Cmod__PORT EQU 0
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Cmod__Cmod__SHIFT EQU 4
CapSense_Cmod__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Cmod__MASK EQU 0x10
CapSense_Cmod__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Cmod__PORT EQU 0
CapSense_Cmod__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Cmod__SHIFT EQU 4
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_PWM EQU CYREG_CSD_PWM
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x80
CapSense_ISR__INTC_NUMBER EQU 7
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
CapSense_SampleClk__DIV_ID EQU 0x00000040
CapSense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_SampleClk__PA_DIV_ID EQU 0x000000FF
CapSense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
CapSense_SenseClk__DIV_ID EQU 0x00000041
CapSense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SenseClk__PA_DIV_ID EQU 0x000000FF
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__0__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__0__HSIOM_SHIFT EQU 16
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__0__MASK EQU 0x10
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__0__PORT EQU 1
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__0__SHIFT EQU 4
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__1__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__1__HSIOM_SHIFT EQU 4
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__1__MASK EQU 0x02
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__1__PORT EQU 1
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__1__SHIFT EQU 1
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__2__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__2__HSIOM_SHIFT EQU 8
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__2__MASK EQU 0x04
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__2__PORT EQU 1
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__2__SHIFT EQU 2
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__3__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__3__HSIOM_SHIFT EQU 20
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__3__MASK EQU 0x20
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__3__PORT EQU 1
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__3__SHIFT EQU 5
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__4__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__4__HSIOM_SHIFT EQU 0
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__4__MASK EQU 0x01
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__4__PORT EQU 1
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__4__SHIFT EQU 0
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__5__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__5__HSIOM_SHIFT EQU 12
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__5__MASK EQU 0x08
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__5__PORT EQU 1
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__5__SHIFT EQU 3
CapSense_Sns__Button0__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button0__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button0__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button0__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button0__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button0__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button0__BTN__MASK EQU 0x10
CapSense_Sns__Button0__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button0__BTN__PORT EQU 1
CapSense_Sns__Button0__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 4
CapSense_Sns__Button1__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button1__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button1__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button1__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button1__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button1__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button1__BTN__MASK EQU 0x02
CapSense_Sns__Button1__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button1__BTN__PORT EQU 1
CapSense_Sns__Button1__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 1
CapSense_Sns__Button2__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button2__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button2__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button2__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button2__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button2__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button2__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button2__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button2__BTN__MASK EQU 0x04
CapSense_Sns__Button2__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button2__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button2__BTN__PORT EQU 1
CapSense_Sns__Button2__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button2__BTN__SHIFT EQU 2
CapSense_Sns__Button3__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button3__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button3__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button3__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button3__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button3__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button3__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button3__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button3__BTN__MASK EQU 0x20
CapSense_Sns__Button3__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button3__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button3__BTN__PORT EQU 1
CapSense_Sns__Button3__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button3__BTN__SHIFT EQU 5
CapSense_Sns__Button4__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button4__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button4__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button4__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button4__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button4__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button4__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button4__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button4__BTN__MASK EQU 0x01
CapSense_Sns__Button4__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button4__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button4__BTN__PORT EQU 1
CapSense_Sns__Button4__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button4__BTN__SHIFT EQU 0
CapSense_Sns__Button5__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button5__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button5__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button5__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button5__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button5__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button5__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button5__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button5__BTN__MASK EQU 0x08
CapSense_Sns__Button5__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button5__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button5__BTN__PORT EQU 1
CapSense_Sns__Button5__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button5__BTN__SHIFT EQU 3
CapSense_Sns__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__PORT EQU 1
CapSense_Sns__PS EQU CYREG_GPIO_PRT1_PS

; Pin_Power
Pin_Power__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Power__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Power__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Power__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Power__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Power__0__HSIOM_MASK EQU 0x00000F00
Pin_Power__0__HSIOM_SHIFT EQU 8
Pin_Power__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Power__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Power__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Power__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Power__0__MASK EQU 0x04
Pin_Power__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Power__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Power__0__PORT EQU 3
Pin_Power__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Power__0__SHIFT EQU 2
Pin_Power__DR EQU CYREG_GPIO_PRT3_DR
Pin_Power__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Power__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Power__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Power__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Power__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Power__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Power__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Power__MASK EQU 0x04
Pin_Power__PC EQU CYREG_GPIO_PRT3_PC
Pin_Power__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Power__PORT EQU 3
Pin_Power__PS EQU CYREG_GPIO_PRT3_PS
Pin_Power__SHIFT EQU 2

; TC_CC_ISR
TC_CC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TC_CC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TC_CC_ISR__INTC_MASK EQU 0x100
TC_CC_ISR__INTC_NUMBER EQU 8
TC_CC_ISR__INTC_PRIOR_MASK EQU 0xC0
TC_CC_ISR__INTC_PRIOR_NUM EQU 3
TC_CC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
TC_CC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TC_CC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UnUsedPin_9
UnUsedPin_9__0__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_9__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_9__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_9__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UnUsedPin_9__0__HSIOM_MASK EQU 0x00F00000
UnUsedPin_9__0__HSIOM_SHIFT EQU 20
UnUsedPin_9__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_9__0__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_9__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_9__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_9__0__MASK EQU 0x20
UnUsedPin_9__0__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_9__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_9__0__PORT EQU 0
UnUsedPin_9__0__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_9__0__SHIFT EQU 5
UnUsedPin_9__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_9__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_9__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_9__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_9__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_9__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_9__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_9__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_9__MASK EQU 0x20
UnUsedPin_9__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_9__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_9__PORT EQU 0
UnUsedPin_9__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_9__SHIFT EQU 5

; hawkeye_clk
hawkeye_clk__0__DR EQU CYREG_GPIO_PRT3_DR
hawkeye_clk__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
hawkeye_clk__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
hawkeye_clk__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
hawkeye_clk__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
hawkeye_clk__0__HSIOM_MASK EQU 0x000000F0
hawkeye_clk__0__HSIOM_SHIFT EQU 4
hawkeye_clk__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_clk__0__INTR EQU CYREG_GPIO_PRT3_INTR
hawkeye_clk__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_clk__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
hawkeye_clk__0__MASK EQU 0x02
hawkeye_clk__0__PC EQU CYREG_GPIO_PRT3_PC
hawkeye_clk__0__PC2 EQU CYREG_GPIO_PRT3_PC2
hawkeye_clk__0__PORT EQU 3
hawkeye_clk__0__PS EQU CYREG_GPIO_PRT3_PS
hawkeye_clk__0__SHIFT EQU 1
hawkeye_clk__DR EQU CYREG_GPIO_PRT3_DR
hawkeye_clk__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
hawkeye_clk__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
hawkeye_clk__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
hawkeye_clk__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_clk__INTR EQU CYREG_GPIO_PRT3_INTR
hawkeye_clk__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_clk__INTSTAT EQU CYREG_GPIO_PRT3_INTR
hawkeye_clk__MASK EQU 0x02
hawkeye_clk__PC EQU CYREG_GPIO_PRT3_PC
hawkeye_clk__PC2 EQU CYREG_GPIO_PRT3_PC2
hawkeye_clk__PORT EQU 3
hawkeye_clk__PS EQU CYREG_GPIO_PRT3_PS
hawkeye_clk__SHIFT EQU 1

; UnUsedPin_10
UnUsedPin_10__0__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_10__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_10__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_10__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UnUsedPin_10__0__HSIOM_MASK EQU 0x0F000000
UnUsedPin_10__0__HSIOM_SHIFT EQU 24
UnUsedPin_10__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_10__0__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_10__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_10__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_10__0__MASK EQU 0x40
UnUsedPin_10__0__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_10__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_10__0__PORT EQU 0
UnUsedPin_10__0__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_10__0__SHIFT EQU 6
UnUsedPin_10__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_10__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_10__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_10__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_10__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_10__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_10__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_10__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_10__MASK EQU 0x40
UnUsedPin_10__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_10__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_10__PORT EQU 0
UnUsedPin_10__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_10__SHIFT EQU 6

; UnUsedPin_14
UnUsedPin_14__0__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_14__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_14__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_14__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UnUsedPin_14__0__HSIOM_MASK EQU 0x0000000F
UnUsedPin_14__0__HSIOM_SHIFT EQU 0
UnUsedPin_14__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_14__0__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_14__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_14__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_14__0__MASK EQU 0x01
UnUsedPin_14__0__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_14__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_14__0__PORT EQU 0
UnUsedPin_14__0__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_14__0__SHIFT EQU 0
UnUsedPin_14__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_14__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_14__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_14__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_14__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_14__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_14__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_14__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_14__MASK EQU 0x01
UnUsedPin_14__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_14__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_14__PORT EQU 0
UnUsedPin_14__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_14__SHIFT EQU 0

; UnUsedPin_15
UnUsedPin_15__0__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_15__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_15__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_15__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UnUsedPin_15__0__HSIOM_MASK EQU 0x000000F0
UnUsedPin_15__0__HSIOM_SHIFT EQU 4
UnUsedPin_15__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_15__0__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_15__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_15__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_15__0__MASK EQU 0x02
UnUsedPin_15__0__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_15__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_15__0__PORT EQU 0
UnUsedPin_15__0__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_15__0__SHIFT EQU 1
UnUsedPin_15__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_15__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_15__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_15__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_15__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_15__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_15__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_15__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_15__MASK EQU 0x02
UnUsedPin_15__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_15__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_15__PORT EQU 0
UnUsedPin_15__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_15__SHIFT EQU 1

; UnUsedPin_16
UnUsedPin_16__0__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_16__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_16__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_16__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_16__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UnUsedPin_16__0__HSIOM_MASK EQU 0x00000F00
UnUsedPin_16__0__HSIOM_SHIFT EQU 8
UnUsedPin_16__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_16__0__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_16__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_16__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_16__0__MASK EQU 0x04
UnUsedPin_16__0__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_16__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_16__0__PORT EQU 0
UnUsedPin_16__0__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_16__0__SHIFT EQU 2
UnUsedPin_16__DR EQU CYREG_GPIO_PRT0_DR
UnUsedPin_16__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UnUsedPin_16__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UnUsedPin_16__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UnUsedPin_16__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_16__INTR EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_16__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UnUsedPin_16__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UnUsedPin_16__MASK EQU 0x04
UnUsedPin_16__PC EQU CYREG_GPIO_PRT0_PC
UnUsedPin_16__PC2 EQU CYREG_GPIO_PRT0_PC2
UnUsedPin_16__PORT EQU 0
UnUsedPin_16__PS EQU CYREG_GPIO_PRT0_PS
UnUsedPin_16__SHIFT EQU 2

; UnUsedPin_18
UnUsedPin_18__0__DR EQU CYREG_GPIO_PRT1_DR
UnUsedPin_18__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UnUsedPin_18__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UnUsedPin_18__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UnUsedPin_18__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UnUsedPin_18__0__HSIOM_MASK EQU 0x0F000000
UnUsedPin_18__0__HSIOM_SHIFT EQU 24
UnUsedPin_18__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UnUsedPin_18__0__INTR EQU CYREG_GPIO_PRT1_INTR
UnUsedPin_18__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UnUsedPin_18__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UnUsedPin_18__0__MASK EQU 0x40
UnUsedPin_18__0__PC EQU CYREG_GPIO_PRT1_PC
UnUsedPin_18__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UnUsedPin_18__0__PORT EQU 1
UnUsedPin_18__0__PS EQU CYREG_GPIO_PRT1_PS
UnUsedPin_18__0__SHIFT EQU 6
UnUsedPin_18__DR EQU CYREG_GPIO_PRT1_DR
UnUsedPin_18__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UnUsedPin_18__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UnUsedPin_18__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UnUsedPin_18__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UnUsedPin_18__INTR EQU CYREG_GPIO_PRT1_INTR
UnUsedPin_18__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UnUsedPin_18__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UnUsedPin_18__MASK EQU 0x40
UnUsedPin_18__PC EQU CYREG_GPIO_PRT1_PC
UnUsedPin_18__PC2 EQU CYREG_GPIO_PRT1_PC2
UnUsedPin_18__PORT EQU 1
UnUsedPin_18__PS EQU CYREG_GPIO_PRT1_PS
UnUsedPin_18__SHIFT EQU 6

; hawkeye_data
hawkeye_data__0__DR EQU CYREG_GPIO_PRT3_DR
hawkeye_data__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
hawkeye_data__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
hawkeye_data__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
hawkeye_data__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
hawkeye_data__0__HSIOM_MASK EQU 0x0000000F
hawkeye_data__0__HSIOM_SHIFT EQU 0
hawkeye_data__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_data__0__INTR EQU CYREG_GPIO_PRT3_INTR
hawkeye_data__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_data__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
hawkeye_data__0__MASK EQU 0x01
hawkeye_data__0__PC EQU CYREG_GPIO_PRT3_PC
hawkeye_data__0__PC2 EQU CYREG_GPIO_PRT3_PC2
hawkeye_data__0__PORT EQU 3
hawkeye_data__0__PS EQU CYREG_GPIO_PRT3_PS
hawkeye_data__0__SHIFT EQU 0
hawkeye_data__DR EQU CYREG_GPIO_PRT3_DR
hawkeye_data__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
hawkeye_data__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
hawkeye_data__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
hawkeye_data__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_data__INTR EQU CYREG_GPIO_PRT3_INTR
hawkeye_data__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
hawkeye_data__INTSTAT EQU CYREG_GPIO_PRT3_INTR
hawkeye_data__MASK EQU 0x01
hawkeye_data__PC EQU CYREG_GPIO_PRT3_PC
hawkeye_data__PC2 EQU CYREG_GPIO_PRT3_PC2
hawkeye_data__PORT EQU 3
hawkeye_data__PS EQU CYREG_GPIO_PRT3_PS
hawkeye_data__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 12000000
CYDEV_BCLK__HFCLK__KHZ EQU 12000
CYDEV_BCLK__HFCLK__MHZ EQU 12
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0A48119A
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4D
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4D_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0200
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD EQU 5
CYDEV_VDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
