Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,2481
design__instance__area,24491
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,19
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001678072614595294
power__switching__total,0.0010137370554730296
power__leakage__total,3.094381639812127E-8
power__total,0.0026918405201286077
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.9044809601741896
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.4044810156853424
timing__hold__ws__corner:nom_tt_025C_1v80,0.3241893512067403
timing__setup__ws__corner:nom_tt_025C_1v80,6.260842688165322
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324189
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.061721
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,17
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,19
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.8579747155580775
clock__skew__worst_setup__corner:nom_ss_100C_1v60,2.3579747710692303
timing__hold__ws__corner:nom_ss_100C_1v60,0.885853082628684
timing__setup__ws__corner:nom_ss_100C_1v60,5.684839426774072
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.885853
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,5.684839
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,19
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.5250809935474946
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.0250810490586475
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11854922934421677
timing__setup__ws__corner:nom_ff_n40C_1v95,6.114831480907661
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118549
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.626512
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,17
design__max_fanout_violation__count,19
design__max_cap_violation__count,0
clock__skew__worst_hold,1.9038104964706564
clock__skew__worst_setup,1.0070708996215139
timing__hold__ws,0.11472900731958958
timing__setup__ws,5.550461580786657
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114729
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.550462
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2481
design__instance__area__stdcell,24491
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.714954
design__instance__utilization__stdcell,0.714954
design__instance__count__class:buffer,261
design__instance__count__class:inverter,20
design__instance__count__class:sequential_cell,365
design__instance__count__class:multi_input_combinational_cell,913
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1637
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,61538.6
design__violations,0
design__instance__count__class:timing_repair_buffer,382
design__instance__count__class:clock_buffer,28
design__instance__count__class:clock_inverter,23
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,244
antenna__violating__nets,9
antenna__violating__pins,10
route__antenna_violation__count,9
antenna_diodes_count,33
design__instance__count__class:antenna_cell,33
route__net,1988
route__net__special,4
route__drc_errors__iter:1,1442
route__wirelength__iter:1,70004
route__drc_errors__iter:2,540
route__wirelength__iter:2,69403
route__drc_errors__iter:3,558
route__wirelength__iter:3,69277
route__drc_errors__iter:4,122
route__wirelength__iter:4,69155
route__drc_errors__iter:5,42
route__wirelength__iter:5,69170
route__drc_errors__iter:6,14
route__wirelength__iter:6,69156
route__drc_errors__iter:7,2
route__wirelength__iter:7,69159
route__drc_errors__iter:8,0
route__wirelength__iter:8,69159
route__drc_errors,0
route__wirelength,69159
route__vias,14671
route__vias__singlecut,14671
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,396.16
timing__unannotated_net__count__corner:nom_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,19
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.8773797492428002
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.377379804753953
timing__hold__ws__corner:min_tt_025C_1v80,0.3187686316245483
timing__setup__ws__corner:min_tt_025C_1v80,6.243330917858038
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318769
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.126966
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,17
design__max_fanout_violation__count__corner:min_ss_100C_1v60,19
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.8111392898058543
clock__skew__worst_setup__corner:min_ss_100C_1v60,2.311139345317007
timing__hold__ws__corner:min_ss_100C_1v60,0.8755501016464718
timing__setup__ws__corner:min_ss_100C_1v60,5.805333267312069
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.875550
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,5.805333
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,19
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.5070709551326666
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.0070708996215139
timing__hold__ws__corner:min_ff_n40C_1v95,0.11472900731958958
timing__setup__ws__corner:min_ff_n40C_1v95,6.101253008843259
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114729
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.671549
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4
design__max_fanout_violation__count__corner:max_tt_025C_1v80,19
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.9306033984593879
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.4306034539705408
timing__hold__ws__corner:max_tt_025C_1v80,0.3306137679427311
timing__setup__ws__corner:max_tt_025C_1v80,6.279442032978288
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.330614
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,6.990044
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,17
design__max_fanout_violation__count__corner:max_ss_100C_1v60,19
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.9038104964706564
clock__skew__worst_setup__corner:max_ss_100C_1v60,2.403810551981809
timing__hold__ws__corner:max_ss_100C_1v60,0.8976570851826411
timing__setup__ws__corner:max_ss_100C_1v60,5.550461580786657
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.897657
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,5.550462
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,19
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.5424923996905142
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.042492455201667
timing__hold__ws__corner:max_ff_n40C_1v95,0.12359669193497334
timing__setup__ws__corner:max_ff_n40C_1v95,6.129573910823997
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123597
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.575523
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,47
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000097682
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000865379
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000219079
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000865379
design_powergrid__voltage__worst,0.0000865379
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.000097682
design_powergrid__drop__worst__net:VPWR,0.000097682
design_powergrid__voltage__worst__net:VGND,0.0000865379
design_powergrid__drop__worst__net:VGND,0.0000865379
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000022900000000000000975435010541758629187825135886669158935546875
ir__drop__worst,0.000097700000000000003096307932271002982815844006836414337158203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
