{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480026510044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480026510067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 14:28:29 2016 " "Processing started: Thu Nov 24 14:28:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480026510067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026510067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LB08 -c LB08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LB08 -c LB08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026510068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480026510698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarm-structure " "Found design unit 1: Alarm-structure" {  } { { "Alarm.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/Alarm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/Alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-structure " "Found design unit 1: PreScale-structure" {  } { { "PreScale.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/PreScale.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532330 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/PreScale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 3 1 " "Found 3 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System-Basic " "Found design unit 1: System-Basic" {  } { { "System.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/System.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532330 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 System-thelayed " "Found design unit 2: System-thelayed" {  } { { "System.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/System.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532330 ""} { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/System.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alrtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alrtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlrTest-structure " "Found design unit 1: AlrTest-structure" {  } { { "AlrTest.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/AlrTest.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlrTest " "Found entity 1: AlrTest" {  } { { "AlrTest.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/AlrTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tensecdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tensecdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TenSecDelay-csa " "Found design unit 1: TenSecDelay-csa" {  } { { "TenSecDelay.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/TenSecDelay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""} { "Info" "ISGN_ENTITY_NAME" "1 TenSecDelay " "Found entity 1: TenSecDelay" {  } { { "TenSecDelay.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/TenSecDelay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/halfsecdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/halfsecdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSecDelay-csa " "Found design unit 1: halfSecDelay-csa" {  } { { "output_files/halfSecDelay.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/output_files/halfSecDelay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSecDelay " "Found entity 1: halfSecDelay" {  } { { "output_files/halfSecDelay.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/output_files/halfSecDelay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jamesbond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jamesbond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JamesBond-goldeneye " "Found design unit 1: JamesBond-goldeneye" {  } { { "JamesBond.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/JamesBond.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""} { "Info" "ISGN_ENTITY_NAME" "1 JamesBond " "Found entity 1: JamesBond" {  } { { "JamesBond.vhd" "" { Text "C:/Users/Nicholas/Desktop/LB08/JamesBond.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480026532346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects TenSecDelay.v(1) " "Verilog HDL error at TenSecDelay.v(1): declaring global objects is a SystemVerilog feature" {  } { { "TenSecDelay.v" "" { Text "C:/Users/Nicholas/Desktop/LB08/TenSecDelay.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"use\";  expecting a description TenSecDelay.v(2) " "Verilog HDL syntax error at TenSecDelay.v(2) near text: \"use\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "TenSecDelay.v" "" { Text "C:/Users/Nicholas/Desktop/LB08/TenSecDelay.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tensecdelay.v 0 0 " "Found 0 design units, including 0 entities, in source file tensecdelay.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Nicholas/Desktop/LB08/halfSecDelay.vhd C:/Users/Nicholas/Desktop/LB08/output_files/halfSecDelay.vhd " "File \"C:/Users/Nicholas/Desktop/LB08/halfSecDelay.vhd\" is a duplicate of already analyzed file \"C:/Users/Nicholas/Desktop/LB08/output_files/halfSecDelay.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsecdelay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file halfsecdelay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532346 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "875 " "Peak virtual memory: 875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480026532676 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 14:28:52 2016 " "Processing ended: Thu Nov 24 14:28:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480026532676 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480026532676 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480026532676 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026532676 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480026533462 ""}
