
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.128509                       # Number of seconds simulated
sim_ticks                                1128509018000                       # Number of ticks simulated
final_tick                               1128509018000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 574968                       # Simulator instruction rate (inst/s)
host_op_rate                                   933971                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1284439472                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681092                       # Number of bytes of host memory used
host_seconds                                   878.60                       # Real time elapsed on the host
sim_insts                                   505166671                       # Number of instructions simulated
sim_ops                                     820587161                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        25552064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25599040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23623296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23623296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           399251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        369114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             369114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              41627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           22642321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22683948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         41627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20933192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20933192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20933192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             41627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          22642321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43617140                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   239266650                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64382894                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1004                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   670577265                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2257018036                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   505166671                       # Number of instructions committed
system.cpu.committedOps                     820587161                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             815768985                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9453744                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46579554                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    815768985                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1829128256                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707859047                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297650455                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279965079                       # number of times the CC registers were written
system.cpu.num_mem_refs                     303649537                       # number of memory refs
system.cpu.num_load_insts                   239266643                       # Number of load instructions
system.cpu.num_store_insts                   64382894                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2257018036                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          61787383                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1363333      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 507122428     61.80%     61.97% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     61.97% # Class of executed instruction
system.cpu.op_class::IntDiv                   8449251      1.03%     63.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.00% # Class of executed instruction
system.cpu.op_class::MemRead                239265665     29.16%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                64382204      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  820587161                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.953352                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303649544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            683865                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            444.019717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.953352                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607982953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607982953                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    238649613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238649613                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64203145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64203145                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     302852758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302852758                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    302852758                       # number of overall hits
system.cpu.dcache.overall_hits::total       302852758                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       617037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        617037                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       179749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       179749                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       796786                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         796786                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       796786                       # number of overall misses
system.cpu.dcache.overall_misses::total        796786                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 136771750000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 136771750000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18169991000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18169991000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 154941741000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 154941741000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 154941741000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 154941741000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    239266650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239266650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64382894                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    303649544                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303649544                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    303649544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303649544                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002579                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002792                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002624                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 221658.911864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 221658.911864                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 101085.352352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101085.352352                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 194458.412924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 194458.412924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 194458.412924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 194458.412924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657307                       # number of writebacks
system.cpu.dcache.writebacks::total            657307                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       617037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       617037                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       179749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       179749                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       796786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       796786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       796786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       796786                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 136154713000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 136154713000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17990242000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17990242000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 154144955000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 154144955000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 154144955000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 154144955000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 220658.911864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 220658.911864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 100085.352352                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100085.352352                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 193458.412924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 193458.412924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 193458.412924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 193458.412924                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683353                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.710145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           670577265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          888181.807947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   450.710145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.880293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1341155285                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1341155285                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    670576510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       670576510                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     670576510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        670576510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    670576510                       # number of overall hits
system.cpu.icache.overall_hits::total       670576510                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    138327500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138327500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    138327500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138327500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    138327500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138327500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    670577265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    670577265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    670577265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    670577265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    670577265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    670577265                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 183215.231788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 183215.231788                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 183215.231788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 183215.231788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 183215.231788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 183215.231788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    137572500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    137572500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    137572500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    137572500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    137572500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    137572500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 182215.231788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 182215.231788                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 182215.231788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 182215.231788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 182215.231788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 182215.231788                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.630234                       # Cycle average of tags in use
system.l2.tags.total_refs                     1481159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    520787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.844078                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.199492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.728482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.702260                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999819                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1428                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12370267                       # Number of tag accesses
system.l2.tags.data_accesses                 12370267                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657307                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          292                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              292                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            112921                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               112921                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3026                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         161041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161041                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                164067                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164081                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data               164067                       # number of overall hits
system.l2.overall_hits::total                  164081                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63802                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63802                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              741                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       455996                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          455996                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 741                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              519798                       # number of demand (read+write) misses
system.l2.demand_misses::total                 520539                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                741                       # number of overall misses
system.l2.overall_misses::cpu.data             519798                       # number of overall misses
system.l2.overall_misses::total                520539                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16503171500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16503171500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    136288500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136288500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 133538219000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 133538219000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     136288500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  150041390500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     150177679000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    136288500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 150041390500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    150177679000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          292                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          292                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        112921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           112921                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       617037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        617037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            683865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               684620                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           683865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              684620                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954720                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981457                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.739009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739009                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981457                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.760089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760333                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981457                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.760089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760333                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 258662.291151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 258662.291151                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 183925.101215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 183925.101215                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 292849.540347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 292849.540347                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 183925.101215                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 288653.266269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 288504.183164                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 183925.101215                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 288653.266269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 288504.183164                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               504272                       # number of writebacks
system.l2.writebacks::total                    504272                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        63802                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63802                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       455996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       455996                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         519798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            520539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        519798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           520539                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15865151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15865151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    128878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128878500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 128978259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128978259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    128878500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 144843410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 144972289000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    128878500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 144843410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 144972289000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.739009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.739009                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.760089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.760089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760333                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 248662.291151                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 248662.291151                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 173925.101215                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 173925.101215                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 282849.540347                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 282849.540347                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 173925.101215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 278653.266269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 278504.183164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 173925.101215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 278653.266269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 278504.183164                       # average overall mshr miss latency
system.l2.replacements                         518739                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16200.529796                       # Cycle average of tags in use
system.l3.tags.total_refs                     1026070                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    769130                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.334066                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       10.121972                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        660.259709                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15530.148114                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000618                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.040299                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.947885                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.988802                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16383                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses               17017666666                       # Number of tag accesses
system.l3.tags.data_accesses              17017666666                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       504272                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           504272                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 80                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    80                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data         120467                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            120474                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     7                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                120547                       # number of demand (read+write) hits
system.l3.demand_hits::total                   120554                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    7                       # number of overall hits
system.l3.overall_hits::cpu.data               120547                       # number of overall hits
system.l3.overall_hits::total                  120554                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63722                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63722                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          734                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       335529                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          336263                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 734                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              399251                       # number of demand (read+write) misses
system.l3.demand_misses::total                 399985                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                734                       # number of overall misses
system.l3.overall_misses::cpu.data             399251                       # number of overall misses
system.l3.overall_misses::total                399985                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  15162489500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   15162489500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    120654000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 122296912497                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 122417566497                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     120654000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  137459401997                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     137580055997                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    120654000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 137459401997                       # number of overall miss cycles
system.l3.overall_miss_latency::total    137580055997                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       504272                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       504272                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63802                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63802                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          741                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       455996                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        456737                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               741                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            519798                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               520539                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              741                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           519798                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              520539                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998746                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998746                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.990553                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.735816                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.736229                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.990553                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.768089                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.768405                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.990553                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.768089                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.768405                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 237947.482816                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 237947.482816                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 164378.746594                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 364489.842896                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 364053.037346                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 164378.746594                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 344293.193998                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 343963.038606                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 164378.746594                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 344293.193998                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 343963.038606                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               369115                       # number of writebacks
system.l3.writebacks::total                    369115                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        12559                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         12559                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63722                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63722                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          734                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       335529                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       336263                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            734                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         399251                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            399985                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           734                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        399251                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           399985                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  14525269500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  14525269500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    113314000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 118941622497                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 119054936497                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    113314000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 133466891997                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 133580205997                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    113314000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 133466891997                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 133580205997                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998746                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998746                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.990553                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.735816                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.736229                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.990553                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.768089                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.768405                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.990553                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.768089                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.768405                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 227947.482816                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 227947.482816                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 154378.746594                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 354489.842896                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 354053.037346                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 154378.746594                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 334293.193998                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 333963.038606                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 154378.746594                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 334293.193998                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 333963.038606                       # average overall mshr miss latency
system.l3.replacements                         752746                       # number of replacements
system.membus.snoop_filter.tot_requests        795987                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       396002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             336263                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       369114                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12559                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63722                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63722                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        336263                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1181643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1181643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1181643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     49222336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     49222336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49222336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            399985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  399985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              399985                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2274751500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1999941000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1481186                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       796566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         384299                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       384299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1161579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          424144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          112921                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         112921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       617037                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2276925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2278727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85835008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85902016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          902370                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32273408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1699911                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.226071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1315611     77.39%     77.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 384300     22.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1699911                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1398192000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1132500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1082258000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1038913                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       518090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         383631                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       383631                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1128509018000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            456737                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       873387                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          397449                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63802                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63802                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       456737                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1559168                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65587904                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          752746                       # Total snoops (count)
system.tol3bus.snoopTraffic                  23623360                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1273569                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.301225                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.458790                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 889938     69.88%     69.88% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 383631     30.12%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1273569                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1023870216                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         780808781                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
