
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 684.67

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: r_o_r[32]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    1.40    0.00    0.00  200.00 ^ rst (in)
                                         rst (net)
                  0.17    0.05  200.05 ^ input73/A (BUFx6f_ASAP7_75t_R)
     4    4.75    8.57   10.50  210.55 ^ input73/Y (BUFx6f_ASAP7_75t_R)
                                         net73 (net)
                  8.75    0.67  211.22 ^ _827_/B (AOI21x1_ASAP7_75t_R)
     1    0.66    5.85    5.83  217.06 v _827_/Y (AOI21x1_ASAP7_75t_R)
                                         _171_ (net)
                  5.85    0.01  217.07 v r_o_r[32]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                217.07   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.04    0.33    0.33 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     8    7.51   25.98   20.22   20.55 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 25.99    0.31   20.86 ^ clkbuf_3_3__f_clk/A (BUFx2_ASAP7_75t_R)
    15    9.94   33.66   30.18   51.04 ^ clkbuf_3_3__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_3_3__leaf_clk (net)
                 33.66    0.13   51.17 ^ r_o_r[32]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   51.17   clock reconvergence pessimism
                         14.56   65.73   library hold time
                                 65.73   data required time
-----------------------------------------------------------------------------
                                 65.73   data required time
                               -217.07   data arrival time
-----------------------------------------------------------------------------
                                151.33   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u0_o_r[33]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o[33] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.04    0.33    0.33 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     8    7.51   25.98   20.22   20.55 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 25.99    0.31   20.86 ^ clkbuf_3_4__f_clk/A (BUFx2_ASAP7_75t_R)
    16   10.42   35.22   30.79   51.65 ^ clkbuf_3_4__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_3_4__leaf_clk (net)
                 35.22    0.18   51.83 ^ u0_o_r[33]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.84   13.13   41.27   93.10 ^ u0_o_r[33]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _010_ (net)
                 13.13    0.02   93.12 ^ _508_/A (INVx1_ASAP7_75t_R)
     1    1.57   11.16    8.90  102.02 v _508_/Y (INVx1_ASAP7_75t_R)
                                         net209 (net)
                 11.16    0.19  102.21 v output209/A (BUFx3_ASAP7_75t_R)
     1    0.50    4.40   13.10  115.30 v output209/Y (BUFx3_ASAP7_75t_R)
                                         u0_o[33] (net)
                  4.40    0.02  115.33 v u0_o[33] (out)
                                115.33   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -115.33   data arrival time
-----------------------------------------------------------------------------
                                684.67   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u0_o_r[33]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o[33] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.04    0.33    0.33 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     8    7.51   25.98   20.22   20.55 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 25.99    0.31   20.86 ^ clkbuf_3_4__f_clk/A (BUFx2_ASAP7_75t_R)
    16   10.42   35.22   30.79   51.65 ^ clkbuf_3_4__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_3_4__leaf_clk (net)
                 35.22    0.18   51.83 ^ u0_o_r[33]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.84   13.13   41.27   93.10 ^ u0_o_r[33]$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _010_ (net)
                 13.13    0.02   93.12 ^ _508_/A (INVx1_ASAP7_75t_R)
     1    1.57   11.16    8.90  102.02 v _508_/Y (INVx1_ASAP7_75t_R)
                                         net209 (net)
                 11.16    0.19  102.21 v output209/A (BUFx3_ASAP7_75t_R)
     1    0.50    4.40   13.10  115.30 v output209/Y (BUFx3_ASAP7_75t_R)
                                         u0_o[33] (net)
                  4.40    0.02  115.33 v u0_o[33] (out)
                                115.33   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -115.33   data arrival time
-----------------------------------------------------------------------------
                                684.67   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
282.767822265625

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8836

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
22.297996520996094

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9678

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
46.6670

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
51.1735

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
115.3263

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
684.6737

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
593.683921

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-04   3.25e-06   1.74e-08   1.79e-04  52.2%
Combinational          5.45e-05   3.16e-05   5.53e-08   8.61e-05  25.2%
Clock                  2.56e-05   5.17e-05   9.46e-10   7.73e-05  22.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.55e-04   8.65e-05   7.37e-08   3.42e-04 100.0%
                          74.7%      25.3%       0.0%
