$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % clk $end
  $var wire  1 $ clr $end
  $var wire  4 & inp [3:0] $end
  $var wire  1 # load $end
  $var wire  4 ' q [3:0] $end
  $scope module top $end
   $var wire  1 % clk $end
   $var wire  1 $ clr $end
   $var wire  4 & inp [3:0] $end
   $var wire  1 # load $end
   $var wire  4 ' q [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
b0001 &
b0000 '
#2
1%
#3
1#
0%
b0010 &
#4
1%
b0010 '
#5
0%
b0100 &
#6
1%
b0100 '
#7
0#
1$
0%
b1000 &
#8
1%
b0000 '
#9
