

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:48:52 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.258 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     21|        -|        -|    -|
|Expression           |        -|      0|        0|     2065|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1004|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     21|     1004|     2165|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+----------------+
    |                   Instance                   |                  Module                  |   Expression   |
    +----------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_11s_9s_8s_18_1_1_U17      |myproject_am_addmul_11s_9s_8s_18_1_1      | i0 * (i1 + i2) |
    |myproject_am_addmul_8s_11s_8s_18_1_1_U8       |myproject_am_addmul_8s_11s_8s_18_1_1      | i0 * (i1 + i2) |
    |myproject_am_submul_10s_8s_8s_18_1_1_U18      |myproject_am_submul_10s_8s_8s_18_1_1      | i0 * (i1 - i2) |
    |myproject_am_submul_10s_8s_8s_18_1_1_U19      |myproject_am_submul_10s_8s_8s_18_1_1      | i0 * (i1 - i2) |
    |myproject_am_submul_11s_8s_8s_18_1_1_U21      |myproject_am_submul_11s_8s_8s_18_1_1      | i0 * (i1 - i2) |
    |myproject_am_submul_11s_9s_8s_18_1_1_U9       |myproject_am_submul_11s_9s_8s_18_1_1      | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_8s_17s_23ns_23_1_1_U10  |myproject_mac_mul_sub_8s_17s_23ns_23_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_8s_17s_23ns_23_1_1_U2    |myproject_mac_muladd_8s_17s_23ns_23_1_1   |  i0 * i1 + i2  |
    |myproject_mac_mulsub_8s_16s_23ns_23_1_1_U16   |myproject_mac_mulsub_8s_16s_23ns_23_1_1   |  i0 - i1 * i2  |
    |myproject_mac_mulsub_8s_16s_23s_23_1_1_U11    |myproject_mac_mulsub_8s_16s_23s_23_1_1    |  i0 - i1 * i2  |
    |myproject_mul_mul_8s_11s_18_1_1_U5            |myproject_mul_mul_8s_11s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_11s_18_1_1_U12           |myproject_mul_mul_8s_11s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_11s_18_1_1_U13           |myproject_mul_mul_8s_11s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_13s_18_1_1_U20           |myproject_mul_mul_8s_13s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_16s_22_1_1_U6            |myproject_mul_mul_8s_16s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_16s_22_1_1_U7            |myproject_mul_mul_8s_16s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_16s_22_1_1_U14           |myproject_mul_mul_8s_16s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_16s_22_1_1_U15           |myproject_mul_mul_8s_16s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_16s_23_1_1_U1            |myproject_mul_mul_8s_16s_23_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_17s_23_1_1_U4            |myproject_mul_mul_8s_17s_23_1_1           |     i0 * i1    |
    |myproject_mul_mul_8s_18s_23_1_1_U3            |myproject_mul_mul_8s_18s_23_1_1           |     i0 * i1    |
    +----------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_307_p2              |     *    |      0|  0|  40|           8|           8|
    |mul_ln1192_8_fu_1260_p2           |     *    |      0|  0|  40|           6|           8|
    |r_V_12_fu_415_p2                  |     *    |      0|  0|  62|           8|          10|
    |r_V_14_fu_440_p2                  |     *    |      0|  0|  49|           8|           9|
    |r_V_20_fu_515_p2                  |     *    |      0|  0|  49|           8|           9|
    |r_V_23_fu_903_p2                  |     *    |      0|  0|  40|           4|           8|
    |r_V_25_fu_313_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_31_fu_629_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_33_fu_642_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_35_fu_227_p2                  |     *    |      0|  0|  49|           8|           9|
    |r_V_36_fu_249_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_38_fu_388_p2                  |     *    |      0|  0|  49|           8|           9|
    |r_V_39_fu_727_p2                  |     *    |      0|  0|  62|           8|          10|
    |r_V_42_fu_463_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_44_fu_913_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_45_fu_918_p2                  |     *    |      0|  0|  49|           8|           9|
    |r_V_46_fu_572_p2                  |     *    |      0|  0|  40|           8|           8|
    |r_V_6_fu_397_p2                   |     *    |      0|  0|  40|           8|           8|
    |add_ln1192_10_fu_1273_p2          |     +    |      0|  0|  28|          23|          23|
    |add_ln1192_12_fu_566_p2           |     +    |      0|  0|  28|          23|          23|
    |add_ln1192_13_fu_943_p2           |     +    |      0|  0|  28|          23|          23|
    |add_ln1192_14_fu_956_p2           |     +    |      0|  0|  28|          23|          23|
    |add_ln1192_15_fu_973_p2           |     +    |      0|  0|  28|          23|          23|
    |add_ln1192_18_fu_1075_p2          |     +    |      0|  0|  35|          28|          28|
    |add_ln1192_19_fu_1116_p2          |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_2_fu_1162_p2           |     +    |      0|  0|  28|          23|          23|
    |add_ln1192_3_fu_1177_p2           |     +    |      0|  0|  28|          23|          23|
    |add_ln1192_5_fu_760_p2            |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_6_fu_794_p2            |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_7_fu_807_p2            |     +    |      0|  0|  28|          28|          28|
    |add_ln1192_9_fu_891_p2            |     +    |      0|  0|  28|          23|          23|
    |grp_fu_1302_p2                    |     +    |      0|  0|  30|          23|          23|
    |grp_fu_1396_p2                    |     +    |      0|  0|  30|          23|          23|
    |r_V_40_fu_1194_p2                 |     +    |      0|  0|  20|          13|          13|
    |r_V_41_fu_453_p2                  |     +    |      0|  0|  18|          11|          11|
    |ret_V_10_fu_1135_p2               |     +    |      0|  0|  28|          25|          28|
    |ret_V_2_fu_1214_p2                |     +    |      0|  0|  28|          21|          23|
    |ret_V_3_fu_842_p2                 |     +    |      0|  0|  28|          26|          28|
    |ret_V_4_fu_1279_p2                |     +    |      0|  0|  28|          20|          23|
    |ret_V_6_fu_1041_p2                |     +    |      0|  0|  28|          20|          23|
    |ret_V_9_fu_623_p2                 |     +    |      0|  0|  30|          23|          23|
    |r_V_37_fu_350_p2                  |     -    |      0|  0|  18|          11|          11|
    |r_V_43_fu_503_p2                  |     -    |      0|  0|  20|          13|          13|
    |r_V_49_fu_601_p2                  |     -    |      0|  0|  19|          12|          12|
    |r_V_50_fu_1081_p2                 |     -    |      0|  0|  19|          12|          12|
    |ret_V_7_fu_589_p2                 |     -    |      0|  0|  28|           1|          21|
    |ret_V_8_fu_595_p2                 |     -    |      0|  0|  28|          21|          21|
    |ret_V_fu_267_p2                   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1192_10_fu_1254_p2          |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_12_fu_549_p2           |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_13_fu_935_p2           |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_14_fu_990_p2           |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_15_fu_1018_p2          |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_16_fu_1035_p2          |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_17_fu_1099_p2          |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_18_fu_1129_p2          |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_1_fu_704_p2            |     -    |      0|  0|  30|          23|          23|
    |sub_ln1192_2_fu_1208_p2           |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_3_fu_747_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_4_fu_777_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_5_fu_823_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_6_fu_836_p2            |     -    |      0|  0|  28|          28|          28|
    |sub_ln1192_8_fu_879_p2            |     -    |      0|  0|  28|          23|          23|
    |sub_ln1192_9_fu_1238_p2           |     -    |      0|  0|  28|          23|          23|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2065|        1160|        1209|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  128|        256|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  131|        262|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_12_reg_1623                |   23|   0|   23|          0|
    |add_ln1192_9_reg_1668                 |   23|   0|   23|          0|
    |add_ln1192_reg_1553                   |   23|   0|   23|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |mul_ln1118_reg_1533                   |   16|   0|   16|          0|
    |mul_ln1192_10_reg_1538                |   23|   0|   23|          0|
    |mul_ln1192_3_reg_1563                 |   23|   0|   23|          0|
    |mul_ln1192_4_reg_1598                 |   18|   0|   18|          0|
    |mul_ln1192_5_reg_1603                 |   18|   0|   18|          0|
    |mul_ln1192_7_reg_1678                 |   18|   0|   18|          0|
    |mul_ln728_1_reg_1583                  |   18|   0|   18|          0|
    |mul_ln728_2_reg_1588                  |   22|   0|   22|          0|
    |mul_ln728_3_reg_1593                  |   22|   0|   22|          0|
    |mul_ln728_6_reg_1633                  |   18|   0|   18|          0|
    |mul_ln728_7_reg_1643                  |   22|   0|   22|          0|
    |mul_ln728_8_reg_1648                  |   22|   0|   22|          0|
    |mul_ln728_reg_1573                    |   23|   0|   23|          0|
    |p_Val2_11_reg_1492                    |    8|   0|    8|          0|
    |r_V_38_reg_1548                       |   16|   0|   17|          1|
    |r_V_39_reg_1658                       |   16|   0|   18|          2|
    |r_V_41_reg_1578                       |   11|   0|   11|          0|
    |r_V_43_reg_1608                       |   11|   0|   13|          2|
    |r_V_44_reg_1683                       |   16|   0|   16|          0|
    |r_V_4_reg_1543                        |    8|   0|    9|          1|
    |r_V_6_reg_1558                        |   16|   0|   16|          0|
    |ret_V_9_reg_1638                      |   18|   0|   23|          5|
    |ret_V_reg_1487                        |   17|   0|   22|          5|
    |rhs_V_18_reg_1628                     |   16|   0|   21|          5|
    |sext_ln1116_5_reg_1568                |   16|   0|   17|          1|
    |sext_ln1117_1_reg_1461                |   17|   0|   17|          0|
    |sext_ln1118_13_reg_1506               |   16|   0|   16|          0|
    |sext_ln1118_24_reg_1613               |   16|   0|   16|          0|
    |sext_ln1118_2_reg_1482                |   16|   0|   16|          0|
    |sext_ln1192_15_reg_1673               |   13|   0|   13|          0|
    |sext_ln1192_1_reg_1476                |   23|   0|   23|          0|
    |sext_ln1192_1_reg_1476_pp0_iter1_reg  |   23|   0|   23|          0|
    |sub_ln1192_1_reg_1653                 |   23|   0|   23|          0|
    |sub_ln1192_7_reg_1618                 |   23|   0|   23|          0|
    |tmp_1_reg_1446                        |    8|   0|    8|          0|
    |tmp_2_reg_1466                        |    8|   0|    8|          0|
    |tmp_4_reg_1512                        |    8|   0|    8|          0|
    |tmp_4_reg_1512_pp0_iter1_reg          |    8|   0|    8|          0|
    |tmp_5_reg_1521                        |    8|   0|    8|          0|
    |tmp_5_reg_1521_pp0_iter1_reg          |    8|   0|    8|          0|
    |trunc_ln708_1_reg_1663                |    8|   0|    8|          0|
    |trunc_ln708_3_reg_1688                |    8|   0|    8|          0|
    |trunc_ln708_4_reg_1693                |    8|   0|    8|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  128|   0|  128|          0|
    |tmp_1_reg_1446                        |   64|  32|    8|          0|
    |tmp_2_reg_1466                        |   64|  32|    8|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1004|  64|  914|         22|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  128|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    8|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    8|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    8|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    8|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    8|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

