axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,
axi_vip_pkg.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,
axi4stream_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,
axi_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv,
clk_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv,
rst_vip_if.sv,systemverilog,xilinx_vip,C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv,
gtwizard_ultrascale_v1_7_bit_sync.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_bit_sync.v,
gtwizard_ultrascale_v1_7_gte4_drp_arb.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v,
gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v,
gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v,
gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v,
gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v,
gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v,
gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v,
gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v,
gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v,
gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v,
gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v,
gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v,
gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v,
gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v,
gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v,
gtwizard_ultrascale_v1_7_gtwiz_reset.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v,
gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v,
gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v,
gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v,
gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v,
gtwizard_ultrascale_v1_7_reset_sync.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_sync.v,
gtwizard_ultrascale_v1_7_reset_inv_sync.v,verilog,gtwizard_ultrascale_v1_7_9,../../../ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v,
gtwizard_ultrascale_v1_7_gtye4_channel.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v,
aurora_64b66b_rx_0_gt_gtye4_channel_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/ip_0/sim/aurora_64b66b_rx_0_gt_gtye4_channel_wrapper.v,
aurora_64b66b_rx_0_gt_gtwizard_gtye4.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/ip_0/sim/aurora_64b66b_rx_0_gt_gtwizard_gtye4.v,
aurora_64b66b_rx_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/ip_0/sim/aurora_64b66b_rx_0_gt_gtwizard_top.v,
aurora_64b66b_rx_0_gt.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/ip_0/sim/aurora_64b66b_rx_0_gt.v,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../ipstatic/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v,
aurora_64b66b_rx_0_fifo_gen_master.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/ip_1/sim/aurora_64b66b_rx_0_fifo_gen_master.v,
aurora_64b66b_rx_0_fifo_gen_slave.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/ip_2/sim/aurora_64b66b_rx_0_fifo_gen_slave.v,
aurora_64b66b_rx_0_support.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_support.v,
gtwizard_ultrascale_v1_7_gtye4_common.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/example_design/gtwizard_ultrascale_v1_7_gtye4_common.v,
aurora_64b66b_rx_0_gt_gtye4_common_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/example_design/aurora_64b66b_rx_0_gt_gtye4_common_wrapper.v,
aurora_64b66b_rx_0_gt_common_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_gt_common_wrapper.v,
aurora_64b66b_rx_0_support_reset_logic.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_support_reset_logic.v,
aurora_64b66b_rx_0_ultrascale_tx_userclk.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_ultrascale_tx_userclk.v,
aurora_64b66b_rx_0_clock_module.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_clock_module.v,
aurora_64b66b_rx_0_axi_to_drp.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/example_design/aurora_64b66b_rx_0_axi_to_drp.v,
aurora_64b66b_rx_0_multi_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/example_design/gt/aurora_64b66b_rx_0_multi_wrapper.v,
aurora_64b66b_rx_0_ultrascale_rx_userclk.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/example_design/gt/aurora_64b66b_rx_0_ultrascale_rx_userclk.v,
aurora_64b66b_rx_0_reset_logic.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_reset_logic.v,
aurora_64b66b_rx_0_cdc_sync.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_cdc_sync.v,
aurora_64b66b_rx_0_core.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0_core.v,
aurora_64b66b_rx_0_block_sync_sm.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_block_sync_sm.v,
aurora_64b66b_rx_0_common_reset_cbcc.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_common_reset_cbcc.v,
aurora_64b66b_rx_0_common_logic_cbcc.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_common_logic_cbcc.v,
aurora_64b66b_rx_0_cbcc_gtx_6466.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_cbcc_gtx_6466.v,
aurora_64b66b_rx_0_64b66b_descrambler.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_64b66b_descrambler.v,
aurora_64b66b_rx_0_polarity_check.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_polarity_check.v,
aurora_64b66b_rx_0_wrapper.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/example_design/gt/aurora_64b66b_rx_0_wrapper.v,
aurora_64b66b_rx_0_rx_aurora_lane_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_aurora_lane_simplex.v,
aurora_64b66b_rx_0_rx_channel_err_detect_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_channel_err_detect_simplex.v,
aurora_64b66b_rx_0_rx_channel_init_sm_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_channel_init_sm_simplex.v,
aurora_64b66b_rx_0_rx_err_detect_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_err_detect_simplex.v,
aurora_64b66b_rx_0_rx_global_logic_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_global_logic_simplex.v,
aurora_64b66b_rx_0_rx_lane_init_sm_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_lane_init_sm_simplex.v,
aurora_64b66b_rx_0_rx_ll_datapath_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_ll_datapath_simplex.v,
aurora_64b66b_rx_0_rx_ll_simplex.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_rx_ll_simplex.v,
aurora_64b66b_rx_0_width_conversion.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_width_conversion.v,
aurora_64b66b_rx_0_sym_dec.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0/src/aurora_64b66b_rx_0_sym_dec.v,
aurora_64b66b_rx_0.v,verilog,xil_defaultlib,../../../../FPGA_Firmware.gen/sources_1/ip/aurora_64b66b_rx_0/aurora_64b66b_rx_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
