architecture               	circuit        	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	min_chan_width	critical_path_delay	routed_wirelength	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	8c2a6d4-dirty	0                    	0                        	765                	895                  	48            	3.85776            	4412             	1.27428  	1.21534   	1.81263                  	0.145133            	402                 	35     	99    	130        	1           	0       	           	                  	                	               	     
k6_frac_N10_mem32K_40nm.xml	diffeq1.v      	8c2a6d4-dirty	0                    	0                        	1004               	941                  	50            	22.2265            	14017            	0.855667 	2.2956    	9.96314                  	0.892851            	705                 	37     	162   	96         	0           	5       	           	                  	                	               	     
