$date
	Wed May 25 01:57:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dflop $end
$var wire 1 ! D $end
$var wire 1 " clk $end
$var reg 1 # Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
1!
$end
#5000
0"
#10000
1#
1"
#15000
0"
#20000
1"
#25000
0"
#30000
0!
1"
#35000
0"
#40000
0#
1"
#45000
0"
#50000
1"
#55000
0"
#60000
1!
1"
#65000
0"
#70000
1#
1"
#75000
0"
#80000
1"
#80001
