<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://ir.amd.com/news-events/press-releases/detail/1141/amd-introduces-worlds-largest-fpga-based-adaptive-soc">Original</a>
    <h1>AMD Introduces World’s Largest FPGA-Based Adaptive SoC for Emulation</h1>
    
    <div id="readability-page-1" class="page"><div>
                <div>
                                                    <main>
                        <div>
                                <article>
    
    
    
     
      
    
	
<p>ꟷ<em> AMD Versal Premium VP1902 adaptive SoC offers 2X the capacity of previous-generation FPGAs, providing chipmakers with the tools to bring new ASIC and SoC designs to market faster </em>─<br/></p>      <p>ꟷ<em> Collaboration with EDA leaders Cadence, Siemens and Synopsys helps ensure chip designers have access to scalable ecosystem of fully-featured solutions </em>ꟷ</p>    <p>SANTA CLARA, Calif., June  27, 2023  (GLOBE NEWSWIRE) -- <a href="http://www.amd.com/" rel="nofollow" target="_blank">AMD</a> (NASDAQ: AMD) today announced the <a href="https://www.xilinx.com/products/silicon-devices/acap/versal-premium/vp1902.html" rel="nofollow" target="_blank">AMD Versal™ Premium VP1902</a> adaptive system-on-chip (SoC), the world’s largest<sup>1</sup> adaptive SoC. The VP1902 adaptive SoC is an emulation-class, chiplet-based device designed to streamline the verification of increasingly complex semiconductor designs. Offering 2X<sup>2</sup> the capacity over the prior generation, designers can confidently innovate and validate application-specific integrated circuits (ASICs) and SoC designs to help bring next generation technologies to market faster.</p>      <p><strong>Confidently Emulate and Prototype Next-Generation Designs</strong></p>      <p><strong>Iterate Designs Fast with Unmatched Debug Capabilities<br/></strong>Debug is essential for pre-silicon verification and concurrent software development. Finding and addressing bugs before tape-out keeps programs on schedule and budget. The VP1902 adaptive SoC leverages the Versal architecture, including the programmable network-on-chip, to provide up to 8X<sup>5</sup> faster debugging compared to the prior generation VU19P FPGA.</p>      <p><strong>Development Tools and Ecosystem Collaborations</strong></p>      <p><strong>Supporting Resources</strong></p>      <ul type="disc">
<li>Learn more about the <a href="https://www.xilinx.com/products/silicon-devices/acap/versal-premium/vp1902.html" rel="nofollow" target="_blank">AMD Versal Premium VP1902 adaptive SoC</a>
</li>
<li>Follow AMD on <a href="https://twitter.com/AMD" rel="nofollow" target="_blank">Twitter</a>
</li>
<li>Connect with AMD on <a href="https://www.linkedin.com/company/amd/" rel="nofollow" target="_blank">LinkedIn</a><br/>
</li>
</ul>      <p><strong>About AMD</strong></p>      <p><strong>AMD, the AMD Arrow logo, Vivado, Versal, Virtex, UltraScale+ and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other names are for informational purposes only and may be trademarks of their respective owners.</strong></p>      <p><sup>1</sup> Based on AMD internal analysis in May 2023 with a 6-input LUT count to compare the Versal Premium VP1902 device versus the Intel Stratix 10 GX 10M FPGA. (VER-002)</p>      <p><strong>Contact:</strong></p>      <p><strong>Suresh Bhaskaran</strong></p> <img src="https://www.globenewswire.com/newsroom/ti?nf=ODg2NDkzOCM1NjY1ODY0IzIwMDcxMTY="/> </article>
    	                        </div>
                    </main>
                                </div>
            </div></div>
  </body>
</html>
