// Seed: 924159555
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0
    , id_7,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5
    , id_8,
    input id_6
);
  assign id_3[1] = 1;
endmodule
