$date
	Tue Aug 26 01:17:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module ins_fulladder $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
0%
1$
#30
1"
0!
1%
#40
0"
1!
0%
0$
1#
#50
1"
0!
1%
#60
0%
1$
#70
1!
1%
#80
