{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670619538924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670619538924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 17:58:58 2022 " "Processing started: Fri Dec 09 17:58:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670619538924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619538924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius -c genius " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius -c genius" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619538924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670619539192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670619539192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genius-arch " "Found design unit 1: genius-arch" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670619546230 ""} { "Info" "ISGN_ENTITY_NAME" "1 genius " "Found entity 1: genius" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670619546230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_genius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_genius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_genius-teste " "Found design unit 1: tb_genius-teste" {  } { { "tb_genius.vhd" "" { Text "C:/tp-labsd-genius/tb_genius.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670619546230 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_genius " "Found entity 1: tb_genius" {  } { { "tb_genius.vhd" "" { Text "C:/tp-labsd-genius/tb_genius.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670619546230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genius " "Elaborating entity \"genius\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670619546245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sequencia_dificil_fpga genius.vhd(60) " "Verilog HDL or VHDL warning at genius.vhd(60): object \"sequencia_dificil_fpga\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670619546245 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sequencia_dificil_usuario genius.vhd(63) " "Verilog HDL or VHDL warning at genius.vhd(63): object \"sequencia_dificil_usuario\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670619546245 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_facil genius.vhd(75) " "Verilog HDL or VHDL warning at genius.vhd(75): object \"cont_facil\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670619546245 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_dificil genius.vhd(76) " "Verilog HDL or VHDL warning at genius.vhd(76): object \"cont_dificil\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670619546245 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_1Hz genius.vhd(87) " "Verilog HDL or VHDL warning at genius.vhd(87): object \"CLOCK_1Hz\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670619546245 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comeca_jogo genius.vhd(187) " "VHDL Process Statement warning at genius.vhd(187): signal \"comeca_jogo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequencia_facil_fpga genius.vhd(245) " "VHDL Process Statement warning at genius.vhd(245): signal \"sequencia_facil_fpga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_jogada genius.vhd(245) " "VHDL Process Statement warning at genius.vhd(245): signal \"cont_jogada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(263) " "VHDL Process Statement warning at genius.vhd(263): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(264) " "VHDL Process Statement warning at genius.vhd(264): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_jogada genius.vhd(275) " "VHDL Process Statement warning at genius.vhd(275): signal \"cont_jogada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(275) " "VHDL Process Statement warning at genius.vhd(275): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_jogada genius.vhd(276) " "VHDL Process Statement warning at genius.vhd(276): signal \"cont_jogada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qual_botao genius.vhd(292) " "VHDL Process Statement warning at genius.vhd(292): signal \"qual_botao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trava_leitura_bot genius.vhd(304) " "VHDL Process Statement warning at genius.vhd(304): signal \"trava_leitura_bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(305) " "VHDL Process Statement warning at genius.vhd(305): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(312) " "VHDL Process Statement warning at genius.vhd(312): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(315) " "VHDL Process Statement warning at genius.vhd(315): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(316) " "VHDL Process Statement warning at genius.vhd(316): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trava_leitura_bot genius.vhd(329) " "VHDL Process Statement warning at genius.vhd(329): signal \"trava_leitura_bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(330) " "VHDL Process Statement warning at genius.vhd(330): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(337) " "VHDL Process Statement warning at genius.vhd(337): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(340) " "VHDL Process Statement warning at genius.vhd(340): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(341) " "VHDL Process Statement warning at genius.vhd(341): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trava_leitura_bot genius.vhd(354) " "VHDL Process Statement warning at genius.vhd(354): signal \"trava_leitura_bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(355) " "VHDL Process Statement warning at genius.vhd(355): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(362) " "VHDL Process Statement warning at genius.vhd(362): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(365) " "VHDL Process Statement warning at genius.vhd(365): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(366) " "VHDL Process Statement warning at genius.vhd(366): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trava_leitura_bot genius.vhd(379) " "VHDL Process Statement warning at genius.vhd(379): signal \"trava_leitura_bot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(380) " "VHDL Process Statement warning at genius.vhd(380): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(387) " "VHDL Process Statement warning at genius.vhd(387): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(390) " "VHDL Process Statement warning at genius.vhd(390): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_clock genius.vhd(391) " "VHDL Process Statement warning at genius.vhd(391): signal \"cont_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(423) " "VHDL Process Statement warning at genius.vhd(423): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(423) " "VHDL Process Statement warning at genius.vhd(423): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(445) " "VHDL Process Statement warning at genius.vhd(445): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequencia_facil_fpga genius.vhd(446) " "VHDL Process Statement warning at genius.vhd(446): signal \"sequencia_facil_fpga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequencia_facil_usuario genius.vhd(446) " "VHDL Process Statement warning at genius.vhd(446): signal \"sequencia_facil_usuario\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(474) " "VHDL Process Statement warning at genius.vhd(474): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(488) " "VHDL Process Statement warning at genius.vhd(488): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_ligado genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"led_ligado\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_azul genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"led_azul\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_amarelo genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"led_amarelo\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_verde genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"led_verde\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_vermelho genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"led_vermelho\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_certo genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_certo\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_errado genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_errado\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_c genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_c\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_e genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_e\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sequencia_facil_fpga genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"sequencia_facil_fpga\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sequencia_facil_usuario genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"sequencia_facil_usuario\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_entrada genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_entrada\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_rodada genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_rodada\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_jogada genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_jogada\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextstate genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"nextstate\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_clock genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"cont_clock\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trava_leitura_bot genius.vhd(138) " "VHDL Process Statement warning at genius.vhd(138): inferring latch(es) for signal or variable \"trava_leitura_bot\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670619546261 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trava_leitura_bot genius.vhd(138) " "Inferred latch for \"trava_leitura_bot\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_clock\[0\] genius.vhd(138) " "Inferred latch for \"cont_clock\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_clock\[1\] genius.vhd(138) " "Inferred latch for \"cont_clock\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_clock\[2\] genius.vhd(138) " "Inferred latch for \"cont_clock\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_clock\[3\] genius.vhd(138) " "Inferred latch for \"cont_clock\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FINALIZA_JOGO genius.vhd(138) " "Inferred latch for \"nextstate.FINALIZA_JOGO\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.CONTINUA_JOGO genius.vhd(138) " "Inferred latch for \"nextstate.CONTINUA_JOGO\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.VERIFICA_ENTRADA genius.vhd(138) " "Inferred latch for \"nextstate.VERIFICA_ENTRADA\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.NAO_LEU_NADA genius.vhd(138) " "Inferred latch for \"nextstate.NAO_LEU_NADA\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LE_UMA_ENTRADA genius.vhd(138) " "Inferred latch for \"nextstate.LE_UMA_ENTRADA\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.AGUARDA_ENTRADA genius.vhd(138) " "Inferred latch for \"nextstate.AGUARDA_ENTRADA\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.VERIFICA_MOSTRA_COR genius.vhd(138) " "Inferred latch for \"nextstate.VERIFICA_MOSTRA_COR\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.MOSTRA_COR genius.vhd(138) " "Inferred latch for \"nextstate.MOSTRA_COR\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.AGUARDA_PREPARA_JOGO genius.vhd(138) " "Inferred latch for \"nextstate.AGUARDA_PREPARA_JOGO\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.PREPARA_JOGO genius.vhd(138) " "Inferred latch for \"nextstate.PREPARA_JOGO\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.INIT genius.vhd(138) " "Inferred latch for \"nextstate.INIT\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_jogada\[0\] genius.vhd(138) " "Inferred latch for \"cont_jogada\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_jogada\[1\] genius.vhd(138) " "Inferred latch for \"cont_jogada\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_jogada\[2\] genius.vhd(138) " "Inferred latch for \"cont_jogada\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_jogada\[3\] genius.vhd(138) " "Inferred latch for \"cont_jogada\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[0\] genius.vhd(138) " "Inferred latch for \"cont_rodada\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[1\] genius.vhd(138) " "Inferred latch for \"cont_rodada\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[2\] genius.vhd(138) " "Inferred latch for \"cont_rodada\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[3\] genius.vhd(138) " "Inferred latch for \"cont_rodada\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[0\] genius.vhd(138) " "Inferred latch for \"cont_entrada\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[1\] genius.vhd(138) " "Inferred latch for \"cont_entrada\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[2\] genius.vhd(138) " "Inferred latch for \"cont_entrada\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[3\] genius.vhd(138) " "Inferred latch for \"cont_entrada\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[4\] genius.vhd(138) " "Inferred latch for \"cont_entrada\[4\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[1\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[1\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[1\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[1\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[1\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[1\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[2\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[2\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[2\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[2\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[2\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[2\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[3\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[3\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[3\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[3\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[3\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[3\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[4\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[4\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[4\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[4\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[4\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[4\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[5\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[5\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[5\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[5\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[5\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[5\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[6\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[6\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[6\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[6\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[6\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[6\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[7\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[7\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[7\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[7\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[7\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[7\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[8\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[8\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[8\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[8\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[8\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_usuario\[8\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[0\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[0\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[0\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[0\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[0\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[0\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[1\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[1\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[1\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[1\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[1\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[1\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[2\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[2\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[2\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[2\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[2\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[2\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[3\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[3\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[3\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[3\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[3\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[3\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[4\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[4\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[4\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[4\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[4\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[4\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[5\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[5\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[5\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[5\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[5\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[5\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[6\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[6\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[6\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[6\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[6\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[6\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[7\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[7\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[7\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[7\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[7\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[7\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[8\]\[0\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[8\]\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[8\]\[1\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[8\]\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[8\]\[2\] genius.vhd(138) " "Inferred latch for \"sequencia_facil_fpga\[8\]\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[0\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_e\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[1\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_e\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[2\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_e\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[3\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_e\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[0\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_c\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[1\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_c\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[2\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_c\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[3\] genius.vhd(138) " "Inferred latch for \"statemachine_comb:cont_c\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_errado\[0\] genius.vhd(138) " "Inferred latch for \"cont_errado\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_errado\[1\] genius.vhd(138) " "Inferred latch for \"cont_errado\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_errado\[2\] genius.vhd(138) " "Inferred latch for \"cont_errado\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_errado\[3\] genius.vhd(138) " "Inferred latch for \"cont_errado\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_errado\[4\] genius.vhd(138) " "Inferred latch for \"cont_errado\[4\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_certo\[0\] genius.vhd(138) " "Inferred latch for \"cont_certo\[0\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_certo\[1\] genius.vhd(138) " "Inferred latch for \"cont_certo\[1\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_certo\[2\] genius.vhd(138) " "Inferred latch for \"cont_certo\[2\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_certo\[3\] genius.vhd(138) " "Inferred latch for \"cont_certo\[3\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_certo\[4\] genius.vhd(138) " "Inferred latch for \"cont_certo\[4\]\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_vermelho genius.vhd(138) " "Inferred latch for \"led_vermelho\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_verde genius.vhd(138) " "Inferred latch for \"led_verde\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_amarelo genius.vhd(138) " "Inferred latch for \"led_amarelo\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_azul genius.vhd(138) " "Inferred latch for \"led_azul\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_ligado genius.vhd(138) " "Inferred latch for \"led_ligado\" at genius.vhd(138)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619546270 "|genius"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[3\]\[1\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[3\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[3\]\[0\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[3\]\[0\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[2\]\[1\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[2\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[1\]\[0\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[1\]\[0\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[5\]\[0\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[5\]\[0\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[6\]\[1\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[6\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[7\]\[1\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[7\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[8\]\[2\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[4\]\[2\] sequencia_facil_fpga\[7\]\[0\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[4\]\[2\]\" merged with LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670619546796 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_jogada\[0\] " "Latch cont_jogada\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_MOSTRA_COR " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_MOSTRA_COR" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_jogada\[1\] " "Latch cont_jogada\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_MOSTRA_COR " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_MOSTRA_COR" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_jogada\[2\] " "Latch cont_jogada\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_MOSTRA_COR " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_MOSTRA_COR" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_jogada\[3\] " "Latch cont_jogada\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_MOSTRA_COR " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_MOSTRA_COR" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trava_leitura_bot " "Latch trava_leitura_bot has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_entrada\[0\] " "Latch cont_entrada\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_entrada\[1\] " "Latch cont_entrada\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_entrada\[2\] " "Latch cont_entrada\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_entrada\[3\] " "Latch cont_entrada\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_entrada\[4\] " "Latch cont_entrada\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[0\] " "Latch cont_rodada\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[1\] " "Latch cont_rodada\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[2\] " "Latch cont_rodada\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[3\] " "Latch cont_rodada\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_certo\[0\] " "Latch cont_certo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_certo\[1\] " "Latch cont_certo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_certo\[2\] " "Latch cont_certo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546796 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_certo\[3\] " "Latch cont_certo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_errado\[0\] " "Latch cont_errado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_errado\[1\] " "Latch cont_errado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_errado\[2\] " "Latch cont_errado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_errado\[3\] " "Latch cont_errado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_azul\$latch " "Latch led_azul\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_amarelo\$latch " "Latch led_amarelo\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_verde\$latch " "Latch led_verde\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_vermelho\$latch " "Latch led_vermelho\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_ligado\$latch " "Latch led_ligado\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.PREPARA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.PREPARA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[7\]\[2\] " "Latch sequencia_facil_usuario\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[7\]\[0\] " "Latch sequencia_facil_usuario\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_fpga\[7\]\[0\] " "Latch sequencia_facil_fpga\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.PREPARA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.PREPARA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[7\]\[1\] " "Latch sequencia_facil_usuario\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[8\]\[1\] " "Latch sequencia_facil_usuario\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[8\]\[0\] " "Latch sequencia_facil_usuario\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[8\]\[2\] " "Latch sequencia_facil_usuario\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[0\] " "Latch \\statemachine_comb:cont_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[1\]\[2\] " "Latch sequencia_facil_usuario\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[1\]\[1\] " "Latch sequencia_facil_usuario\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[1\]\[0\] " "Latch sequencia_facil_usuario\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[2\]\[2\] " "Latch sequencia_facil_usuario\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[2\]\[0\] " "Latch sequencia_facil_usuario\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[2\]\[1\] " "Latch sequencia_facil_usuario\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[3\]\[2\] " "Latch sequencia_facil_usuario\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[3\]\[0\] " "Latch sequencia_facil_usuario\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[3\]\[1\] " "Latch sequencia_facil_usuario\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[4\]\[1\] " "Latch sequencia_facil_usuario\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[4\]\[0\] " "Latch sequencia_facil_usuario\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[4\]\[2\] " "Latch sequencia_facil_usuario\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[5\]\[2\] " "Latch sequencia_facil_usuario\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[5\]\[1\] " "Latch sequencia_facil_usuario\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[5\]\[0\] " "Latch sequencia_facil_usuario\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[6\]\[2\] " "Latch sequencia_facil_usuario\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[6\]\[0\] " "Latch sequencia_facil_usuario\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[6\]\[1\] " "Latch sequencia_facil_usuario\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[1\] " "Latch \\statemachine_comb:cont_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[2\] " "Latch \\statemachine_comb:cont_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[3\] " "Latch \\statemachine_comb:cont_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[0\] " "Latch \\statemachine_comb:cont_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[1\] " "Latch \\statemachine_comb:cont_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[2\] " "Latch \\statemachine_comb:cont_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[3\] " "Latch \\statemachine_comb:cont_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.VERIFICA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.VERIFICA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670619546812 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670619546812 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[3\] GND " "Pin \"botao_pressionado\[3\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[4\] GND " "Pin \"botao_pressionado\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[5\] GND " "Pin \"botao_pressionado\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[6\] GND " "Pin \"botao_pressionado\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[7\] GND " "Pin \"botao_pressionado\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[8\] GND " "Pin \"botao_pressionado\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[9\] GND " "Pin \"botao_pressionado\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[10\] GND " "Pin \"botao_pressionado\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[11\] GND " "Pin \"botao_pressionado\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[12\] GND " "Pin \"botao_pressionado\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[13\] GND " "Pin \"botao_pressionado\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[14\] GND " "Pin \"botao_pressionado\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[15\] GND " "Pin \"botao_pressionado\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[16\] GND " "Pin \"botao_pressionado\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[17\] GND " "Pin \"botao_pressionado\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[18\] GND " "Pin \"botao_pressionado\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[19\] GND " "Pin \"botao_pressionado\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[20\] GND " "Pin \"botao_pressionado\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[21\] GND " "Pin \"botao_pressionado\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[22\] GND " "Pin \"botao_pressionado\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[23\] GND " "Pin \"botao_pressionado\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[24\] GND " "Pin \"botao_pressionado\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[25\] GND " "Pin \"botao_pressionado\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[26\] GND " "Pin \"botao_pressionado\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[27\] GND " "Pin \"botao_pressionado\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[28\] GND " "Pin \"botao_pressionado\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[29\] GND " "Pin \"botao_pressionado\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[30\] GND " "Pin \"botao_pressionado\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[31\] GND " "Pin \"botao_pressionado\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|botao_pressionado[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[4\] GND " "Pin \"contador_jogada\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[5\] GND " "Pin \"contador_jogada\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[6\] GND " "Pin \"contador_jogada\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[7\] GND " "Pin \"contador_jogada\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[8\] GND " "Pin \"contador_jogada\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[9\] GND " "Pin \"contador_jogada\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[10\] GND " "Pin \"contador_jogada\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[11\] GND " "Pin \"contador_jogada\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[12\] GND " "Pin \"contador_jogada\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[13\] GND " "Pin \"contador_jogada\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[14\] GND " "Pin \"contador_jogada\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[15\] GND " "Pin \"contador_jogada\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[16\] GND " "Pin \"contador_jogada\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[17\] GND " "Pin \"contador_jogada\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[18\] GND " "Pin \"contador_jogada\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[19\] GND " "Pin \"contador_jogada\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[20\] GND " "Pin \"contador_jogada\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[21\] GND " "Pin \"contador_jogada\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[22\] GND " "Pin \"contador_jogada\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[23\] GND " "Pin \"contador_jogada\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[24\] GND " "Pin \"contador_jogada\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[25\] GND " "Pin \"contador_jogada\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[26\] GND " "Pin \"contador_jogada\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[27\] GND " "Pin \"contador_jogada\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[28\] GND " "Pin \"contador_jogada\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[29\] GND " "Pin \"contador_jogada\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[30\] GND " "Pin \"contador_jogada\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_jogada\[31\] GND " "Pin \"contador_jogada\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_jogada[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[6\] GND " "Pin \"estado_fsm\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[7\] GND " "Pin \"estado_fsm\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[8\] GND " "Pin \"estado_fsm\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[9\] GND " "Pin \"estado_fsm\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[10\] GND " "Pin \"estado_fsm\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[11\] GND " "Pin \"estado_fsm\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[12\] GND " "Pin \"estado_fsm\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[13\] GND " "Pin \"estado_fsm\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[14\] GND " "Pin \"estado_fsm\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[15\] GND " "Pin \"estado_fsm\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[16\] GND " "Pin \"estado_fsm\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[17\] GND " "Pin \"estado_fsm\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[18\] GND " "Pin \"estado_fsm\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[19\] GND " "Pin \"estado_fsm\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[20\] GND " "Pin \"estado_fsm\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[21\] GND " "Pin \"estado_fsm\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[22\] GND " "Pin \"estado_fsm\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[23\] GND " "Pin \"estado_fsm\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[24\] GND " "Pin \"estado_fsm\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[25\] GND " "Pin \"estado_fsm\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[26\] GND " "Pin \"estado_fsm\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[27\] GND " "Pin \"estado_fsm\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[28\] GND " "Pin \"estado_fsm\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[29\] GND " "Pin \"estado_fsm\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[30\] GND " "Pin \"estado_fsm\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[31\] GND " "Pin \"estado_fsm\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|estado_fsm[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[1\] GND " "Pin \"teste\[1\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[2\] GND " "Pin \"teste\[2\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[3\] GND " "Pin \"teste\[3\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[4\] GND " "Pin \"teste\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[5\] GND " "Pin \"teste\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[6\] GND " "Pin \"teste\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[7\] GND " "Pin \"teste\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[8\] GND " "Pin \"teste\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[9\] GND " "Pin \"teste\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[10\] GND " "Pin \"teste\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[11\] GND " "Pin \"teste\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[12\] GND " "Pin \"teste\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[13\] GND " "Pin \"teste\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[14\] GND " "Pin \"teste\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[15\] GND " "Pin \"teste\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[16\] GND " "Pin \"teste\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[17\] GND " "Pin \"teste\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[18\] GND " "Pin \"teste\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[19\] GND " "Pin \"teste\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[20\] GND " "Pin \"teste\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[21\] GND " "Pin \"teste\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[22\] GND " "Pin \"teste\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[23\] GND " "Pin \"teste\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[24\] GND " "Pin \"teste\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[25\] GND " "Pin \"teste\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[26\] GND " "Pin \"teste\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[27\] GND " "Pin \"teste\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[28\] GND " "Pin \"teste\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[29\] GND " "Pin \"teste\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[30\] GND " "Pin \"teste\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[31\] GND " "Pin \"teste\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|teste[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[1\] GND " "Pin \"trava_leitura_botao\[1\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[2\] GND " "Pin \"trava_leitura_botao\[2\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[3\] GND " "Pin \"trava_leitura_botao\[3\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[4\] GND " "Pin \"trava_leitura_botao\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[5\] GND " "Pin \"trava_leitura_botao\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[6\] GND " "Pin \"trava_leitura_botao\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[7\] GND " "Pin \"trava_leitura_botao\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[8\] GND " "Pin \"trava_leitura_botao\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[9\] GND " "Pin \"trava_leitura_botao\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[10\] GND " "Pin \"trava_leitura_botao\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[11\] GND " "Pin \"trava_leitura_botao\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[12\] GND " "Pin \"trava_leitura_botao\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[13\] GND " "Pin \"trava_leitura_botao\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[14\] GND " "Pin \"trava_leitura_botao\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[15\] GND " "Pin \"trava_leitura_botao\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[16\] GND " "Pin \"trava_leitura_botao\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[17\] GND " "Pin \"trava_leitura_botao\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[18\] GND " "Pin \"trava_leitura_botao\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[19\] GND " "Pin \"trava_leitura_botao\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[20\] GND " "Pin \"trava_leitura_botao\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[21\] GND " "Pin \"trava_leitura_botao\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[22\] GND " "Pin \"trava_leitura_botao\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[23\] GND " "Pin \"trava_leitura_botao\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[24\] GND " "Pin \"trava_leitura_botao\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[25\] GND " "Pin \"trava_leitura_botao\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[26\] GND " "Pin \"trava_leitura_botao\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[27\] GND " "Pin \"trava_leitura_botao\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[28\] GND " "Pin \"trava_leitura_botao\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[29\] GND " "Pin \"trava_leitura_botao\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[30\] GND " "Pin \"trava_leitura_botao\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "trava_leitura_botao\[31\] GND " "Pin \"trava_leitura_botao\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|trava_leitura_botao[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[5\] GND " "Pin \"contador_entrada\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[6\] GND " "Pin \"contador_entrada\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[7\] GND " "Pin \"contador_entrada\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[8\] GND " "Pin \"contador_entrada\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[9\] GND " "Pin \"contador_entrada\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[10\] GND " "Pin \"contador_entrada\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[11\] GND " "Pin \"contador_entrada\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[12\] GND " "Pin \"contador_entrada\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[13\] GND " "Pin \"contador_entrada\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[14\] GND " "Pin \"contador_entrada\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[15\] GND " "Pin \"contador_entrada\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[16\] GND " "Pin \"contador_entrada\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[17\] GND " "Pin \"contador_entrada\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[18\] GND " "Pin \"contador_entrada\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[19\] GND " "Pin \"contador_entrada\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[20\] GND " "Pin \"contador_entrada\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[21\] GND " "Pin \"contador_entrada\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[22\] GND " "Pin \"contador_entrada\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[23\] GND " "Pin \"contador_entrada\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[24\] GND " "Pin \"contador_entrada\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[25\] GND " "Pin \"contador_entrada\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[26\] GND " "Pin \"contador_entrada\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[27\] GND " "Pin \"contador_entrada\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[28\] GND " "Pin \"contador_entrada\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[29\] GND " "Pin \"contador_entrada\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[30\] GND " "Pin \"contador_entrada\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contador_entrada\[31\] GND " "Pin \"contador_entrada\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contador_entrada[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[4\] GND " "Pin \"rodada\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[5\] GND " "Pin \"rodada\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[6\] GND " "Pin \"rodada\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[7\] GND " "Pin \"rodada\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[8\] GND " "Pin \"rodada\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[9\] GND " "Pin \"rodada\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[10\] GND " "Pin \"rodada\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[11\] GND " "Pin \"rodada\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[12\] GND " "Pin \"rodada\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[13\] GND " "Pin \"rodada\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[14\] GND " "Pin \"rodada\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[15\] GND " "Pin \"rodada\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[16\] GND " "Pin \"rodada\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[17\] GND " "Pin \"rodada\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[18\] GND " "Pin \"rodada\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[19\] GND " "Pin \"rodada\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[20\] GND " "Pin \"rodada\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[21\] GND " "Pin \"rodada\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[22\] GND " "Pin \"rodada\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[23\] GND " "Pin \"rodada\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[24\] GND " "Pin \"rodada\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[25\] GND " "Pin \"rodada\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[26\] GND " "Pin \"rodada\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[27\] GND " "Pin \"rodada\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[28\] GND " "Pin \"rodada\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[29\] GND " "Pin \"rodada\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[30\] GND " "Pin \"rodada\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[31\] GND " "Pin \"rodada\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|rodada[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[4\] GND " "Pin \"contagem_certa\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[5\] GND " "Pin \"contagem_certa\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[6\] GND " "Pin \"contagem_certa\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[7\] GND " "Pin \"contagem_certa\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[8\] GND " "Pin \"contagem_certa\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[9\] GND " "Pin \"contagem_certa\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[10\] GND " "Pin \"contagem_certa\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[11\] GND " "Pin \"contagem_certa\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[12\] GND " "Pin \"contagem_certa\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[13\] GND " "Pin \"contagem_certa\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[14\] GND " "Pin \"contagem_certa\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[15\] GND " "Pin \"contagem_certa\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[16\] GND " "Pin \"contagem_certa\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[17\] GND " "Pin \"contagem_certa\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[18\] GND " "Pin \"contagem_certa\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[19\] GND " "Pin \"contagem_certa\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[20\] GND " "Pin \"contagem_certa\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[21\] GND " "Pin \"contagem_certa\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[22\] GND " "Pin \"contagem_certa\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[23\] GND " "Pin \"contagem_certa\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[24\] GND " "Pin \"contagem_certa\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[25\] GND " "Pin \"contagem_certa\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[26\] GND " "Pin \"contagem_certa\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[27\] GND " "Pin \"contagem_certa\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[28\] GND " "Pin \"contagem_certa\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[29\] GND " "Pin \"contagem_certa\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[30\] GND " "Pin \"contagem_certa\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[31\] GND " "Pin \"contagem_certa\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_certa[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[4\] GND " "Pin \"contagem_errada\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[5\] GND " "Pin \"contagem_errada\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[6\] GND " "Pin \"contagem_errada\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[7\] GND " "Pin \"contagem_errada\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[8\] GND " "Pin \"contagem_errada\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[9\] GND " "Pin \"contagem_errada\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[10\] GND " "Pin \"contagem_errada\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[11\] GND " "Pin \"contagem_errada\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[12\] GND " "Pin \"contagem_errada\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[13\] GND " "Pin \"contagem_errada\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[14\] GND " "Pin \"contagem_errada\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[15\] GND " "Pin \"contagem_errada\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[16\] GND " "Pin \"contagem_errada\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[17\] GND " "Pin \"contagem_errada\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[18\] GND " "Pin \"contagem_errada\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[19\] GND " "Pin \"contagem_errada\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[20\] GND " "Pin \"contagem_errada\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[21\] GND " "Pin \"contagem_errada\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[22\] GND " "Pin \"contagem_errada\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[23\] GND " "Pin \"contagem_errada\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[24\] GND " "Pin \"contagem_errada\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[25\] GND " "Pin \"contagem_errada\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[26\] GND " "Pin \"contagem_errada\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[27\] GND " "Pin \"contagem_errada\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[28\] GND " "Pin \"contagem_errada\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[29\] GND " "Pin \"contagem_errada\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[30\] GND " "Pin \"contagem_errada\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[31\] GND " "Pin \"contagem_errada\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670619547016 "|genius|contagem_errada[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670619547016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670619547078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670619547722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670619547722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670619547774 "|genius|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670619547774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "679 " "Implemented 679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670619547774 ""} { "Info" "ICUT_CUT_TM_OPINS" "293 " "Implemented 293 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670619547774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670619547774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670619547774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 438 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 438 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670619547785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 17:59:07 2022 " "Processing ended: Fri Dec 09 17:59:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670619547785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670619547785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670619547785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670619547785 ""}
