<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_f2473f73</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f2473f73'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_f2473f73')">rsnoc_z_H_R_G_T2_U_U_f2473f73</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.98</td>
<td class="s7 cl rt"><a href="mod928.html#Line" > 72.58</a></td>
<td class="s5 cl rt"><a href="mod928.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod928.html#Toggle" > 28.47</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod928.html#Branch" > 58.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod928.html#inst_tag_78624"  onclick="showContent('inst_tag_78624')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 53.98</td>
<td class="s7 cl rt"><a href="mod928.html#Line" > 72.58</a></td>
<td class="s5 cl rt"><a href="mod928.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod928.html#Toggle" > 28.47</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod928.html#Branch" > 58.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f2473f73'>
<hr>
<a name="inst_tag_78624"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_78624" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.98</td>
<td class="s7 cl rt"><a href="mod928.html#Line" > 72.58</a></td>
<td class="s5 cl rt"><a href="mod928.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod928.html#Toggle" > 28.47</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod928.html#Branch" > 58.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s8 cl rt"> 80.39</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s3 cl rt"> 31.54</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.54</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1948.html#inst_tag_242158" >SPI_mem_ahb_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1114.html#inst_tag_107007" id="tag_urg_inst_107007">Ib</a></td>
<td class="s1 cl rt"> 18.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod134.html#inst_tag_13039" id="tag_urg_inst_13039">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1665.html#inst_tag_200348" id="tag_urg_inst_200348">If</a></td>
<td class="s4 cl rt"> 46.89</td>
<td class="s8 cl rt"> 82.19</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 25.09</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.19</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1453.html#inst_tag_173425" id="tag_urg_inst_173425">Ifpa</a></td>
<td class="s2 cl rt"> 20.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod305.html#inst_tag_30755" id="tag_urg_inst_30755">Io</a></td>
<td class="s2 cl rt"> 24.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod905.html#inst_tag_78189" id="tag_urg_inst_78189">Ip</a></td>
<td class="s4 cl rt"> 46.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod28.html#inst_tag_184" id="tag_urg_inst_184">Irspp</a></td>
<td class="s4 cl rt"> 40.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod985.html#inst_tag_84021" id="tag_urg_inst_84021">It</a></td>
<td class="s2 cl rt"> 20.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1049.html#inst_tag_91233" id="tag_urg_inst_91233">uci6b9c7e7c82</a></td>
<td class="s1 cl rt"> 13.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_31255" id="tag_urg_inst_31255">upc</a></td>
<td class="s9 cl rt"> 91.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_75544" id="tag_urg_inst_75544">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_67907" id="tag_urg_inst_67907">ups</a></td>
<td class="s1 cl rt"> 13.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.68</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1907_0.html#inst_tag_230923" id="tag_urg_inst_230923">ursrrerg</a></td>
<td class="s8 cl rt"> 86.36</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1405_0.html#inst_tag_172230" id="tag_urg_inst_172230">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod548.html#inst_tag_38643" id="tag_urg_inst_38643">uua3f77e29</a></td>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod788.html#inst_tag_74105" id="tag_urg_inst_74105">uud68a6ffd66</a></td>
<td class="s4 cl rt"> 41.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f2473f73'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod928.html" >rsnoc_z_H_R_G_T2_U_U_f2473f73</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>45</td><td>72.58</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28516</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28521</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>28527</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28535</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28540</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28557</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28563</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>28567</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>28592</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28681</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>28759</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>28770</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28959</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>28964</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>29072</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
28515                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28516      1/1          		if ( ! Sys_Clk_RstN )
28517      1/1          			u_3d2e &lt;= #1.0 ( 6'b0 );
28518      1/1          		else if ( u_5717 )
28519      1/1          			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
28520                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28521      1/1          		if ( ! Sys_Clk_RstN )
28522      1/1          			u_77fb &lt;= #1.0 ( 3'b0 );
28523      1/1          		else if ( u_5717 )
28524      1/1          			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
28525                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
28526                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
28527      1/1          		case ( uu_cc5c_caseSel )
28528      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
28529      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
28530      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
28531      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
28532                   		endcase
28533                   	end
28534                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28535      1/1          		if ( ! Sys_Clk_RstN )
28536      1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
28537      1/1          		else if ( u_5717 )
28538      1/1          			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
28539                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28540      1/1          		if ( ! Sys_Clk_RstN )
28541      1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
28542      1/1          		else if ( u_5717 )
28543      1/1          			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
28544                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
28545                   		.Clk( Sys_Clk )
28546                   	,	.Clk_ClkS( Sys_Clk_ClkS )
28547                   	,	.Clk_En( Sys_Clk_En )
28548                   	,	.Clk_EnS( Sys_Clk_EnS )
28549                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
28550                   	,	.Clk_RstN( Sys_Clk_RstN )
28551                   	,	.Clk_Tm( Sys_Clk_Tm )
28552                   	,	.O( u_bb4d )
28553                   	,	.Reset( NextRsp1 )
28554                   	,	.Set( CxtEn &amp; CxtId )
28555                   	);
28556                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28557      1/1          		if ( ! Sys_Clk_RstN )
28558      1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
28559      1/1          		else if ( u_5717 )
28560      1/1          			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
28561                   	rsnoc_z_T_C_S_C_L_R_C_I6b9c7e7c82_L14 uci6b9c7e7c82( .I_12111043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
28562                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28563      1/1          		if ( ! Sys_Clk_RstN )
28564      1/1          			u_703a &lt;= #1.0 ( 8'b0 );
28565      1/1          		else if ( u_5717 )
28566      1/1          			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
28567      1/1          	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
28568      1/1          			1'b1    : u_4e00 = Cxt_0 ;
28569      <font color = "red">0/1     ==>  			default : u_4e00 = 32'b0 ;</font>
28570                   		endcase
28571                   	end
28572                   	rsnoc_z_H_R_U_B_B_A264 Ib(
28573                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
28574                   	);
28575                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
28576                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
28577                   	);
28578                   	assign uRsp_Status_caseSel =
28579                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
28580                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
28581                   					&amp;	Rsp2_Status == 2'b01
28582                   				&amp;
28583                   				Rsp_Last
28584                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
28585                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
28586                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
28587                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
28588                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
28589                   		}
28590                   		;
28591                   	always @( uRsp_Status_caseSel ) begin
28592      1/1          		case ( uRsp_Status_caseSel )
28593      <font color = "red">0/1     ==>  			5'b00001 : Rsp_Status = 2'b10 ;</font>
28594      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
28595      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
28596      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
28597      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
28598      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
28599                   		endcase
28600                   	end
28601                   	rsnoc_z_H_R_G_T2_P_U_0abfadf8 Ip(
28602                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
28603                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
28604                   	,	.Cxt_Echo( CxtPkt_Echo )
28605                   	,	.Cxt_Head( CxtPkt_Head )
28606                   	,	.Cxt_Len1( CxtPkt_Len1 )
28607                   	,	.Cxt_OpcT( CxtPkt_OpcT )
28608                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
28609                   	,	.CxtUsed( CxtUsed )
28610                   	,	.Rx_CxtId( 1'b1 )
28611                   	,	.Rx_Head( RxPkt_Head )
28612                   	,	.Rx_Last( RxPkt_Last )
28613                   	,	.Rx_Opc( RxPkt_Opc )
28614                   	,	.Rx_Pld( RxPkt_Pld )
28615                   	,	.Rx_Rdy( RxPkt_Rdy )
28616                   	,	.Rx_Status( RxPkt_Status )
28617                   	,	.Rx_Vld( RxPkt_Vld )
28618                   	,	.Sys_Clk( Sys_Clk )
28619                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
28620                   	,	.Sys_Clk_En( Sys_Clk_En )
28621                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
28622                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
28623                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
28624                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
28625                   	,	.Sys_Pwr_Idle( )
28626                   	,	.Sys_Pwr_WakeUp( )
28627                   	,	.Tx_Data( TxPkt_Data )
28628                   	,	.Tx_Head( TxPkt_Head )
28629                   	,	.Tx_Rdy( TxPkt_Rdy )
28630                   	,	.Tx_Tail( TxPkt_Tail )
28631                   	,	.Tx_Vld( TxPkt_Vld )
28632                   	,	.TxCxtId( TxPktCxtId )
28633                   	,	.TxLast( TxPktLast )
28634                   	);
28635                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
28636                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
28637                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
28638                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
28639                   		.CxtUsed( CxtUsed )
28640                   	,	.FreeCxt( CtxFreeId )
28641                   	,	.FreeVld( CxtFreeVld )
28642                   	,	.NewCxt( CxtId )
28643                   	,	.NewRdy( CxtRdy )
28644                   	,	.NewVld( CxtEn )
28645                   	,	.Sys_Clk( Sys_Clk )
28646                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
28647                   	,	.Sys_Clk_En( Sys_Clk_En )
28648                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
28649                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
28650                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
28651                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
28652                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
28653                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
28654                   	);
28655                   	assign Req1_AddMdL = Req1_AddNttp [30:8];
28656                   	rsnoc_z_H_R_G_T2_O_U_348d615c Io(
28657                   		.Cxt_0( Cxt_0 )
28658                   	,	.CxtUsed( CxtUsed )
28659                   	,	.Rdy( OrdRdy )
28660                   	,	.Req_AddLd0( Req1_AddLd0 )
28661                   	,	.Req_AddMdL( Req1_AddMdL )
28662                   	,	.Req_Len1( Req1_Len1 )
28663                   	,	.Req_OpcT( Req1_OpcT )
28664                   	,	.Req_RouteId( Req1_RouteId )
28665                   	,	.Req_Strm( 1'b0 )
28666                   	,	.ReqRdy( TrnRdy )
28667                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
28668                   	,	.Sys_Clk( Sys_Clk )
28669                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
28670                   	,	.Sys_Clk_En( Sys_Clk_En )
28671                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
28672                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
28673                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
28674                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
28675                   	,	.Sys_Pwr_Idle( )
28676                   	,	.Sys_Pwr_WakeUp( )
28677                   	);
28678                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
28679                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
28680                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28681      1/1          		if ( ! Sys_Clk_RstN )
28682      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
28683      1/1          		else if ( NextTrn )
28684      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
28685                   	rsnoc_z_H_R_G_T2_T_U_0abfadf8 It(
28686                   		.AddrBase( IdInfo_0_AddrBase )
28687                   	,	.Cmd_Echo( Req1_Echo )
28688                   	,	.Cmd_KeyId( Req1_KeyId )
28689                   	,	.Cmd_Len1( Req1_Len1 )
28690                   	,	.Cmd_Lock( Req1_Lock )
28691                   	,	.Cmd_OpcT( Req1_OpcT )
28692                   	,	.Cmd_RawAddr( Req1_RawAddr )
28693                   	,	.Cmd_RouteId( Req1_RouteId )
28694                   	,	.Cmd_Status( Req1_Status )
28695                   	,	.Cmd_User( Req1_User )
28696                   	,	.HitId( Translation_0_Id )
28697                   	,	.Pld_Data( Pld_Data )
28698                   	,	.Pld_Last( Pld_Last )
28699                   	,	.Rdy( TrnRdy )
28700                   	,	.Rx_Data( RxErr_Data )
28701                   	,	.Rx_Head( RxErr_Head )
28702                   	,	.Rx_Rdy( RxErr_Rdy )
28703                   	,	.Rx_Tail( RxErr_Tail )
28704                   	,	.Rx_Vld( RxErr_Vld )
28705                   	,	.Sys_Clk( Sys_Clk )
28706                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
28707                   	,	.Sys_Clk_En( Sys_Clk_En )
28708                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
28709                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
28710                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
28711                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
28712                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
28713                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
28714                   	,	.Vld( TrnVld )
28715                   	);
28716                   	assign Req1_Addr = Req1_RawAddr;
28717                   	assign PipeIn_Addr = Req1_Addr;
28718                   	assign u_cb9b_0 = PipeIn_Addr;
28719                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
28720                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
28721                   	assign u_c4ee = Req1_Len1 [5:2];
28722                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
28723                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
28724                   	assign PipeIn_BurstType = Req1_BurstType;
28725                   	assign u_cb9b_1 = PipeIn_BurstType;
28726                   	assign u_cb9b_11 = PipeIn_Opc;
28727                   	assign PipeIn_Urg = Req1_Urg;
28728                   	assign u_cb9b_17 = PipeIn_Urg;
28729                   	assign PipeIn_User = Req1_User;
28730                   	assign u_cb9b_19 = PipeIn_User;
28731                   	assign PipeIn_Data = Pld_Data;
28732                   	assign u_cb9b_2 = PipeIn_Data;
28733                   	assign Req1_Fail = Req1_Status == 2'b11;
28734                   	assign PipeIn_Fail = Req1_Fail;
28735                   	assign u_cb9b_4 = PipeIn_Fail;
28736                   	assign PipeIn_Head = ReqHead;
28737                   	assign u_cb9b_6 = PipeIn_Head;
28738                   	assign PipeIn_Last = Pld_Last;
28739                   	assign u_cb9b_7 = PipeIn_Last;
28740                   	assign PipeIn_Len1 = Req1_Len1;
28741                   	assign u_cb9b_8 = PipeIn_Len1;
28742                   	assign PipeIn_Lock = Req1_Lock;
28743                   	assign u_cb9b_9 = PipeIn_Lock;
28744                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
28745                   	assign PostRdy = GenLcl_Req_Rdy;
28746                   	assign PipeOut_Urg = u_d4d9_17;
28747                   	assign PipeOut_Head = u_d4d9_6;
28748                   	assign PipeOutHead = PipeOut_Head;
28749                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
28750                   	assign uReq1_Opc_caseSel =
28751                   		{		Req1_OpcT == 4'b0110
28752                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
28753                   			,	Req1_OpcT == 4'b0011
28754                   			,	Req1_OpcT == 4'b0010
28755                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
28756                   		}
28757                   		;
28758                   	always @( uReq1_Opc_caseSel ) begin
28759      1/1          		case ( uReq1_Opc_caseSel )
28760      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
28761      <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
28762      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
28763      <font color = "red">0/1     ==>  			5'b01000 : Req1_Opc = 3'b100 ;</font>
28764      <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
28765      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
28766                   		endcase
28767                   	end
28768                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
28769                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
28770      1/1          		case ( uPipeIn_Opc_caseSel )
28771      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
28772      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
28773      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
28774      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
28775      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
28776                   		endcase
28777                   	end
28778                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
28779                   		.Rx_0( u_cb9b_0 )
28780                   	,	.Rx_1( u_cb9b_1 )
28781                   	,	.Rx_11( u_cb9b_11 )
28782                   	,	.Rx_14( 1'b0 )
28783                   	,	.Rx_15( 1'b0 )
28784                   	,	.Rx_17( u_cb9b_17 )
28785                   	,	.Rx_19( u_cb9b_19 )
28786                   	,	.Rx_2( u_cb9b_2 )
28787                   	,	.Rx_4( u_cb9b_4 )
28788                   	,	.Rx_6( u_cb9b_6 )
28789                   	,	.Rx_7( u_cb9b_7 )
28790                   	,	.Rx_8( u_cb9b_8 )
28791                   	,	.Rx_9( u_cb9b_9 )
28792                   	,	.RxRdy( ReqRdy )
28793                   	,	.RxVld( ReqVld )
28794                   	,	.Sys_Clk( Sys_Clk )
28795                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
28796                   	,	.Sys_Clk_En( Sys_Clk_En )
28797                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
28798                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
28799                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
28800                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
28801                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
28802                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
28803                   	,	.Tx_0( u_d4d9_0 )
28804                   	,	.Tx_1( u_d4d9_1 )
28805                   	,	.Tx_11( u_d4d9_11 )
28806                   	,	.Tx_14( u_d4d9_14 )
28807                   	,	.Tx_15( u_d4d9_15 )
28808                   	,	.Tx_17( u_d4d9_17 )
28809                   	,	.Tx_19( u_d4d9_19 )
28810                   	,	.Tx_2( u_d4d9_2 )
28811                   	,	.Tx_4( u_d4d9_4 )
28812                   	,	.Tx_6( u_d4d9_6 )
28813                   	,	.Tx_7( u_d4d9_7 )
28814                   	,	.Tx_8( u_d4d9_8 )
28815                   	,	.Tx_9( u_d4d9_9 )
28816                   	,	.TxRdy( PipeOutRdy )
28817                   	,	.TxVld( PipeOutVld )
28818                   	);
28819                   	assign PipeOut_Addr = u_d4d9_0;
28820                   	assign GenLcl_Req_Addr = PipeOut_Addr;
28821                   	assign PipeOut_Data = u_d4d9_2;
28822                   	assign MyDatum = PipeOut_Data [35:0];
28823                   	assign MyData = { 2'b0 , MyDatum };
28824                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
28825                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
28826                   	);
28827                   	assign PipeOut_Fail = u_d4d9_4;
28828                   	assign NullBe = PipeOut_Fail;
28829                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
28830                   	assign GenLcl_Req_Vld = PostVld;
28831                   	assign PipeOut_Last = u_d4d9_7;
28832                   	assign GenLcl_Req_Last = PipeOut_Last;
28833                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
28834                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
28835                   	assign PipeOut_BurstType = u_d4d9_1;
28836                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
28837                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
28838                   	assign PipeOut_Len1 = u_d4d9_8;
28839                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
28840                   	assign PipeOut_Lock = u_d4d9_9;
28841                   	assign GenLcl_Req_Lock = PipeOut_Lock;
28842                   	assign PipeOut_Opc = u_d4d9_11;
28843                   	assign GenLcl_Req_Opc = PipeOut_Opc;
28844                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
28845                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
28846                   	assign PipeOut_SeqUnique = u_d4d9_15;
28847                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
28848                   	assign PipeOut_User = u_d4d9_19;
28849                   	assign GenLcl_Req_User = PipeOut_User;
28850                   	assign Rsp0_Rdy = Rsp1_Rdy;
28851                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
28852                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
28853                   		.Clk( Sys_Clk )
28854                   	,	.Clk_ClkS( Sys_Clk_ClkS )
28855                   	,	.Clk_En( Sys_Clk_En )
28856                   	,	.Clk_EnS( Sys_Clk_EnS )
28857                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
28858                   	,	.Clk_RstN( Sys_Clk_RstN )
28859                   	,	.Clk_Tm( Sys_Clk_Tm )
28860                   	,	.En( GenLcl_Req_Vld )
28861                   	,	.O( u_43f9 )
28862                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
28863                   	,	.Set( NullBe &amp; PipeOutHead )
28864                   	);
28865                   	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
28866                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
28867                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
28868                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
28869                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
28870                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
28871                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
28872                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
28873                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
28874                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
28875                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
28876                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
28877                   	,	.GenLcl_Req_User( GenLcl_Req_User )
28878                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
28879                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
28880                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
28881                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
28882                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
28883                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
28884                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
28885                   	,	.GenPrt_Req_Addr( u_Req_Addr )
28886                   	,	.GenPrt_Req_Be( u_Req_Be )
28887                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
28888                   	,	.GenPrt_Req_Data( u_Req_Data )
28889                   	,	.GenPrt_Req_Last( u_Req_Last )
28890                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
28891                   	,	.GenPrt_Req_Lock( u_Req_Lock )
28892                   	,	.GenPrt_Req_Opc( u_Req_Opc )
28893                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
28894                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
28895                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
28896                   	,	.GenPrt_Req_User( u_Req_User )
28897                   	,	.GenPrt_Req_Vld( u_Req_Vld )
28898                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
28899                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
28900                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
28901                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
28902                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
28903                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
28904                   	);
28905                   	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
28906                   		.GenLcl_Req_Addr( u_Req_Addr )
28907                   	,	.GenLcl_Req_Be( u_Req_Be )
28908                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
28909                   	,	.GenLcl_Req_Data( u_Req_Data )
28910                   	,	.GenLcl_Req_Last( u_Req_Last )
28911                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
28912                   	,	.GenLcl_Req_Lock( u_Req_Lock )
28913                   	,	.GenLcl_Req_Opc( u_Req_Opc )
28914                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
28915                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
28916                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
28917                   	,	.GenLcl_Req_User( u_Req_User )
28918                   	,	.GenLcl_Req_Vld( u_Req_Vld )
28919                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
28920                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
28921                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
28922                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
28923                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
28924                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
28925                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
28926                   	,	.GenPrt_Req_Be( Gen_Req_Be )
28927                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
28928                   	,	.GenPrt_Req_Data( Gen_Req_Data )
28929                   	,	.GenPrt_Req_Last( Gen_Req_Last )
28930                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
28931                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
28932                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
28933                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
28934                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
28935                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
28936                   	,	.GenPrt_Req_User( Gen_Req_User )
28937                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
28938                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
28939                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
28940                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
28941                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
28942                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
28943                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
28944                   	,	.Sys_Clk( Sys_Clk )
28945                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
28946                   	,	.Sys_Clk_En( Sys_Clk_En )
28947                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
28948                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
28949                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
28950                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
28951                   	,	.Sys_Pwr_Idle( u_70_Idle )
28952                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
28953                   	);
28954                   	assign IdInfo_0_Id = Translation_0_Id;
28955                   	assign IdInfo_1_Id = Req1_KeyId;
28956                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
28957                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
28958                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28959      1/1          		if ( ! Sys_Clk_RstN )
28960      1/1          			Load &lt;= #1.0 ( 2'b0 );
28961      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
28962                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
28963                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28964      1/1          		if ( ! Sys_Clk_RstN )
28965      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
28966      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
28967                   	assign RxInt_Rdy = RxIn_Rdy;
28968                   	assign Rx_Rdy = RxInt_Rdy;
28969                   	assign WakeUp_Rx = Rx_Vld;
28970                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
28971                   	assign u_f14a = RxIn_Data [106:93];
28972                   	assign Translation_0_Aperture = u_f14a [13:5];
28973                   	assign TxBypData = TxIn_Data [37:0];
28974                   	assign TxLcl_Data =
28975                   		{			{	TxIn_Data [107]
28976                   			,	TxIn_Data [106:93]
28977                   			,	TxIn_Data [92:89]
28978                   			,	TxIn_Data [88:87]
28979                   			,	TxIn_Data [86:80]
28980                   			,	TxIn_Data [79:49]
28981                   			,	TxIn_Data [48:41]
28982                   			,	TxIn_Data [40:38]
28983                   			}
28984                   		,
28985                   		TxBypData
28986                   		};
28987                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
28988                   	assign TxLcl_Head = TxIn_Head;
28989                   	assign Tx_Head = TxLcl_Head;
28990                   	assign TxLcl_Tail = TxIn_Tail;
28991                   	assign Tx_Tail = TxLcl_Tail;
28992                   	assign TxLcl_Vld = TxIn_Vld;
28993                   	assign Tx_Vld = TxLcl_Vld;
28994                   	assign WakeUp_Other = 1'b0;
28995                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
28996                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
28997                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
28998                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
28999                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
29000                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
29001                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
29002                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
29003                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
29004                   	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
29005                   	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
29006                   	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
29007                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
29008                   	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
29009                   	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
29010                   	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
29011                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
29012                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
29013                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
29014                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
29015                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
29016                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
29017                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
29018                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
29019                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
29020                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
29021                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
29022                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
29023                   	assign u_a9bf_Data_Last = RxIn_Data [37];
29024                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
29025                   	assign u_a9bf_Data_Err = RxIn_Data [36];
29026                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
29027                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
29028                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
29029                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
29030                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
29031                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
29032                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
29033                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
29034                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
29035                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
29036                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
29037                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
29038                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
29039                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
29040                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
29041                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
29042                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
29043                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
29044                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
29045                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
29046                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
29047                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
29048                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
29049                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
29050                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
29051                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
29052                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
29053                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
29054                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
29055                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
29056                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
29057                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
29058                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
29059                   	assign u_fd35_Data_Last = TxIn_Data [37];
29060                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
29061                   	assign u_fd35_Data_Err = TxIn_Data [36];
29062                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
29063                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
29064                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
29065                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
29066                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
29067                   	assign u_5ddf = CxtUsed;
29068                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
29069                   	// synopsys translate_off
29070                   	// synthesis translate_off
29071                   	always @( posedge Sys_Clk )
29072      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
29073      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
29074      <font color = "grey">unreachable  </font>				dontStop = 0;
29075      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
29076      <font color = "grey">unreachable  </font>				if (!dontStop) begin
29077      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
29078      <font color = "grey">unreachable  </font>					$stop;
29079                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
29080                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod928.html" >rsnoc_z_H_R_G_T2_U_U_f2473f73</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28519
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28524
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28538
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28543
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28560
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28566
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28723
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28956
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod928.html" >rsnoc_z_H_R_G_T2_U_U_f2473f73</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">18</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1008</td>
<td class="rt">287</td>
<td class="rt">28.47 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">504</td>
<td class="rt">167</td>
<td class="rt">33.13 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">504</td>
<td class="rt">120</td>
<td class="rt">23.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">18</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1008</td>
<td class="rt">287</td>
<td class="rt">28.47 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">504</td>
<td class="rt">167</td>
<td class="rt">33.13 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">504</td>
<td class="rt">120</td>
<td class="rt">23.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[23:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[25:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[30:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[28:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[33:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod928.html" >rsnoc_z_H_R_G_T2_U_U_f2473f73</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">34</td>
<td class="rt">58.62 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28723</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">28956</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28516</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28521</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">28527</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28535</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28540</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28557</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">28563</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">28567</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">28592</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28681</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">28759</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">28770</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28959</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">28964</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28723      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28956      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28516      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28517      			u_3d2e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
28518      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28521      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28522      			u_77fb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
28523      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
28524      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28527      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
28528      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
28529      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
28530      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
28531      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28535      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28536      			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
28537      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
28538      			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28540      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28541      			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
28542      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
28543      			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28557      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28558      			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
28559      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
28560      			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28563      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28564      			u_703a <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
28565      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
28566      			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28567      	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
           	                           <font color = "red">-1-</font>               		               
28568      			1'b1    : u_4e00 = Cxt_0 ;
           <font color = "green">			==></font>
28569      			default : u_4e00 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28592      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
28593      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
28594      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
28595      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
28596      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
28597      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
28598      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28681      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28682      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
28683      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
28684      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28759      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
28760      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
28761      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
28762      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
28763      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "red">			==></font>
28764      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
28765      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28770      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
28771      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
28772      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
28773      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
28774      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
28775      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28959      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28960      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
28961      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28964      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28965      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
28966      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78624">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_f2473f73">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
