






.version 3.0
.target sm_30
.address_size 64

.file	1 "/tmp/tmpxft_00003a7d_00000000-11_laplace3d.compute_30.cpp3.i"
.file	2 "./laplace3d_kernel.cu"
.file	3 "/usr/local/cuda/nvvm/ci_include.h"


.entry _Z13GPU_laplace3diiiiPfS_(
.param .u32 _Z13GPU_laplace3diiiiPfS__param_0,
.param .u32 _Z13GPU_laplace3diiiiPfS__param_1,
.param .u32 _Z13GPU_laplace3diiiiPfS__param_2,
.param .u32 _Z13GPU_laplace3diiiiPfS__param_3,
.param .u64 _Z13GPU_laplace3diiiiPfS__param_4,
.param .u64 _Z13GPU_laplace3diiiiPfS__param_5
)
{
.reg .f32 %f<24>;
.reg .pred %p<30>;
.reg .s32 %r<157>;
.reg .s64 %rl<30>;

	.shared .align 4 .b8 __cuda_local_var_17388_33_non_const_u1[2448];

.loc 2 51 1
mov.u32 %r5, %tid.x;
mov.u32 %r6, %tid.y;
shl.b32 %r35, %r6, 5;
.loc 2 51 1
add.s32 %r7, %r35, %r5;
.loc 2 52 1
setp.lt.s32 %p29, %r7, 76;
.loc 2 54 1
@%p29 bra BB0_2;

mov.u32 %r142, %r38;
mov.u32 %r156, %r39;
bra.uni BB0_6;

BB0_2:
.loc 2 51 1
mov.u32 %r138, %tid.y;
.loc 2 55 1
setp.lt.u32 %p5, %r138, 2;
@%p5 bra BB0_4;

.loc 2 61 1
shr.u32 %r40, %r7, 31;
add.s32 %r41, %r7, %r40;
.loc 2 60 1
and.b32 %r42, %r41, -2;
sub.s32 %r43, %r7, %r42;
mad.lo.s32 %r140, %r43, 33, -1;
.loc 2 61 1
shr.s32 %r44, %r41, 1;
add.s32 %r141, %r44, -33;
bra.uni BB0_5;

BB0_4:
.loc 2 51 1
mov.u32 %r137, %tid.y;
mad.lo.s32 %r141, %r137, 5, -1;
.loc 2 51 1
mov.u32 %r140, %tid.x;

BB0_5:
.loc 2 64 1
add.s32 %r45, %r141, 1;
mov.u32 %r46, 34;
.loc 3 294 5
mul24.lo.s32 %r47, %r45, %r46;
.loc 2 64 1
add.s32 %r48, %r140, %r47;
add.s32 %r142, %r48, 205;
.loc 2 66 1
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, 32;
.loc 3 294 5
mul24.lo.s32 %r51, %r49, %r50;
.loc 2 66 1
add.s32 %r52, %r51, %r140;
.loc 2 67 1
mov.u32 %r53, %ctaid.y;
mov.u32 %r54, 4;
.loc 3 294 5
mul24.lo.s32 %r55, %r53, %r54;
.loc 2 67 1
add.s32 %r56, %r55, %r141;
ld.param.u32 %r129, [_Z13GPU_laplace3diiiiPfS__param_3];
.loc 3 294 5
mul24.lo.s32 %r57, %r56, %r129;
.loc 2 68 1
add.s32 %r156, %r57, %r52;
setp.gt.s32 %p6, %r52, -1;
ld.param.u32 %r115, [_Z13GPU_laplace3diiiiPfS__param_0];
.loc 2 70 1
setp.lt.s32 %p7, %r52, %r115;
and.pred %p8, %p6, %p7;
setp.gt.s32 %p9, %r56, -1;
and.pred %p10, %p8, %p9;
ld.param.u32 %r120, [_Z13GPU_laplace3diiiiPfS__param_1];
.loc 2 70 1
setp.lt.s32 %p11, %r56, %r120;
and.pred %p29, %p10, %p11;

BB0_6:
.loc 2 51 1
mov.u32 %r139, %tid.y;
.loc 2 79 1
add.s32 %r58, %r139, 1;
mov.u32 %r59, 34;
.loc 3 294 5
mul24.lo.s32 %r60, %r58, %r59;
.loc 2 81 1
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, 32;
.loc 3 294 5
mul24.lo.s32 %r63, %r61, %r62;
.loc 2 51 1
mov.u32 %r136, %tid.x;
.loc 2 81 1
add.s32 %r17, %r63, %r136;
.loc 2 82 1
mov.u32 %r64, %ctaid.y;
mov.u32 %r65, 4;
.loc 3 294 5
mul24.lo.s32 %r66, %r64, %r65;
.loc 2 82 1
add.s32 %r18, %r66, %r139;
ld.param.u32 %r128, [_Z13GPU_laplace3diiiiPfS__param_3];
.loc 3 294 5
mul24.lo.s32 %r67, %r18, %r128;
.loc 2 83 1
add.s32 %r154, %r67, %r17;
ld.param.u32 %r119, [_Z13GPU_laplace3diiiiPfS__param_1];
setp.ge.s32 %p12, %r18, %r119;
ld.param.u32 %r114, [_Z13GPU_laplace3diiiiPfS__param_0];
setp.ge.s32 %p13, %r17, %r114;
or.pred %p4, %p12, %p13;
.loc 2 79 1
add.s32 %r68, %r136, %r60;
.loc 2 91 1
add.s32 %r69, %r68, 409;
mul.wide.s32 %rl5, %r69, 4;
mov.u64 %rl6, __cuda_local_var_17388_33_non_const_u1;
add.s64 %rl7, %rl6, %rl5;
add.s64 %rl3, %rl7, -1636;
.loc 2 91 1
@%p4 bra BB0_8;

ld.param.u64 %rl28, [_Z13GPU_laplace3diiiiPfS__param_4];
cvta.to.global.u64 %rl8, %rl28;
.loc 2 91 1
mul.wide.s32 %rl9, %r154, 4;
add.s64 %rl10, %rl8, %rl9;
ld.global.f32 %f4, [%rl10];
st.shared.f32 [%rl3+1636], %f4;

BB0_8:
mul.wide.s32 %rl11, %r142, 4;
add.s64 %rl4, %rl6, %rl11;
.loc 2 92 1
@!%p29 bra BB0_10;

ld.param.u64 %rl27, [_Z13GPU_laplace3diiiiPfS__param_4];
cvta.to.global.u64 %rl13, %rl27;
.loc 2 92 1
mul.wide.s32 %rl14, %r156, 4;
add.s64 %rl15, %rl13, %rl14;
ld.global.f32 %f5, [%rl15];
st.shared.f32 [%rl4+816], %f5;

BB0_10:
ld.param.u32 %r125, [_Z13GPU_laplace3diiiiPfS__param_2];
.loc 2 98 1
setp.lt.s32 %p14, %r125, 1;
@%p14 bra BB0_26;

mov.u32 %r144, 0;
ld.param.u32 %r124, [_Z13GPU_laplace3diiiiPfS__param_2];
neg.s32 %r20, %r124;
mov.u32 %r143, %r144;

BB0_12:
mov.u32 %r25, %r154;
mov.u32 %r153, %r152;
add.s32 %r26, %r144, %r20;
add.s32 %r143, %r143, -1;
.loc 2 102 1
@%p4 bra BB0_16;

ld.param.u32 %r118, [_Z13GPU_laplace3diiiiPfS__param_1];
ld.param.u32 %r127, [_Z13GPU_laplace3diiiiPfS__param_3];
.loc 3 294 5
mul24.lo.s32 %r77, %r118, %r127;
.loc 2 104 1
add.s32 %r28, %r77, %r25;
.loc 2 105 1
ld.shared.f32 %f6, [%rl3+820];
st.shared.f32 [%rl3+4], %f6;
.loc 2 106 1
ld.shared.f32 %f7, [%rl3+1636];
st.shared.f32 [%rl3+820], %f7;
ld.param.u32 %r123, [_Z13GPU_laplace3diiiiPfS__param_2];
add.s32 %r82, %r123, -1;
.loc 2 107 1
setp.lt.s32 %p15, %r144, %r82;
@%p15 bra BB0_15;

BB0_14:
mov.u32 %r153, %r25;
mov.u32 %r155, %r28;
bra.uni BB0_17;

BB0_15:
ld.param.u64 %rl26, [_Z13GPU_laplace3diiiiPfS__param_4];
cvta.to.global.u64 %rl16, %rl26;
.loc 2 108 1
mul.wide.s32 %rl17, %r28, 4;
add.s64 %rl18, %rl16, %rl17;
ld.global.f32 %f8, [%rl18];
st.shared.f32 [%rl3+1636], %f8;
bra.uni BB0_14;

BB0_16:
mov.u32 %r155, %r25;

BB0_17:
mov.u32 %r154, %r155;
mov.u32 %r152, %r153;
@%p29 bra BB0_18;
bra.uni BB0_20;

BB0_18:
ld.param.u32 %r117, [_Z13GPU_laplace3diiiiPfS__param_1];
ld.param.u32 %r126, [_Z13GPU_laplace3diiiiPfS__param_3];
.loc 3 294 5
mul24.lo.s32 %r85, %r117, %r126;
.loc 2 112 1
add.s32 %r156, %r85, %r156;
.loc 2 113 1
ld.shared.f32 %f9, [%rl4];
st.shared.f32 [%rl4+-816], %f9;
.loc 2 114 1
ld.shared.f32 %f10, [%rl4+816];
st.shared.f32 [%rl4], %f10;
ld.param.u32 %r122, [_Z13GPU_laplace3diiiiPfS__param_2];
add.s32 %r90, %r122, -1;
.loc 2 115 1
setp.lt.s32 %p16, %r144, %r90;
@%p16 bra BB0_19;
bra.uni BB0_20;

BB0_19:
ld.param.u64 %rl25, [_Z13GPU_laplace3diiiiPfS__param_4];
cvta.to.global.u64 %rl19, %rl25;
.loc 2 116 1
mul.wide.s32 %rl20, %r156, 4;
add.s64 %rl21, %rl19, %rl20;
ld.global.f32 %f11, [%rl21];
st.shared.f32 [%rl4+816], %f11;

BB0_20:
.loc 2 119 1
bar.sync 0;
.loc 2 125 1
@%p4 bra BB0_25;

.loc 2 126 1
setp.eq.s32 %p17, %r143, -1;
setp.eq.s32 %p18, %r17, 0;
ld.param.u32 %r113, [_Z13GPU_laplace3diiiiPfS__param_0];
add.s32 %r98, %r113, -1;
.loc 2 126 1
setp.eq.s32 %p19, %r17, %r98;
or.pred %p20, %p18, %p19;
.loc 2 126 1
setp.eq.s32 %p21, %r18, 0;
or.pred %p22, %p20, %p21;
ld.param.u32 %r116, [_Z13GPU_laplace3diiiiPfS__param_1];
add.s32 %r104, %r116, -1;
.loc 2 126 1
setp.eq.s32 %p23, %r18, %r104;
or.pred %p24, %p22, %p23;
or.pred %p25, %p24, %p17;
.loc 2 126 1
setp.eq.s32 %p26, %r26, -1;
or.pred %p27, %p25, %p26;
.loc 2 126 1
@%p27 bra BB0_23;

.loc 2 130 1
ld.shared.f32 %f12, [%rl3+824];
ld.shared.f32 %f13, [%rl3+816];
add.f32 %f14, %f13, %f12;
ld.shared.f32 %f15, [%rl3+684];
add.f32 %f16, %f14, %f15;
ld.shared.f32 %f17, [%rl3+956];
add.f32 %f18, %f16, %f17;
ld.shared.f32 %f19, [%rl3+4];
add.f32 %f20, %f18, %f19;
ld.shared.f32 %f21, [%rl3+1636];
add.f32 %f22, %f20, %f21;
mul.f32 %f23, %f22, 0f3E2AAAAB;
bra.uni BB0_24;

BB0_23:
.loc 2 127 1
ld.shared.f32 %f23, [%rl3+820];

BB0_24:
ld.param.u64 %rl29, [_Z13GPU_laplace3diiiiPfS__param_5];
cvta.to.global.u64 %rl22, %rl29;
.loc 2 134 1
mul.wide.s32 %rl23, %r152, 4;
add.s64 %rl24, %rl22, %rl23;
st.global.f32 [%rl24], %f23;

BB0_25:
.loc 2 137 1
bar.sync 0;
.loc 2 98 95
add.s32 %r144, %r144, 1;
ld.param.u32 %r121, [_Z13GPU_laplace3diiiiPfS__param_2];
.loc 2 98 1
setp.lt.s32 %p28, %r144, %r121;
@%p28 bra BB0_12;

BB0_26:
.loc 2 140 2
ret;
}



