Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 24 12:43:08 2023
| Host         : winvdi1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.668        0.000                      0                   84        0.145        0.000                      0                   84        1.600        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.668        0.000                      0                   84        0.145        0.000                      0                   84        1.600        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.302ns (31.269%)  route 0.664ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     1.503    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X21Y121        FDRE (Setup_fdre_C_R)       -0.304     4.171    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]
  -------------------------------------------------------------------
                         required time                          4.171    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.302ns (31.269%)  route 0.664ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     1.503    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X21Y121        FDRE (Setup_fdre_C_R)       -0.304     4.171    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]
  -------------------------------------------------------------------
                         required time                          4.171    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.302ns (31.269%)  route 0.664ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     1.503    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X21Y121        FDRE (Setup_fdre_C_R)       -0.304     4.171    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]
  -------------------------------------------------------------------
                         required time                          4.171    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.302ns (31.269%)  route 0.664ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     1.503    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X21Y121        FDRE (Setup_fdre_C_R)       -0.304     4.171    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]
  -------------------------------------------------------------------
                         required time                          4.171    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.302ns (31.140%)  route 0.668ns (68.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     1.507    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X20Y123        FDRE (Setup_fdre_C_R)       -0.281     4.194    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.302ns (31.140%)  route 0.668ns (68.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     1.507    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X20Y123        FDRE (Setup_fdre_C_R)       -0.281     4.194    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.302ns (31.140%)  route 0.668ns (68.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     1.507    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X20Y123        FDRE (Setup_fdre_C_R)       -0.281     4.194    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.302ns (31.140%)  route 0.668ns (68.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     1.507    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X20Y123        FDRE (Setup_fdre_C_R)       -0.281     4.194    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.302ns (31.269%)  route 0.664ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     1.503    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[4]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X20Y121        FDRE (Setup_fdre_C_R)       -0.281     4.194    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[4]
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.302ns (31.269%)  route 0.664ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.253     1.049    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X19Y122        LUT2 (Prop_lut2_I1_O)        0.043     1.092 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     1.503    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[5]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X20Y121        FDRE (Setup_fdre_C_R)       -0.281     4.194    bd_0_i/hls_inst/inst/acc_V_fu_46_reg[5]
  -------------------------------------------------------------------
                         required time                          4.194    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.240%)  route 0.152ns (58.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[14]
                         net (fo=2, routed)           0.152     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[14]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[14])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.240%)  route 0.152ns (58.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[6]
                         net (fo=2, routed)           0.152     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[6]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.222%)  route 0.153ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[13]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[13]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[13])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.222%)  route 0.153ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[2]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[2]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.222%)  route 0.153ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[5]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[5]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.195%)  route 0.153ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[0]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[0]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.195%)  route 0.153ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[10]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[10]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.195%)  route 0.153ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[11]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[11]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[11])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.195%)  route 0.153ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[12]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[12]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[12])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.195%)  route 0.153ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.107     0.373 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/P[15]
                         net (fo=2, routed)           0.153     0.526    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/D[15]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     0.280    
    DSP48_X1Y48          DSP48E1 (Hold_dsp48e1_CLK_C[15])
                                                      0.100     0.380    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.380    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         4.000       2.462      DSP48_X1Y48    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y122  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X18Y121  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
Min Period        n/a     FDRE/C       n/a            0.700         4.000       3.300      SLICE_X21Y121  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
Min Period        n/a     FDRE/C       n/a            0.700         4.000       3.300      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[10]/C
Min Period        n/a     FDRE/C       n/a            0.700         4.000       3.300      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.700         4.000       3.300      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/C
Min Period        n/a     FDRE/C       n/a            0.700         4.000       3.300      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/C
Min Period        n/a     FDRE/C       n/a            0.700         4.000       3.300      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]/C
Min Period        n/a     FDRE/C       n/a            0.700         4.000       3.300      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y122  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y122  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y121  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X18Y121  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y121  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y121  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y121  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y121  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y122  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y123  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.125ns  (logic 0.051ns (4.533%)  route 1.074ns (95.467%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/ap_start
    SLICE_X18Y122        LUT2 (Prop_lut2_I1_O)        0.051     0.588 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.125    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.027ns (4.825%)  route 0.533ns (95.175%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_start
    SLICE_X18Y122        LUT2 (Prop_lut2_I1_O)        0.027     0.293 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.266     0.560    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.310ns (22.892%)  route 1.044ns (77.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/Q
                         net (fo=7, routed)           0.507     1.303    bd_0_i/hls_inst/inst/b_address0[0]
    SLICE_X18Y121        LUT5 (Prop_lut5_I1_O)        0.051     1.354 r  bd_0_i/hls_inst/inst/s_ap_vld_INST_0/O
                         net (fo=0)                   0.537     1.891    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.310ns (22.892%)  route 1.044ns (77.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/Q
                         net (fo=7, routed)           0.507     1.303    bd_0_i/hls_inst/inst/b_address0[0]
    SLICE_X18Y121        LUT5 (Prop_lut5_I1_O)        0.051     1.354 r  bd_0_i/hls_inst/inst/s_ap_vld_INST_0/O
                         net (fo=0)                   0.537     1.891    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_ap_vld
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.354ns  (logic 0.310ns (22.892%)  route 1.044ns (77.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/Q
                         net (fo=7, routed)           0.507     1.303    bd_0_i/hls_inst/inst/b_address0[0]
    SLICE_X18Y121        LUT5 (Prop_lut5_I1_O)        0.051     1.354 r  bd_0_i/hls_inst/inst/s_ap_vld_INST_0/O
                         net (fo=0)                   0.537     1.891    s_ap_vld
                                                                      r  s_ap_vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.218ns  (logic 0.306ns (25.132%)  route 0.912ns (74.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDSE (Prop_fdse_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.375     1.171    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X18Y122        LUT2 (Prop_lut2_I0_O)        0.047     1.218 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.537     1.755    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/Q
                         net (fo=7, unset)            0.537     1.333    a_address0[0]
                                                                      r  a_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, unset)            0.537     1.333    a_address0[1]
                                                                      r  a_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, unset)            0.537     1.333    a_ce0
                                                                      r  a_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/Q
                         net (fo=7, unset)            0.537     1.333    b_address0[0]
                                                                      r  b_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, unset)            0.537     1.333    b_address0[1]
                                                                      r  b_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.796ns  (logic 0.259ns (32.538%)  route 0.537ns (67.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, unset)            0.537     1.333    b_ce0
                                                                      r  b_ce0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/Q
                         net (fo=0)                   0.266     0.633    s[0]
                                                                      r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/Q
                         net (fo=0)                   0.266     0.633    s[1]
                                                                      r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/Q
                         net (fo=0)                   0.266     0.633    s[2]
                                                                      r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.100ns (27.300%)  route 0.266ns (72.700%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y121        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/Q
                         net (fo=0)                   0.266     0.633    s[3]
                                                                      r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.107ns (28.663%)  route 0.266ns (71.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/Q
                         net (fo=5, unset)            0.266     0.640    a_address0[2]
                                                                      r  a_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.107ns (28.663%)  route 0.266ns (71.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/Q
                         net (fo=5, unset)            0.266     0.640    b_address0[2]
                                                                      r  b_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/Q
                         net (fo=7, unset)            0.266     0.651    a_address0[0]
                                                                      r  a_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/Q
                         net (fo=6, unset)            0.266     0.651    a_address0[1]
                                                                      r  a_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, unset)            0.266     0.651    a_ce0
                                                                      r  a_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.118ns (30.705%)  route 0.266ns (69.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y121        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/Q
                         net (fo=7, unset)            0.266     0.651    b_address0[0]
                                                                      r  b_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.043ns (4.321%)  route 0.952ns (95.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     0.995    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[12]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.043ns (4.321%)  route 0.952ns (95.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     0.995    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[13]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.043ns (4.321%)  route 0.952ns (95.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     0.995    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[14]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.043ns (4.321%)  route 0.952ns (95.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.415     0.995    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y123        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[15]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.043ns (4.338%)  route 0.948ns (95.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     0.991    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.043ns (4.338%)  route 0.948ns (95.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     0.991    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[1]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.043ns (4.338%)  route 0.948ns (95.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     0.991    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[2]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.043ns (4.338%)  route 0.948ns (95.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     0.991    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[3]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.043ns (4.338%)  route 0.948ns (95.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     0.991    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[4]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/acc_V_fu_46_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.043ns (4.338%)  route 0.948ns (95.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.537     0.537    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_start
    SLICE_X19Y122        LUT2 (Prop_lut2_I0_O)        0.043     0.580 r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1/O
                         net (fo=21, routed)          0.411     0.991    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.510     0.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y121        FDRE                                         r  bd_0_i/hls_inst/inst/acc_V_fu_46_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.266     0.266    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X18Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y122        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 b_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[0] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_q0[0]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_q0[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[10] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_q0[10]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[11] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_q0[11]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK

Slack:                    inf
  Source:                 b_q0[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.000ns (0.000%)  route 0.266ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b_q0[12] (IN)
                         net (fo=0)                   0.266     0.266    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/b_q0[12]
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=26, unset)           0.280     0.280    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK





