INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DATA/lab_practise/project_2/project_2.srcs/sources_1/new/updown_2_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_2_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DATA/lab_practise/project_2/project_2.srcs/sim_1/new/TB_updown_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_updown_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_DATA/lab_practise/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
