# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AND_Gate.srcs/sources_1/new/AND_Gate.v" \
"../../../../AND_Gate.srcs/sim_1/new/Test_Bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
