# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_top_module_time_synth.v" \
"../../../../../mp2.srcs/sim_1/new/tb_top_module.v" \

# Do not sort compile order
nosort
