<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p176" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_176{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t2_176{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_176{left:138px;bottom:272px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t4_176{left:200px;bottom:273px;letter-spacing:-0.19px;}
#t5_176{left:261px;bottom:272px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t6_176{left:137px;bottom:254px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t7_176{left:137px;bottom:236px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t8_176{left:137px;bottom:217px;letter-spacing:0.09px;word-spacing:-0.15px;}
#t9_176{left:256px;bottom:218px;letter-spacing:-0.15px;}
#ta_176{left:297px;bottom:217px;letter-spacing:0.09px;word-spacing:-0.19px;}
#tb_176{left:137px;bottom:199px;letter-spacing:0.11px;}
#tc_176{left:137px;bottom:162px;letter-spacing:0.11px;word-spacing:0.01px;}
#td_176{left:650px;bottom:163px;letter-spacing:-0.19px;}
#te_176{left:711px;bottom:162px;letter-spacing:0.07px;word-spacing:0.01px;}
#tf_176{left:137px;bottom:144px;letter-spacing:0.1px;word-spacing:-0.04px;}
#tg_176{left:328px;bottom:1049px;letter-spacing:0.11px;word-spacing:0.01px;}
#th_176{left:124px;bottom:1020px;letter-spacing:-0.12px;}
#ti_176{left:125px;bottom:1004px;letter-spacing:-0.16px;}
#tj_176{left:204px;bottom:1004px;letter-spacing:-0.16px;}
#tk_176{left:466px;bottom:1004px;letter-spacing:-0.14px;}
#tl_176{left:736px;bottom:1004px;letter-spacing:-0.15px;}
#tm_176{left:148px;bottom:966px;}
#tn_176{left:211px;bottom:976px;letter-spacing:-0.18px;}
#to_176{left:289px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tp_176{left:289px;bottom:959px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tq_176{left:519px;bottom:959px;letter-spacing:-0.16px;}
#tr_176{left:559px;bottom:957px;letter-spacing:-0.04px;}
#ts_176{left:609px;bottom:959px;letter-spacing:-0.09px;}
#tt_176{left:749px;bottom:976px;letter-spacing:-0.13px;}
#tu_176{left:148px;bottom:890px;}
#tv_176{left:202px;bottom:932px;letter-spacing:-0.17px;}
#tw_176{left:289px;bottom:932px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#tx_176{left:289px;bottom:916px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ty_176{left:289px;bottom:899px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tz_176{left:289px;bottom:882px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t10_176{left:289px;bottom:865px;letter-spacing:-0.1px;word-spacing:-0.42px;}
#t11_176{left:289px;bottom:848px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_176{left:749px;bottom:932px;letter-spacing:-0.13px;}
#t13_176{left:148px;bottom:815px;}
#t14_176{left:229px;bottom:824px;letter-spacing:-0.17px;}
#t15_176{left:289px;bottom:824px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_176{left:289px;bottom:807px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t17_176{left:337px;bottom:807px;letter-spacing:-0.15px;}
#t18_176{left:377px;bottom:807px;letter-spacing:-0.2px;}
#t19_176{left:749px;bottom:824px;letter-spacing:-0.13px;}
#t1a_176{left:148px;bottom:711px;}
#t1b_176{left:219px;bottom:783px;letter-spacing:-0.16px;}
#t1c_176{left:289px;bottom:783px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_176{left:289px;bottom:766px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1e_176{left:749px;bottom:783px;letter-spacing:-0.13px;}
#t1f_176{left:148px;bottom:590px;}
#t1g_176{left:217px;bottom:616px;letter-spacing:-0.12px;}
#t1h_176{left:289px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.11px;}
#t1i_176{left:469px;bottom:616px;letter-spacing:-0.14px;}
#t1j_176{left:488px;bottom:616px;letter-spacing:-0.09px;word-spacing:-0.13px;}
#t1k_176{left:548px;bottom:616px;letter-spacing:-0.12px;}
#t1l_176{left:596px;bottom:616px;letter-spacing:-0.13px;word-spacing:-0.1px;}
#t1m_176{left:701px;bottom:616px;letter-spacing:-0.14px;}
#t1n_176{left:289px;bottom:599px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t1o_176{left:349px;bottom:599px;letter-spacing:-0.14px;}
#t1p_176{left:401px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1q_176{left:732px;bottom:616px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t1r_176{left:729px;bottom:599px;letter-spacing:-0.11px;}
#t1s_176{left:777px;bottom:599px;letter-spacing:-0.08px;}
#t1t_176{left:732px;bottom:582px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1u_176{left:744px;bottom:565px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1v_176{left:148px;bottom:505px;}
#t1w_176{left:225px;bottom:541px;letter-spacing:-0.18px;}
#t1x_176{left:289px;bottom:541px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_176{left:289px;bottom:524px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1z_176{left:289px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t20_176{left:289px;bottom:491px;letter-spacing:-0.12px;word-spacing:-0.57px;}
#t21_176{left:289px;bottom:474px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t22_176{left:483px;bottom:474px;letter-spacing:-0.17px;}
#t23_176{left:541px;bottom:472px;letter-spacing:-0.04px;}
#t24_176{left:561px;bottom:474px;}
#t25_176{left:749px;bottom:541px;letter-spacing:-0.11px;}
#t26_176{left:744px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t27_176{left:139px;bottom:438px;letter-spacing:-0.14px;}
#t28_176{left:289px;bottom:447px;letter-spacing:-0.1px;}
#t29_176{left:289px;bottom:430px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2a_176{left:749px;bottom:447px;letter-spacing:-0.11px;}
#t2b_176{left:144px;bottom:380px;letter-spacing:-0.13px;}
#t2c_176{left:225px;bottom:406px;letter-spacing:-0.18px;}
#t2d_176{left:289px;bottom:406px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_176{left:289px;bottom:389px;letter-spacing:-0.14px;}
#t2f_176{left:354px;bottom:389px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t2g_176{left:289px;bottom:372px;letter-spacing:-0.14px;}
#t2h_176{left:353px;bottom:372px;letter-spacing:-0.1px;word-spacing:-0.56px;}
#t2i_176{left:289px;bottom:355px;letter-spacing:-0.1px;}
#t2j_176{left:309px;bottom:355px;letter-spacing:-0.14px;}
#t2k_176{left:374px;bottom:355px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2l_176{left:733px;bottom:406px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t2m_176{left:731px;bottom:389px;letter-spacing:-0.14px;}
#t2n_176{left:796px;bottom:389px;letter-spacing:-0.1px;}
#t2o_176{left:737px;bottom:372px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t2p_176{left:754px;bottom:355px;letter-spacing:-0.13px;}
#t2q_176{left:135px;bottom:322px;letter-spacing:-0.12px;}
#t2r_176{left:289px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t2s_176{left:289px;bottom:314px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2t_176{left:751px;bottom:331px;letter-spacing:-0.11px;}
#t2u_176{left:321px;bottom:738px;letter-spacing:-0.25px;word-spacing:0.14px;}
#t2v_176{left:521px;bottom:738px;letter-spacing:-0.15px;}
#t2w_176{left:360px;bottom:713px;}
#t2x_176{left:414px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2y_176{left:360px;bottom:692px;}
#t2z_176{left:414px;bottom:692px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t30_176{left:360px;bottom:670px;}
#t31_176{left:414px;bottom:670px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t32_176{left:491px;bottom:649px;letter-spacing:-0.08px;}

.s1_176{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_176{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s3_176{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s4_176{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s5_176{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s6_176{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_176{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_176{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_176{font-size:14px;font-family:CourierStd-Oblique_n2;color:#000;}
.sa_176{font-size:11px;font-family:CourierStd-Oblique_n2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts176" type="text/css" >

@font-face {
	font-family: CourierStd-Oblique_n2;
	src: url("fonts/CourierStd-Oblique_n2.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg176Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg176" style="-webkit-user-select: none;"><object width="935" height="1210" data="176/176.svg" type="image/svg+xml" id="pdf176" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_176" class="t s1_176">176 </span><span id="t2_176" class="t s1_176">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t3_176" class="t s2_176">Using the </span><span id="t4_176" class="t s3_176">HWREna </span><span id="t5_176" class="t s2_176">register, privileged software may select which of the hardware registers are accessible via the </span>
<span id="t6_176" class="t s2_176">RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Excep- </span>
<span id="t7_176" class="t s2_176">tion, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide </span>
<span id="t8_176" class="t s2_176">direct access to the </span><span id="t9_176" class="t s3_176">Count </span><span id="ta_176" class="t s2_176">register, access to that register may be individually disabled and the return value can be vir- </span>
<span id="tb_176" class="t s2_176">tualized by the operating system. </span>
<span id="tc_176" class="t s2_176">Software may determine which registers are implemented by writing all ones to the </span><span id="td_176" class="t s3_176">HWREna </span><span id="te_176" class="t s2_176">register, then reading </span>
<span id="tf_176" class="t s2_176">the value back. If a bit reads back as a one, the processor implements that hardware register. </span>
<span id="tg_176" class="t s4_176">Table 9.40 RDHWR Register Numbers </span>
<span id="th_176" class="t s5_176">Register </span>
<span id="ti_176" class="t s5_176">Number </span><span id="tj_176" class="t s5_176">Mnemonic </span><span id="tk_176" class="t s5_176">Description </span><span id="tl_176" class="t s5_176">Compliance </span>
<span id="tm_176" class="t s6_176">0 </span>
<span id="tn_176" class="t s6_176">CPUNum </span><span id="to_176" class="t s6_176">Number of the CPU on which the program is currently running. This register </span>
<span id="tp_176" class="t s6_176">provides read access to the coprocessor 0 </span><span id="tq_176" class="t s3_176">EBase </span>
<span id="tr_176" class="t s7_176">CPUNum </span>
<span id="ts_176" class="t s6_176">field. </span>
<span id="tt_176" class="t s6_176">Required </span>
<span id="tu_176" class="t s6_176">1 </span>
<span id="tv_176" class="t s6_176">SYNCI_Step </span><span id="tw_176" class="t s6_176">Address step size to be used with the SYNCI instruction. See that instruction’s </span>
<span id="tx_176" class="t s6_176">description for the use of this value. In the typical implementation, this value </span>
<span id="ty_176" class="t s6_176">should be zero if there are no caches in the system which must be synchronize </span>
<span id="tz_176" class="t s6_176">(either because there are no caches, or because the instruction cache tracks </span>
<span id="t10_176" class="t s6_176">writes to the data cache). In other cases, the return value should be the smallest </span>
<span id="t11_176" class="t s6_176">line size of the caches that must be synchronize. </span>
<span id="t12_176" class="t s6_176">Required </span>
<span id="t13_176" class="t s6_176">2 </span>
<span id="t14_176" class="t s6_176">CC </span><span id="t15_176" class="t s6_176">High-resolution cycle counter. This register provides read access to the copro- </span>
<span id="t16_176" class="t s6_176">cessor 0 </span><span id="t17_176" class="t s3_176">Count </span><span id="t18_176" class="t s6_176">Register. </span>
<span id="t19_176" class="t s6_176">Required </span>
<span id="t1a_176" class="t s6_176">3 </span>
<span id="t1b_176" class="t s6_176">CCRes </span><span id="t1c_176" class="t s6_176">Resolution of the CC register. This value denotes the number of cycles </span>
<span id="t1d_176" class="t s6_176">between update of the register. For example: </span>
<span id="t1e_176" class="t s6_176">Required </span>
<span id="t1f_176" class="t s6_176">4 </span>
<span id="t1g_176" class="t s6_176">PerfCnt </span><span id="t1h_176" class="t s6_176">Performance Counter Pair. Even </span><span id="t1i_176" class="t s8_176">sel </span><span id="t1j_176" class="t s6_176">selects the </span><span id="t1k_176" class="t s3_176">Control </span><span id="t1l_176" class="t s6_176">register, while odd </span><span id="t1m_176" class="t s8_176">sel </span>
<span id="t1n_176" class="t s6_176">selects the </span><span id="t1o_176" class="t s3_176">Counter </span><span id="t1p_176" class="t s6_176">register in the pair. </span>
<span id="t1q_176" class="t s6_176">Required if any </span>
<span id="t1r_176" class="t s3_176">PerfCnt </span><span id="t1s_176" class="t s6_176">register </span>
<span id="t1t_176" class="t s6_176">is implemented </span>
<span id="t1u_176" class="t s6_176">(Release 6) </span>
<span id="t1v_176" class="t s6_176">5 </span>
<span id="t1w_176" class="t s6_176">XNP </span><span id="t1x_176" class="t s6_176">Indicates support for Release 6 Double-Width LLX/SCX family of instruc- </span>
<span id="t1y_176" class="t s6_176">tions. If set to 1, then LLX/SCX family of instructions is not present, other- </span>
<span id="t1z_176" class="t s6_176">wise present in the implementation. In absence of hardware support for </span>
<span id="t20_176" class="t s6_176">double-width or extended atomics, user software may emulate the instruction’s </span>
<span id="t21_176" class="t s6_176">behavior through other means. See </span><span id="t22_176" class="t s9_176">Config5 </span>
<span id="t23_176" class="t sa_176">XNP </span>
<span id="t24_176" class="t s9_176">. </span>
<span id="t25_176" class="t s6_176">Required </span>
<span id="t26_176" class="t s6_176">(Release 6) </span>
<span id="t27_176" class="t s6_176">6-28 </span>
<span id="t28_176" class="t s6_176">These registers numbers are reserved for future architecture use. Access </span>
<span id="t29_176" class="t s6_176">results in a Reserved Instruction Exception. </span>
<span id="t2a_176" class="t s6_176">Reserved </span>
<span id="t2b_176" class="t s6_176">29 </span>
<span id="t2c_176" class="t s6_176">ULR </span><span id="t2d_176" class="t s6_176">User Local Register. This register provides read access to the coprocessor 0 </span>
<span id="t2e_176" class="t s3_176">UserLocal </span><span id="t2f_176" class="t s6_176">register, if it is implemented. In some operating environments, the </span>
<span id="t2g_176" class="t s3_176">UserLocal </span><span id="t2h_176" class="t s6_176">register is a pointer to a thread-specific storage block. In Release 6, </span>
<span id="t2i_176" class="t s6_176">the </span><span id="t2j_176" class="t s3_176">UserLocal </span><span id="t2k_176" class="t s6_176">register is required. </span>
<span id="t2l_176" class="t s6_176">Required if the </span>
<span id="t2m_176" class="t s3_176">UserLocal </span><span id="t2n_176" class="t s6_176">reg- </span>
<span id="t2o_176" class="t s6_176">ister is imple- </span>
<span id="t2p_176" class="t s6_176">mented </span>
<span id="t2q_176" class="t s6_176">30-31 </span>
<span id="t2r_176" class="t s6_176">These register numbers are reserved for implementation-dependent use. If they </span>
<span id="t2s_176" class="t s6_176">are not implemented, access results in a Reserved Instruction Exception. </span>
<span id="t2t_176" class="t s6_176">Optional </span>
<span id="t2u_176" class="t s5_176">CCRes Value </span><span id="t2v_176" class="t s5_176">Meaning </span>
<span id="t2w_176" class="t s6_176">1 </span><span id="t2x_176" class="t s6_176">CC register increments every CPU cycle </span>
<span id="t2y_176" class="t s6_176">2 </span><span id="t2z_176" class="t s6_176">CC register increments every second CPU cycle </span>
<span id="t30_176" class="t s6_176">3 </span><span id="t31_176" class="t s6_176">CC register increments every third CPU cycle </span>
<span id="t32_176" class="t s6_176">etc. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
