library ieee;
use ieee.std_logic_1164.all;

entity display is
	port (
		digito : in std_logic_vector(3 downto 0);
		saida : out std_logic_vector(6 downto 0)
		);
end entity;

architecture ifsc_v of display is
begin 

	with digito select 
	
	
		