/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the digi120_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm5440_map.xml
 *     block_uri "file:../docs/rda/pm5440_map.xml"
 *     block_part_number "PM5440"
 *     block_mnemonic "DIGI120"
 * 
 *****************************************************************************/
#ifndef _DIGI120_MTSB_MAP_H
#define _DIGI120_MTSB_MAP_H


/*
 * ==================================================================================
 * DIGI120_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define DIGI120_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm5440_map.xml"
#define DIGI120_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm5440_map.xml"
/*
 * ==================================================================================
 * DIGI120_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef DIGI120_MTSB_TSB_BASE_ADDR_DEFS_H
#define DIGI120_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_DIGI120_MTSB                                                                                                   0x00000000
#define BASE_ADDR_DIGI120_TOP_LEVEL_TL_IC                                                                                        0x00000000
#define BASE_ADDR_DIGI120_DIGI_M1_MTSB                                                                                           0x00010000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_MTSB                                                                                 0x00010000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_TOP_ENET_FEGE_TOP                                                                    0x00010000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_L1RPP_FEGE                                                                           0x00010080
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_RMAC                                                                                 0x00010100
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_RX_ECLASS_ECLASS                                                                     0x00010800
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_MSTATX                                                                               0x00011000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_TX_ECLASS_ECLASS                                                                     0x00011800
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_TMAC                                                                                 0x00012000
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_L1TPP_FEGE                                                                           0x00012040
#define BASE_ADDR_DIGI120_DIGI_M1_ENET_FEGE_GE_GFPT                                                                              0x00012100
#define BASE_ADDR_DIGI120_DIGI_M1_MGMT_FEGE_MGMT_FEGE_TOP                                                                        0x00014000
#define BASE_ADDR_DIGI120_DIGI_M1_PGMRCLK_DIGI_PGMRCLK                                                                           0x00015000
#define BASE_ADDR_DIGI120_DIGI_M1_M1_TOP_DIGI_M1                                                                                 0x00016000
#define BASE_ADDR_DIGI120_S16_SYS_PM55_82_50_BRIDGE_MTSB(A)                                                                      (0x00020000 + (A) * 0x1000)
#define MAX_DIGI120_S16_SYS_PM55_82_50_BRIDGE_MTSB                                                                               15
#define BASE_ADDR_DIGI120_S16_SYS_PM55_82_50_BRIDGE_CHANNEL_PCBI_PCBI(A)                                                         (0x00020000 + (A) * 0x1000)
#define MAX_DIGI120_S16_SYS_PM55_82_50_BRIDGE_CHANNEL_PCBI_PCBI                                                                  15
#define BASE_ADDR_DIGI120_S16_SYS_PM55_82_50_BRIDGE_TITAN_BR2_MDSP_TITAN_BR2_DIGI(A)                                             (0x00020200 + (A) * 0x1000)
#define MAX_DIGI120_S16_SYS_PM55_82_50_BRIDGE_TITAN_BR2_MDSP_TITAN_BR2_DIGI                                                      15
#define BASE_ADDR_DIGI120_S16_SYS_PM55_82_50_BRIDGE_ADAPT_DSP_16_ADSP(A)                                                         (0x00020300 + (A) * 0x1000)
#define MAX_DIGI120_S16_SYS_PM55_82_50_BRIDGE_ADAPT_DSP_16_ADSP                                                                  15
#define BASE_ADDR_DIGI120_S16_SYS_PM55_82_50_BRIDGE_MTSB_CTRL_PCBI(A)                                                            (0x00020400 + (A) * 0x1000)
#define MAX_DIGI120_S16_SYS_PM55_82_50_BRIDGE_MTSB_CTRL_PCBI                                                                     15
#define BASE_ADDR_DIGI120_S16_SYS_PM55_82_50_BRIDGE_CSU_PCBI_PCBI(A)                                                             (0x00020500 + (A) * 0x1000)
#define MAX_DIGI120_S16_SYS_PM55_82_50_BRIDGE_CSU_PCBI_PCBI                                                                      15
#define BASE_ADDR_DIGI120_S16_SYS_PM55_82_50_BRIDGE_ACB_PCBI_ACB_FT(A)                                                           (0x00020600 + (A) * 0x1000)
#define MAX_DIGI120_S16_SYS_PM55_82_50_BRIDGE_ACB_PCBI_ACB_FT                                                                    15
#define BASE_ADDR_DIGI120_C8_SERDES_CNI_UNI_TXRX_MTSB(A)                                                                         (0x00030000 + (A) * 0x1000)
#define MAX_DIGI120_C8_SERDES_CNI_UNI_TXRX_MTSB                                                                                  7
#define BASE_ADDR_DIGI120_C8_SERDES_CNI_UNI_TXRX_CNI_UNI_TXRX_MTSB_CNI_UNI_TXRX(A)                                               (0x00030000 + (A) * 0x1000)
#define MAX_DIGI120_C8_SERDES_CNI_UNI_TXRX_CNI_UNI_TXRX_MTSB_CNI_UNI_TXRX                                                        7
#define BASE_ADDR_DIGI120_C8_SERDES_CNI_UNI_TXRX_C8_MDSP_INST_MDSP_C8_40N(A)                                                     (0x00030400 + (A) * 0x1000)
#define MAX_DIGI120_C8_SERDES_CNI_UNI_TXRX_C8_MDSP_INST_MDSP_C8_40N                                                              7
#define BASE_ADDR_DIGI120_C8_SERDES_CNI_UNI_TXRX_ADAPT_DSP_INST_ADSP(A)                                                          (0x00030800 + (A) * 0x1000)
#define MAX_DIGI120_C8_SERDES_CNI_UNI_TXRX_ADAPT_DSP_INST_ADSP                                                                   7
#define BASE_ADDR_DIGI120_C8_SERDES_CNI_UNI_TXRX_MTSB_CTRL_INST_MTSB_FSM(A)                                                      (0x00030c00 + (A) * 0x1000)
#define MAX_DIGI120_C8_SERDES_CNI_UNI_TXRX_MTSB_CTRL_INST_MTSB_FSM                                                               7
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB(A)                                                                        (0x00040000 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB                                                                                 19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_MTSB(A)                                              (0x00040000 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_MTSB                                                       19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_MTSB_CHANNEL_PM20_82_24(A)                           (0x00040000 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_MTSB_CHANNEL_PM20_82_24                                    19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_T8_40N_LIGHT_MDSP_T8_40N(A)                          (0x00040400 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_T8_40N_LIGHT_MDSP_T8_40N                                   19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_ADAPT_DSP_ADSP(A)                                    (0x00040500 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_0_PM20_82_24_ADAPT_DSP_ADSP                                             19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_MTSB(A)                                              (0x00040600 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_MTSB                                                       19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_MTSB_CHANNEL_PM20_82_24(A)                           (0x00040600 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_MTSB_CHANNEL_PM20_82_24                                    19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_T8_40N_LIGHT_MDSP_T8_40N(A)                          (0x00040a00 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_T8_40N_LIGHT_MDSP_T8_40N                                   19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_ADAPT_DSP_ADSP(A)                                    (0x00040b00 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CHANNEL_1_PM20_82_24_ADAPT_DSP_ADSP                                             19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_COMMON_PCBI_PM20_82_24_COMMON_PCBI(A)                                          (0x00040c00 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_COMMON_PCBI_PM20_82_24_COMMON_PCBI                                                   19
#define BASE_ADDR_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CTRL_T8_6G_LR_MTSB_FSM(A)                                                 (0x00040d00 + (A) * 0x1000)
#define MAX_DIGI120_TITAN_SERDES_PM20_82_24_MTSB_CTRL_T8_6G_LR_MTSB_FSM                                                          19
#define BASE_ADDR_DIGI120_S16_LINE_PM55_82_50_BRIDGE_MTSB(A)                                                                     (0x00060000 + (A) * 0x1000)
#define MAX_DIGI120_S16_LINE_PM55_82_50_BRIDGE_MTSB                                                                              11
#define BASE_ADDR_DIGI120_S16_LINE_PM55_82_50_BRIDGE_CHANNEL_PCBI_PCBI(A)                                                        (0x00060000 + (A) * 0x1000)
#define MAX_DIGI120_S16_LINE_PM55_82_50_BRIDGE_CHANNEL_PCBI_PCBI                                                                 11
#define BASE_ADDR_DIGI120_S16_LINE_PM55_82_50_BRIDGE_TITAN_BR2_MDSP_TITAN_BR2_DIGI(A)                                            (0x00060200 + (A) * 0x1000)
#define MAX_DIGI120_S16_LINE_PM55_82_50_BRIDGE_TITAN_BR2_MDSP_TITAN_BR2_DIGI                                                     11
#define BASE_ADDR_DIGI120_S16_LINE_PM55_82_50_BRIDGE_ADAPT_DSP_16_ADSP(A)                                                        (0x00060300 + (A) * 0x1000)
#define MAX_DIGI120_S16_LINE_PM55_82_50_BRIDGE_ADAPT_DSP_16_ADSP                                                                 11
#define BASE_ADDR_DIGI120_S16_LINE_PM55_82_50_BRIDGE_MTSB_CTRL_PCBI(A)                                                           (0x00060400 + (A) * 0x1000)
#define MAX_DIGI120_S16_LINE_PM55_82_50_BRIDGE_MTSB_CTRL_PCBI                                                                    11
#define BASE_ADDR_DIGI120_S16_LINE_PM55_82_50_BRIDGE_CSU_PCBI_PCBI(A)                                                            (0x00060500 + (A) * 0x1000)
#define MAX_DIGI120_S16_LINE_PM55_82_50_BRIDGE_CSU_PCBI_PCBI                                                                     11
#define BASE_ADDR_DIGI120_S16_LINE_PM55_82_50_BRIDGE_ACB_PCBI_ACB_FT(A)                                                          (0x00060600 + (A) * 0x1000)
#define MAX_DIGI120_S16_LINE_PM55_82_50_BRIDGE_ACB_PCBI_ACB_FT                                                                   11
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_MTSB                                                              0x00070000
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_18X_GLUE_SFI51_RX_18X_GLUE                              0x00070000
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_MTSB                           0x00070400
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_CNI_UNI_1G_CSU_INST_ENH_8G_CSU 0x00070400
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_ACB_FT_INST_ACB_FT             0x00070500
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_MTSB(A)                                 (0x00070800 + (A) * 0x400)
#define MAX_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_MTSB                                          8
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_SFI51_RX_2X_SLICE(A)                    (0x00070800 + (A) * 0x400)
#define MAX_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_SFI51_RX_2X_SLICE                             8
#define BASE_ADDR_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_DELTA8_40NM_CDRU_DELTA8_CDRU(A)         (0x00070a00 + (A) * 0x40)
#define MAX_DIGI120_SFI51_RX_0_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_DELTA8_40NM_CDRU_DELTA8_CDRU                  1
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_MTSB                                                              0x00074000
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_18X_GLUE_SFI51_RX_18X_GLUE                              0x00074000
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_MTSB                           0x00074400
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_CNI_UNI_1G_CSU_INST_ENH_8G_CSU 0x00074400
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_ACB_FT_INST_ACB_FT             0x00074500
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_MTSB(A)                                 (0x00074800 + (A) * 0x400)
#define MAX_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_MTSB                                          8
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_SFI51_RX_2X_SLICE(A)                    (0x00074800 + (A) * 0x400)
#define MAX_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_SFI51_RX_2X_SLICE                             8
#define BASE_ADDR_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_DELTA8_40NM_CDRU_DELTA8_CDRU(A)         (0x00074a00 + (A) * 0x40)
#define MAX_DIGI120_SFI51_RX_1_DIGI120_SFI51_RX_18X_GLUE_SFI5_1_RX_2X_SERDES_SLICE_DELTA8_40NM_CDRU_DELTA8_CDRU                  1
#define BASE_ADDR_DIGI120_SFI51_TX_0_DIGI120_SFI51_TX_18X_GLUE_MTSB                                                              0x00078000
#define BASE_ADDR_DIGI120_SFI51_TX_0_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_18X_SERDES_GLUE_SFI51_TX_18X_GLUE                       0x00078000
#define BASE_ADDR_DIGI120_SFI51_TX_0_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_MTSB                           0x00078400
#define BASE_ADDR_DIGI120_SFI51_TX_0_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_CNI_UNI_1G_CSU_INST_ENH_8G_CSU 0x00078400
#define BASE_ADDR_DIGI120_SFI51_TX_0_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_ACB_FT_INST_ACB_FT             0x00078500
#define BASE_ADDR_DIGI120_SFI51_TX_0_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_2X_SERDES_SLICE_SFI51_TX_2X_SLICE(A)                    (0x00078800 + (A) * 0x100)
#define MAX_DIGI120_SFI51_TX_0_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_2X_SERDES_SLICE_SFI51_TX_2X_SLICE                             8
#define BASE_ADDR_DIGI120_SFI51_TX_1_DIGI120_SFI51_TX_18X_GLUE_MTSB                                                              0x0007c000
#define BASE_ADDR_DIGI120_SFI51_TX_1_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_18X_SERDES_GLUE_SFI51_TX_18X_GLUE                       0x0007c000
#define BASE_ADDR_DIGI120_SFI51_TX_1_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_MTSB                           0x0007c400
#define BASE_ADDR_DIGI120_SFI51_TX_1_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_CNI_UNI_1G_CSU_INST_ENH_8G_CSU 0x0007c400
#define BASE_ADDR_DIGI120_SFI51_TX_1_DIGI120_SFI51_TX_18X_GLUE_CNI_UNI_1G_CSU_PM64_82_12_A_BRIDGE_ACB_FT_INST_ACB_FT             0x0007c500
#define BASE_ADDR_DIGI120_SFI51_TX_1_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_2X_SERDES_SLICE_SFI51_TX_2X_SLICE(A)                    (0x0007c800 + (A) * 0x100)
#define MAX_DIGI120_SFI51_TX_1_DIGI120_SFI51_TX_18X_GLUE_SFI5_1_TX_2X_SERDES_SLICE_SFI51_TX_2X_SLICE                             8
#define BASE_ADDR_DIGI120_OH_RCP_ENET_MGMT_D8_RX_SFI5_1_RX_2X_SERDES_SLICE_MTSB(A)                                               (0x00090000 + (A) * 0x400)
#define MAX_DIGI120_OH_RCP_ENET_MGMT_D8_RX_SFI5_1_RX_2X_SERDES_SLICE_MTSB                                                        2
#define BASE_ADDR_DIGI120_OH_RCP_ENET_MGMT_D8_RX_SFI5_1_RX_2X_SERDES_SLICE_SFI51_RX_2X_SLICE(A)                                  (0x00090000 + (A) * 0x400)
#define MAX_DIGI120_OH_RCP_ENET_MGMT_D8_RX_SFI5_1_RX_2X_SERDES_SLICE_SFI51_RX_2X_SLICE                                           2
#define BASE_ADDR_DIGI120_OH_RCP_ENET_MGMT_D8_RX_SFI5_1_RX_2X_SERDES_SLICE_DELTA8_40NM_CDRU_DELTA8_CDRU(A)                       (0x00090200 + (A) * 0x40)
#define MAX_DIGI120_OH_RCP_ENET_MGMT_D8_RX_SFI5_1_RX_2X_SERDES_SLICE_DELTA8_40NM_CDRU_DELTA8_CDRU                                1
#define BASE_ADDR_DIGI120_OH_RCP_ENET_MGMT_D8_TX_SFI51_TX_2X_SLICE(A)                                                            (0x00091000 + (A) * 0x400)
#define MAX_DIGI120_OH_RCP_ENET_MGMT_D8_TX_SFI51_TX_2X_SLICE                                                                     2
#define BASE_ADDR_DIGI120_D8_CSU_CNI_UNI_1G_CSU                                                                                  0x00092000
#define BASE_ADDR_DIGI120_OTN1_DCSU_DCSU_40N                                                                                     0x000a0000
#define BASE_ADDR_DIGI120_LIFD_MTSB                                                                                              0x000b0000
#define BASE_ADDR_DIGI120_LINEOTN_MTSB                                                                                           0x00100000
#define BASE_ADDR_DIGI120_CBRC_MTSB                                                                                              0x00300000
#define BASE_ADDR_DIGI120_DCPB_MTSB                                                                                              0x00400000
#define BASE_ADDR_DIGI120_MCPB_MTSB                                                                                              0x00500000
#define BASE_ADDR_DIGI120_ENET120_SYS_MTSB                                                                                       0x00600000
#define BASE_ADDR_DIGI120_ENET120_LINE_MTSB                                                                                      0x00700000
#define BASE_ADDR_DIGI120_MAPOTN_MTSB                                                                                            0x00800000
#define BASE_ADDR_DIGI120_SIFD_MTSB                                                                                              0x00900000
#define BASE_ADDR_DIGI120_SYSOTN_MTSB                                                                                            0x00a00000
#define BASE_ADDR_DIGI120_COREOTN_MTSB                                                                                           0x00c00000
#define BASE_ADDR_DIGI120_CPUP34K_APB_AXI_MTSB                                                                                   0x01800000
#define BASE_ADDR_DIGI120_CPUP34K_APB_AXI_CPUP34K_APB_APB2APB_MTSB                                                               0x01800000
#define BASE_ADDR_DIGI120_CPUP34K_APB_AXI_CPUP34K_APB_APB2APB_TOP_CPUP34K                                                        0x01800000
#define BASE_ADDR_DIGI120_CPUP34K_APB_AXI_CPUP34K_APB_APB2APB_INT_AGR                                                            0x01801000
#define BASE_ADDR_DIGI120_CPUP34K_APB_AXI_CPUP34K_APB_APB2APB_PCIE_AL_PCIE                                                       0x01809000

#endif /* DIGI120_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _DIGI120_MTSB_MAP_H */
