$date
	Wed Oct 26 13:59:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! z [1:0] $end
$var reg 1 " clock $end
$var reg 1 # x $end
$scope module cnt $end
$var wire 1 " clock $end
$var wire 1 # x $end
$var wire 2 $ z [1:0] $end
$var wire 2 % rout [1:0] $end
$var wire 2 & rin [1:0] $end
$scope module newst $end
$var wire 1 # x $end
$var wire 2 ' z [1:0] $end
$var wire 2 ( s [1:0] $end
$upscope $end
$scope module regs $end
$var wire 1 " clock $end
$var wire 2 ) inval [1:0] $end
$var wire 1 * we $end
$var wire 2 + z [1:0] $end
$var reg 2 , S [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
1*
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#1
b1 !
b1 $
b1 &
b1 '
b1 )
1#
#2
b10 !
b10 $
b10 &
b10 '
b10 )
b1 %
b1 (
b1 +
b1 ,
1"
#4
0"
#6
b11 !
b11 $
b11 &
b11 '
b11 )
b10 %
b10 (
b10 +
b10 ,
1"
#7
b10 !
b10 $
b10 &
b10 '
b10 )
0#
#8
b11 !
b11 $
b11 &
b11 '
b11 )
1#
0"
#9
b10 !
b10 $
b10 &
b10 '
b10 )
0#
#10
b11 !
b11 $
b11 &
b11 '
b11 )
1#
1"
#11
b10 !
b10 $
b10 &
b10 '
b10 )
0#
#12
b11 !
b11 $
b11 &
b11 '
b11 )
1#
0"
#14
b0 !
b0 $
b0 &
b0 '
b0 )
b11 %
b11 (
b11 +
b11 ,
1"
#16
0"
#17
