{
    "//": "Basics",
    "DESIGN_NAME": "cpu",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,
    "PNR_SDC_FILE": "dir::src/cpu.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/cpu.sdc",
    "PL_RANDOM_GLB_PLACEMENT": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 150 150",
    "PL_TARGET_DENSITY": 0.55,
    "FP_CORE_UTIL": 45,
    "FP_ASPECT_RATIO": 1.0,
    "FP_CORE_MARGIN": 2,
    "ROUTING_STRATEGY": 0,
    "//": "Pin Order",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg"
}