Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Wed Oct 15 13:39:07 2025
| Host              : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku060-ffva1517
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                             Violations  
-------  --------  ------------------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                            5           
XDCB-5   Warning   Runtime inefficient way to find pin objects             2           
XDCC-1   Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7   Warning   Scoped Clock constraint overwritten on the same source  1           
CLKC-57  Advisory  PLLE3 with global clock driver has no LOC               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.431        0.000                      0                 4083        0.013        0.000                      0                 4067        0.000        0.000                       0                  2324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
CLK_IN1_D_0_clk_p                                                                           {0.000 1.250}          2.500           400.000         
  app_clk_200_design_1_clk_wiz_0_0                                                          {0.000 2.500}          5.000           200.000         
  tx_ref_clk_100_design_1_clk_wiz_0_0                                                       {0.000 5.000}          10.000          100.000         
    GEN_PLL_IN_IP_US.pll0_clkout0                                                           {0.000 2.500}          5.000           200.000         
    shared_pll0_clkoutphy_out                                                               {0.000 0.312}          0.625           1600.000        
      shared_pll0_clkoutphy_out_DIV                                                         {0.000 2.500}          5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_D_0_clk_p                                                                                                                                                                                                                             0.250        0.000                       0                     1  
  app_clk_200_design_1_clk_wiz_0_0                                                                1.431        0.000                      0                 2775        0.013        0.000                      0                 2775        0.000        0.000                       0                  1782  
  tx_ref_clk_100_design_1_clk_wiz_0_0                                                                                                                                                                                                         1.500        0.000                       0                     3  
    GEN_PLL_IN_IP_US.pll0_clkout0                                                                 2.800        0.000                      0                   65        0.060        0.000                      0                   65        2.225        0.000                       0                    38  
    shared_pll0_clkoutphy_out                                                                                                                                                                                                                 0.134        0.000                       0                     7  
      shared_pll0_clkoutphy_out_DIV                                                                                                                                                                                                           1.078        0.000                       0                    14  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.806        0.000                      0                  910        0.034        0.000                      0                  910       15.832        0.000                       0                   479  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  app_clk_200_design_1_clk_wiz_0_0                                                                 32.246        0.000                      0                    8                                                                        
app_clk_200_design_1_clk_wiz_0_0                                                            shared_pll0_clkoutphy_out_DIV                                                                     1.942        0.000                      0                   88        0.066        0.000                      0                   88  
GEN_PLL_IN_IP_US.pll0_clkout0                                                               shared_pll0_clkoutphy_out_DIV                                                                     1.845        0.000                      0                   24        0.624        0.000                      0                   24  
app_clk_200_design_1_clk_wiz_0_0                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.342        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           app_clk_200_design_1_clk_wiz_0_0                                                            app_clk_200_design_1_clk_wiz_0_0                                                                  3.854        0.000                      0                  105        0.137        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.198        0.000                      0                  100        0.126        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      app_clk_200_design_1_clk_wiz_0_0                                                            GEN_PLL_IN_IP_US.pll0_clkout0                                                               
(none)                                                                                                                                                                                  app_clk_200_design_1_clk_wiz_0_0                                                            
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0                                                               app_clk_200_design_1_clk_wiz_0_0                                                            
(none)                                                                                      app_clk_200_design_1_clk_wiz_0_0                                                            app_clk_200_design_1_clk_wiz_0_0                                                            
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  app_clk_200_design_1_clk_wiz_0_0                                                            
(none)                                                                                      app_clk_200_design_1_clk_wiz_0_0                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  GEN_PLL_IN_IP_US.pll0_clkout0                                                               
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_D_0_clk_p
  To Clock:  CLK_IN1_D_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_D_0_clk_p
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK_IN1_D_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         2.500       1.429      MMCME3_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.250       0.250      MMCME3_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.250       0.250      MMCME3_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.250       0.250      MMCME3_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.250       0.250      MMCME3_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  app_clk_200_design_1_clk_wiz_0_0
  To Clock:  app_clk_200_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
                            (rising edge-triggered cell FDSE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 2.135ns (59.570%)  route 1.449ns (40.430%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 9.437 - 5.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 0.821ns, distribution 1.757ns)
  Clock Net Delay (Destination): 2.424ns (routing 0.753ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.578     4.421    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/riu_clk
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_VTC_RDY)
                                                      1.730     6.151 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/VTC_RDY
                         net (fo=1, routed)           0.799     6.950    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/vtc_rdy_bsc7
    SLICE_X96Y213        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.138 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/CORE_RDY_GEN[0].core_rdy_r[0]_i_1/O
                         net (fo=4, routed)           0.331     7.469    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0
    SLICE_X96Y209        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     7.510 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_2/O
                         net (fo=1, routed)           0.289     7.799    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_2_n_0
    SLICE_X97Y209        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.176     7.975 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_1/O
                         net (fo=1, routed)           0.030     8.005    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst_n_3
    SLICE_X97Y209        FDSE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.424     9.437    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X97Y209        FDSE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/C
                         clock pessimism             -0.003     9.434    
                         clock uncertainty           -0.056     9.378    
    SLICE_X97Y209        FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.059     9.437    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.989ns (63.243%)  route 1.156ns (36.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 9.437 - 5.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 0.821ns, distribution 1.757ns)
  Clock Net Delay (Destination): 2.424ns (routing 0.753ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.578     4.421    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/riu_clk
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_VTC_RDY)
                                                      1.730     6.151 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/VTC_RDY
                         net (fo=1, routed)           0.799     6.950    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/vtc_rdy_bsc7
    SLICE_X96Y213        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.138 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/CORE_RDY_GEN[0].core_rdy_r[0]_i_1/O
                         net (fo=4, routed)           0.334     7.472    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]
    SLICE_X96Y208        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     7.543 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.hssio_state[7]_i_1/O
                         net (fo=1, routed)           0.023     7.566    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in_0[7]
    SLICE_X96Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.424     9.437    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X96Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]/C
                         clock pessimism             -0.003     9.434    
                         clock uncertainty           -0.056     9.378    
    SLICE_X96Y208        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.437    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.958ns (62.877%)  route 1.156ns (37.123%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 9.435 - 5.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 0.821ns, distribution 1.757ns)
  Clock Net Delay (Destination): 2.422ns (routing 0.753ns, distribution 1.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.578     4.421    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/riu_clk
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_VTC_RDY)
                                                      1.730     6.151 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/VTC_RDY
                         net (fo=1, routed)           0.799     6.950    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/vtc_rdy_bsc7
    SLICE_X96Y213        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     7.138 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/CORE_RDY_GEN[0].core_rdy_r[0]_i_1/O
                         net (fo=4, routed)           0.331     7.469    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0
    SLICE_X96Y208        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     7.509 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/GEN_RIU_NOT_FROM_PLL.hssio_state[8]_i_1/O
                         net (fo=1, routed)           0.026     7.535    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in_0[8]
    SLICE_X96Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.422     9.435    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X96Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]/C
                         clock pessimism             -0.003     9.432    
                         clock uncertainty           -0.056     9.376    
    SLICE_X96Y208        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     9.436    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.635ns (24.814%)  route 1.924ns (75.186%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 9.238 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.821ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.753ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.514     4.357    <hidden>
    SLICE_X86Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.473 r  <hidden>
                         net (fo=30, routed)          0.732     5.205    <hidden>
    SLICE_X84Y265        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.394 r  <hidden>
                         net (fo=1, routed)           0.122     5.516    <hidden>
    SLICE_X84Y265        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.660 r  <hidden>
                         net (fo=5, routed)           0.435     6.095    <hidden>
    SLICE_X80Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.166 r  <hidden>
                         net (fo=12, routed)          0.152     6.318    <hidden>
    SLICE_X80Y265        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     6.433 r  <hidden>
                         net (fo=10, routed)          0.483     6.916    <hidden>
    SLICE_X81Y266        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.225     9.238    <hidden>
    SLICE_X81Y266        FDRE                                         r  <hidden>
                         clock pessimism             -0.027     9.211    
                         clock uncertainty           -0.056     9.155    
    SLICE_X81Y266        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     9.108    <hidden>
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.635ns (24.814%)  route 1.924ns (75.186%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 9.238 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.821ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.753ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.514     4.357    <hidden>
    SLICE_X86Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.473 r  <hidden>
                         net (fo=30, routed)          0.732     5.205    <hidden>
    SLICE_X84Y265        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.394 r  <hidden>
                         net (fo=1, routed)           0.122     5.516    <hidden>
    SLICE_X84Y265        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.660 r  <hidden>
                         net (fo=5, routed)           0.435     6.095    <hidden>
    SLICE_X80Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.166 r  <hidden>
                         net (fo=12, routed)          0.152     6.318    <hidden>
    SLICE_X80Y265        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     6.433 r  <hidden>
                         net (fo=10, routed)          0.483     6.916    <hidden>
    SLICE_X81Y266        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.225     9.238    <hidden>
    SLICE_X81Y266        FDRE                                         r  <hidden>
                         clock pessimism             -0.027     9.211    
                         clock uncertainty           -0.056     9.155    
    SLICE_X81Y266        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     9.108    <hidden>
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.635ns (24.814%)  route 1.924ns (75.186%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 9.238 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.821ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.753ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.514     4.357    <hidden>
    SLICE_X86Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.473 r  <hidden>
                         net (fo=30, routed)          0.732     5.205    <hidden>
    SLICE_X84Y265        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.394 r  <hidden>
                         net (fo=1, routed)           0.122     5.516    <hidden>
    SLICE_X84Y265        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.660 r  <hidden>
                         net (fo=5, routed)           0.435     6.095    <hidden>
    SLICE_X80Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.166 r  <hidden>
                         net (fo=12, routed)          0.152     6.318    <hidden>
    SLICE_X80Y265        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     6.433 r  <hidden>
                         net (fo=10, routed)          0.483     6.916    <hidden>
    SLICE_X81Y266        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.225     9.238    <hidden>
    SLICE_X81Y266        FDRE                                         r  <hidden>
                         clock pessimism             -0.027     9.211    
                         clock uncertainty           -0.056     9.155    
    SLICE_X81Y266        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.108    <hidden>
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.635ns (25.461%)  route 1.859ns (74.539%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 9.235 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.821ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.753ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.514     4.357    <hidden>
    SLICE_X86Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.473 r  <hidden>
                         net (fo=30, routed)          0.732     5.205    <hidden>
    SLICE_X84Y265        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.394 r  <hidden>
                         net (fo=1, routed)           0.122     5.516    <hidden>
    SLICE_X84Y265        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.660 r  <hidden>
                         net (fo=5, routed)           0.435     6.095    <hidden>
    SLICE_X80Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.166 r  <hidden>
                         net (fo=12, routed)          0.152     6.318    <hidden>
    SLICE_X80Y265        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     6.433 r  <hidden>
                         net (fo=10, routed)          0.418     6.851    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.222     9.235    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
                         clock pessimism             -0.027     9.208    
                         clock uncertainty           -0.056     9.152    
    SLICE_X81Y267        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.105    <hidden>
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.635ns (25.461%)  route 1.859ns (74.539%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 9.235 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.821ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.753ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.514     4.357    <hidden>
    SLICE_X86Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.473 r  <hidden>
                         net (fo=30, routed)          0.732     5.205    <hidden>
    SLICE_X84Y265        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.394 r  <hidden>
                         net (fo=1, routed)           0.122     5.516    <hidden>
    SLICE_X84Y265        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.660 r  <hidden>
                         net (fo=5, routed)           0.435     6.095    <hidden>
    SLICE_X80Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.166 r  <hidden>
                         net (fo=12, routed)          0.152     6.318    <hidden>
    SLICE_X80Y265        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     6.433 r  <hidden>
                         net (fo=10, routed)          0.418     6.851    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.222     9.235    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
                         clock pessimism             -0.027     9.208    
                         clock uncertainty           -0.056     9.152    
    SLICE_X81Y267        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     9.105    <hidden>
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.635ns (25.950%)  route 1.812ns (74.050%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 9.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.821ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.753ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.514     4.357    <hidden>
    SLICE_X86Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.473 r  <hidden>
                         net (fo=30, routed)          0.732     5.205    <hidden>
    SLICE_X84Y265        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.394 r  <hidden>
                         net (fo=1, routed)           0.122     5.516    <hidden>
    SLICE_X84Y265        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.660 r  <hidden>
                         net (fo=5, routed)           0.435     6.095    <hidden>
    SLICE_X80Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.166 r  <hidden>
                         net (fo=12, routed)          0.152     6.318    <hidden>
    SLICE_X80Y265        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     6.433 r  <hidden>
                         net (fo=10, routed)          0.371     6.804    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.224     9.237    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
                         clock pessimism             -0.027     9.210    
                         clock uncertainty           -0.056     9.154    
    SLICE_X81Y267        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     9.107    <hidden>
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.635ns (25.950%)  route 1.812ns (74.050%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 9.237 - 5.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.514ns (routing 0.821ns, distribution 1.693ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.753ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.514     4.357    <hidden>
    SLICE_X86Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y274        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.473 r  <hidden>
                         net (fo=30, routed)          0.732     5.205    <hidden>
    SLICE_X84Y265        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.394 r  <hidden>
                         net (fo=1, routed)           0.122     5.516    <hidden>
    SLICE_X84Y265        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144     5.660 r  <hidden>
                         net (fo=5, routed)           0.435     6.095    <hidden>
    SLICE_X80Y264        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.166 r  <hidden>
                         net (fo=12, routed)          0.152     6.318    <hidden>
    SLICE_X80Y265        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     6.433 r  <hidden>
                         net (fo=10, routed)          0.371     6.804    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.224     9.237    <hidden>
    SLICE_X81Y267        FDRE                                         r  <hidden>
                         clock pessimism             -0.027     9.210    
                         clock uncertainty           -0.056     9.154    
    SLICE_X81Y267        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.107    <hidden>
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  2.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.081ns (routing 0.368ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.410ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.081     2.148    <hidden>
    SLICE_X82Y255        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y255        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.293 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.293    <hidden>
    SLICE_X82Y255        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.269     2.232    <hidden>
    SLICE_X82Y255        SRL16E                                       r  <hidden>
                         clock pessimism             -0.075     2.157    
    SLICE_X82Y255        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.280    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.081ns (routing 0.368ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.410ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.081     2.148    <hidden>
    SLICE_X82Y255        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y255        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.293 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.293    <hidden>
    SLICE_X82Y255        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.269     2.232    <hidden>
    SLICE_X82Y255        SRL16E                                       r  <hidden>
                         clock pessimism             -0.075     2.157    
    SLICE_X82Y255        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.280    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.090ns (routing 0.368ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.410ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.090     2.157    <hidden>
    SLICE_X87Y262        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y262        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.302 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.302    <hidden>
    SLICE_X87Y262        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.285     2.248    <hidden>
    SLICE_X87Y262        SRL16E                                       r  <hidden>
                         clock pessimism             -0.082     2.166    
    SLICE_X87Y262        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      1.090ns (routing 0.368ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.410ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.090     2.157    <hidden>
    SLICE_X87Y262        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y262        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.302 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.302    <hidden>
    SLICE_X87Y262        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.285     2.248    <hidden>
    SLICE_X87Y262        SRL16E                                       r  <hidden>
                         clock pessimism             -0.082     2.166    
    SLICE_X87Y262        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.289    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.410ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    <hidden>
    SLICE_X82Y257        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y257        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.296 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.296    <hidden>
    SLICE_X82Y257        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.275     2.238    <hidden>
    SLICE_X82Y257        SRL16E                                       r  <hidden>
                         clock pessimism             -0.078     2.160    
    SLICE_X82Y257        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.283    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.410ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    <hidden>
    SLICE_X82Y257        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y257        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.296 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.296    <hidden>
    SLICE_X82Y257        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.275     2.238    <hidden>
    SLICE_X82Y257        SRL16E                                       r  <hidden>
                         clock pessimism             -0.078     2.160    
    SLICE_X82Y257        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.283    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.093ns (routing 0.368ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.410ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.093     2.160    <hidden>
    SLICE_X83Y256        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y256        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.305 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.305    <hidden>
    SLICE_X83Y256        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.287     2.250    <hidden>
    SLICE_X83Y256        SRL16E                                       r  <hidden>
                         clock pessimism             -0.081     2.169    
    SLICE_X83Y256        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.292    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      1.093ns (routing 0.368ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.410ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.093     2.160    <hidden>
    SLICE_X83Y256        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y256        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.305 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.305    <hidden>
    SLICE_X83Y256        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.287     2.250    <hidden>
    SLICE_X83Y256        SRL16E                                       r  <hidden>
                         clock pessimism             -0.081     2.169    
    SLICE_X83Y256        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.292    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.089ns (routing 0.368ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.410ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.089     2.156    <hidden>
    SLICE_X85Y257        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.301 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.301    <hidden>
    SLICE_X85Y257        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.280     2.243    <hidden>
    SLICE_X85Y257        SRL16E                                       r  <hidden>
                         clock pessimism             -0.078     2.165    
    SLICE_X85Y257        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.288    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Net Delay (Source):      1.089ns (routing 0.368ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.410ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.089     2.156    <hidden>
    SLICE_X85Y257        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y257        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.301 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.301    <hidden>
    SLICE_X85Y257        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.280     2.243    <hidden>
    SLICE_X85Y257        SRL16E                                       r  <hidden>
                         clock pessimism             -0.078     2.165    
    SLICE_X85Y257        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.288    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         app_clk_200_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X2Y31  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/RIU_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK        n/a            1.961         5.000       3.039      RAMB36_X10Y53           <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK        n/a            1.961         5.000       3.039      RAMB36_X10Y53           <hidden>
Min Period        n/a     BUFGCE/I                  n/a            1.379         5.000       3.621      BUFGCE_X1Y96            design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     RAMD32/CLK                n/a            1.336         5.000       3.664      SLICE_X83Y282           dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  tx_ref_clk_100_design_1_clk_wiz_0_0
  To Clock:  tx_ref_clk_100_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_ref_clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X1Y97     design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y4  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     PLLE3_ADV/CLKIN     n/a            1.071         10.000      8.929      PLLE3_ADV_X2Y7   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN     n/a            3.500         5.000       1.500      PLLE3_ADV_X2Y7   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN     n/a            3.500         5.000       1.500      PLLE3_ADV_X2Y7   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN     n/a            3.500         5.000       1.500      PLLE3_ADV_X2Y7   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN     n/a            3.500         5.000       1.500      PLLE3_ADV_X2Y7   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.117ns (6.068%)  route 1.811ns (93.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 11.342 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.002ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.811     8.385    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.039    11.342    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/C
                         clock pessimism             -0.001    11.341    
                         clock uncertainty           -0.073    11.268    
    SLICE_X96Y199        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    11.185    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.117ns (6.068%)  route 1.811ns (93.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 11.342 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.002ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.811     8.385    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.039    11.342    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
                         clock pessimism             -0.001    11.341    
                         clock uncertainty           -0.073    11.268    
    SLICE_X96Y199        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083    11.185    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.117ns (6.068%)  route 1.811ns (93.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 11.342 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.002ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.811     8.385    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.039    11.342    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
                         clock pessimism             -0.001    11.341    
                         clock uncertainty           -0.073    11.268    
    SLICE_X96Y199        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    11.185    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.117ns (6.068%)  route 1.811ns (93.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 11.342 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.002ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.811     8.385    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.039    11.342    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
                         clock pessimism             -0.001    11.341    
                         clock uncertainty           -0.073    11.268    
    SLICE_X96Y199        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083    11.185    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.117ns (6.129%)  route 1.792ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 11.337 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.002ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.792     8.366    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.034    11.337    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C
                         clock pessimism             -0.001    11.336    
                         clock uncertainty           -0.073    11.263    
    SLICE_X96Y205        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    11.179    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.179    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.117ns (6.129%)  route 1.792ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 11.337 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.002ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.792     8.366    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.034    11.337    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]/C
                         clock pessimism             -0.001    11.336    
                         clock uncertainty           -0.073    11.263    
    SLICE_X96Y205        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084    11.179    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]
  -------------------------------------------------------------------
                         required time                         11.179    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.117ns (6.129%)  route 1.792ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 11.337 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.002ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.792     8.366    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.034    11.337    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]/C
                         clock pessimism             -0.001    11.336    
                         clock uncertainty           -0.073    11.263    
    SLICE_X96Y205        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082    11.181    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.117ns (6.129%)  route 1.792ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 11.337 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.002ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.792     8.366    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst_n_1
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.034    11.337    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]/C
                         clock pessimism             -0.001    11.336    
                         clock uncertainty           -0.073    11.263    
    SLICE_X96Y205        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    11.181    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.117ns (6.078%)  route 1.808ns (93.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 11.342 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.002ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.808     8.382    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/rst_seq_done_pll0_sync
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.039    11.342    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
                         clock pessimism             -0.001    11.341    
                         clock uncertainty           -0.073    11.268    
    SLICE_X96Y199        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    11.328    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.117ns (6.081%)  route 1.807ns (93.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 11.342 - 5.000 ) 
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.002ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.002ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.174     6.457    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     6.574 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          1.807     8.381    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/rst_seq_done_pll0_sync
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     9.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432    10.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    10.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.039    11.342    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
                         clock pessimism             -0.001    11.341    
                         clock uncertainty           -0.073    11.268    
    SLICE_X96Y199        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    11.329    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  2.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.064ns (52.893%)  route 0.057ns (47.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Net Delay (Source):      0.481ns (routing 0.002ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.002ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.481     3.039    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.088 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.042     3.130    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X98Y208        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.145 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.015     3.160    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.564     3.000    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.044     3.044    
    SLICE_X98Y208        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.100    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.093ns (60.390%)  route 0.061ns (39.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.070ns
  Clock Net Delay (Source):      0.479ns (routing 0.002ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.002ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.479     3.037    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.085 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.045     3.130    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X98Y208        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     3.175 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.016     3.191    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.564     3.000    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.070     3.071    
    SLICE_X98Y208        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.127    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      0.485ns (routing 0.002ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.002ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.485     3.043    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.092 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          0.115     3.207    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/rst_seq_done_pll0_sync
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.568     3.004    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]/C
                         clock pessimism              0.080     3.084    
    SLICE_X96Y220        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.140    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.103ns (64.780%)  route 0.056ns (35.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.070ns
  Clock Net Delay (Source):      0.479ns (routing 0.002ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.002ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.479     3.037    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.085 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.045     3.130    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X98Y208        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     3.185 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.011     3.196    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.564     3.000    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.070     3.071    
    SLICE_X98Y208        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     3.127    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      0.485ns (routing 0.002ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.002ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.485     3.043    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.092 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          0.123     3.215    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/rst_seq_done_pll0_sync
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.568     3.004    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]/C
                         clock pessimism              0.080     3.084    
    SLICE_X96Y220        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.140    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.087ns (61.268%)  route 0.055ns (38.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Net Delay (Source):      0.479ns (routing 0.002ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.002ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.479     3.037    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.085 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.043     3.128    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X98Y208        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.039     3.167 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.012     3.179    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.561     2.997    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.044     3.041    
    SLICE_X98Y208        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     3.097    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Net Delay (Source):      0.479ns (routing 0.002ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.002ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.479     3.037    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X98Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y207        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.086 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.096     3.182    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X98Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.558     2.994    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X98Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism              0.048     3.042    
    SLICE_X98Y207        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     3.098    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      0.485ns (routing 0.002ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.002ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.485     3.043    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.092 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.096     3.188    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.565     3.001    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism              0.047     3.048    
    SLICE_X96Y218        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     3.104    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.104ns (67.533%)  route 0.050ns (32.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Net Delay (Source):      0.481ns (routing 0.002ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.002ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.481     3.039    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y208        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.088 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.036     3.124    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X98Y208        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.055     3.179 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.014     3.193    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.564     3.000    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y208        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.044     3.044    
    SLICE_X98Y208        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     3.100    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.049ns (24.378%)  route 0.152ns (75.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      0.485ns (routing 0.002ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.002ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.485     3.043    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y218        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.092 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=48, routed)          0.152     3.244    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/rst_seq_done_pll0_sync
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.568     3.004    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]/C
                         clock pessimism              0.080     3.084    
    SLICE_X96Y220        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     3.140    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_US.pll0_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.000       3.621      BUFGCE_X2Y95    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I
Min Period        n/a     PLLE3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE3_ADV_X2Y7  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y199   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X96Y205   design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  shared_pll0_clkoutphy_out
  To Clock:  shared_pll0_clkoutphy_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         shared_pll0_clkoutphy_out
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X2Y31  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X2Y7          design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y26  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y27  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y28  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y29  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X2Y30  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  shared_pll0_clkoutphy_out_DIV
  To Clock:  shared_pll0_clkoutphy_out_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         shared_pll0_clkoutphy_out_DIV
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26] design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26] }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y169  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y171  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[15].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y173  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[17].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y175  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[19].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y177  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y182  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[26].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y184  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[28].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y190  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[34].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y192  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Min Period        n/a     TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            3.160         5.000       1.840      BITSLICE_RX_TX_X2Y195  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[39].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y169  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y169  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y171  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[15].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y171  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[15].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y173  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[17].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y173  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[17].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y175  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[19].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y175  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[19].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y177  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y177  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y169  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y169  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y171  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[15].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y171  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[15].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y173  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[17].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y173  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[17].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y175  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[19].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y175  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[19].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y177  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    TX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.422         2.500       1.078      BITSLICE_RX_TX_X2Y177  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.095ns (35.311%)  route 2.006ns (64.689%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 38.746 - 33.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.687ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.632ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.990     6.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.823     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X93Y290        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.435     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X93Y289        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     8.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X93Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.264     8.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.345     9.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y285        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     9.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.376     9.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y286        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191    10.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.027    10.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.778    38.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              1.100    39.846    
                         clock uncertainty           -0.035    39.811    
    SLICE_X90Y286        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    39.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         39.870    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 29.806    

Slack (MET) :             29.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 1.114ns (36.346%)  route 1.951ns (63.654%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 38.739 - 33.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.687ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.632ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.990     6.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.823     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X93Y290        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.435     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X93Y289        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     8.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X93Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.264     8.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.345     9.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y285        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     9.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.313     9.783    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X90Y285        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.210     9.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035    10.028    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X90Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.771    38.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              1.100    39.839    
                         clock uncertainty           -0.035    39.804    
    SLICE_X90Y285        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    39.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.867    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                 29.839    

Slack (MET) :             29.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.091ns (36.102%)  route 1.931ns (63.898%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 38.740 - 33.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.687ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.632ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.990     6.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.823     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X93Y290        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.435     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X93Y289        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     8.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X93Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.264     8.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.345     9.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y285        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     9.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.302     9.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X91Y285        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     9.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.026     9.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.772    38.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              1.100    39.840    
                         clock uncertainty           -0.035    39.805    
    SLICE_X91Y285        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    39.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         39.863    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 29.878    

Slack (MET) :             29.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 1.089ns (36.119%)  route 1.926ns (63.881%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 38.740 - 33.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.687ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.632ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.990     6.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.823     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X93Y290        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.435     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X93Y289        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     8.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X93Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.264     8.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.345     9.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y285        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     9.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.300     9.770    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X91Y285        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.185     9.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.023     9.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.772    38.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              1.100    39.840    
                         clock uncertainty           -0.035    39.805    
    SLICE_X91Y285        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    39.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         39.864    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                 29.886    

Slack (MET) :             29.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 1.092ns (36.879%)  route 1.869ns (63.121%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 38.740 - 33.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.687ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.632ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.990     6.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.823     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X93Y290        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.435     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X93Y289        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     8.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X93Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.264     8.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.345     9.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y285        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     9.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.239     9.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X91Y285        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     9.897 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     9.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.772    38.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              1.100    39.840    
                         clock uncertainty           -0.035    39.805    
    SLICE_X91Y285        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    39.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         39.864    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 29.940    

Slack (MET) :             29.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.089ns (36.803%)  route 1.870ns (63.197%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.740ns = ( 38.740 - 33.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    1.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.687ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.632ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.990     6.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.823     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X93Y290        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.435     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X93Y289        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     8.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X93Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.264     8.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.345     9.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y285        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     9.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.238     9.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X91Y285        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     9.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.029     9.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.772    38.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              1.100    39.840    
                         clock uncertainty           -0.035    39.805    
    SLICE_X91Y285        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    39.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         39.864    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                 29.942    

Slack (MET) :             30.122ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.945ns (33.030%)  route 1.916ns (66.970%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 38.738 - 33.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    1.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.687ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.632ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.990     6.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y285        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.823     7.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X93Y290        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.435     8.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X93Y289        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     8.709 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X93Y289        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.264     8.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.345     9.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X93Y285        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152     9.470 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.287     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X93Y285        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.041     9.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.026     9.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.770    38.738    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              1.185    39.923    
                         clock uncertainty           -0.035    39.888    
    SLICE_X93Y285        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    39.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         39.946    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                 30.122    

Slack (MET) :             30.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.501ns (21.916%)  route 1.785ns (78.084%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 38.713 - 33.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.687ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.632ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.972     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     7.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.009     8.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X83Y289        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     8.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.246     8.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X82Y289        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     8.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.530     9.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.745    38.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              1.101    39.814    
                         clock uncertainty           -0.035    39.778    
    SLICE_X82Y282        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    39.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         39.374    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 30.143    

Slack (MET) :             30.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.501ns (21.916%)  route 1.785ns (78.084%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 38.713 - 33.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.687ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.632ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.972     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     7.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.009     8.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X83Y289        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     8.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.246     8.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X82Y289        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     8.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.530     9.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.745    38.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              1.101    39.814    
                         clock uncertainty           -0.035    39.778    
    SLICE_X82Y282        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    39.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         39.374    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 30.143    

Slack (MET) :             30.143ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.501ns (21.916%)  route 1.785ns (78.084%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.713ns = ( 38.713 - 33.000 ) 
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.972ns (routing 0.687ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.632ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.972     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     7.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.009     8.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X83Y289        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     8.264 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.246     8.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X82Y289        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     8.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.530     9.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.745    38.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              1.101    39.814    
                         clock uncertainty           -0.035    39.778    
    SLICE_X82Y282        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    39.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         39.374    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                 30.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.094ns (50.267%)  route 0.093ns (49.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Net Delay (Source):      0.850ns (routing 0.310ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.344ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.850     3.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X82Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y285        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     3.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/Q
                         net (fo=1, routed)           0.081     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[6]
    SLICE_X83Y285        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.045     3.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[5]_i_1/O
                         net (fo=1, routed)           0.012     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_10
    SLICE_X83Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.023     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X83Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism             -0.933     3.493    
    SLICE_X83Y285        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.048ns (35.037%)  route 0.089ns (64.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Net Delay (Source):      0.848ns (routing 0.310ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.344ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.848     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X82Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y283        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.089     3.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X82Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.999     4.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -0.969     3.433    
    SLICE_X82Y284        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     3.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.065ns (44.521%)  route 0.081ns (55.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Net Delay (Source):      0.861ns (routing 0.310ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.344ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.861     3.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X83Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y283        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.066     3.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[3]
    SLICE_X83Y284        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.016     3.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__0/O
                         net (fo=1, routed)           0.015     3.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_13
    SLICE_X83Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.023     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X83Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism             -0.968     3.458    
    SLICE_X83Y284        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     3.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.423ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.933ns
  Clock Net Delay (Source):      0.861ns (routing 0.310ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.344ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.861     3.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y289        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/Q
                         net (fo=2, routed)           0.132     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]
    SLICE_X93Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.020     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism             -0.933     3.490    
    SLICE_X93Y290        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     3.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.545    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Net Delay (Source):      0.848ns (routing 0.310ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.344ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.848     3.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X82Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y283        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.099     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X82Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.999     4.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -0.969     3.433    
    SLICE_X82Y284        RAMD32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.062     3.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.969ns
  Clock Net Delay (Source):      0.867ns (routing 0.310ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.344ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.867     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y286        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/Q
                         net (fo=4, routed)           0.074     3.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]
    SLICE_X91Y285        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     3.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.012     3.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.023     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.969     3.457    
    SLICE_X91Y285        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.513    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    1.002ns
  Clock Net Delay (Source):      0.847ns (routing 0.310ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.344ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.847     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X86Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y280        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.031     3.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[3]
    SLICE_X86Y280        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     3.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1/O
                         net (fo=1, routed)           0.016     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1_n_0
    SLICE_X86Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.997     4.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X86Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]/C
                         clock pessimism             -1.002     3.398    
    SLICE_X86Y280        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Net Delay (Source):      0.857ns (routing 0.310ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.344ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.857     3.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y289        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/Q
                         net (fo=1, routed)           0.034     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[31]
    SLICE_X88Y289        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     3.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1/O
                         net (fo=1, routed)           0.012     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1_n_0
    SLICE_X88Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.009     4.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                         clock pessimism             -1.005     3.407    
    SLICE_X88Y289        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.064ns (58.182%)  route 0.046ns (41.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    1.006ns
  Clock Net Delay (Source):      0.857ns (routing 0.310ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.344ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.857     3.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y290        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y290        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.034     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X88Y290        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     3.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.012     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X88Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.010     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y290        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -1.006     3.407    
    SLICE_X88Y290        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.065ns (58.559%)  route 0.046ns (41.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.433ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    1.014ns
  Clock Net Delay (Source):      0.868ns (routing 0.310ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.344ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.868     3.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/Q
                         net (fo=1, routed)           0.031     3.494    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[19]
    SLICE_X87Y291        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016     3.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1/O
                         net (fo=1, routed)           0.015     3.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1_n_0
    SLICE_X87Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.030     4.433    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]/C
                         clock pessimism             -1.014     3.419    
    SLICE_X87Y291        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X82Y282  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  app_clk_200_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.246ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.815ns  (logic 0.114ns (13.988%)  route 0.701ns (86.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y284        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.701     0.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y284        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                 32.246    

Slack (MET) :             32.294ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.769ns  (logic 0.114ns (14.824%)  route 0.655ns (85.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y287                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X81Y287        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.655     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X81Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y287        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 32.294    

Slack (MET) :             32.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.761ns  (logic 0.114ns (14.980%)  route 0.647ns (85.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X82Y286        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.647     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X81Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y285        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 32.301    

Slack (MET) :             32.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.671ns  (logic 0.117ns (17.437%)  route 0.554ns (82.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y286                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X82Y286        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.554     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X81Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y286        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                 32.389    

Slack (MET) :             32.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.651ns  (logic 0.114ns (17.512%)  route 0.537ns (82.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y285                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X85Y285        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.537     0.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y285        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                 32.412    

Slack (MET) :             32.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.616ns  (logic 0.114ns (18.506%)  route 0.502ns (81.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y285                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X85Y285        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.502     0.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X85Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y285        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                 32.446    

Slack (MET) :             32.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.615ns  (logic 0.114ns (18.537%)  route 0.501ns (81.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y287                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X81Y287        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.501     0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X81Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X81Y287        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 32.447    

Slack (MET) :             32.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             app_clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.585ns  (logic 0.117ns (20.000%)  route 0.468ns (80.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X84Y284        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.468     0.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y284        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 32.478    





---------------------------------------------------------------------------------------------------
From Clock:  app_clk_200_design_1_clk_wiz_0_0
  To Clock:  shared_pll0_clkoutphy_out_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[47].u_tx_bitslice_if_bs/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.114ns (3.183%)  route 3.467ns (96.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.452ns = ( 10.452 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.467     7.904    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data2_p_47[0]
    BITSLICE_RX_TX_X2Y203
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[47].u_tx_bitslice_if_bs/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.684    10.451 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.001    10.452    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs47_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y203
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[47].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.209    
                         clock uncertainty           -0.226     9.984    
    BITSLICE_RX_TX_X2Y203
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.137     9.847    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[47].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[2]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.114ns (3.125%)  route 3.534ns (96.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.534     7.971    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[2]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.029     9.933    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[3]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.114ns (3.125%)  route 3.534ns (96.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.534     7.971    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[3]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.028     9.934    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[4]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.114ns (3.125%)  route 3.534ns (96.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.534     7.971    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[4]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.028     9.934    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[5]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.114ns (3.125%)  route 3.534ns (96.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.534     7.971    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[5]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.027     9.935    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.114ns (3.146%)  route 3.510ns (96.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.510     7.947    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[0]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.047     9.915    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[6]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.114ns (3.137%)  route 3.520ns (96.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.520     7.957    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[6]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.027     9.935    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[7]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.114ns (3.137%)  route 3.520ns (96.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.520     7.957    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[7]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.027     9.935    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[1]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.114ns (3.258%)  route 3.385ns (96.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 10.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.385     7.822    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data8_p_13[1]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.430    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs13_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.187    
                         clock uncertainty           -0.226     9.962    
    BITSLICE_RX_TX_X2Y169
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.154     9.808    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[13].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[45].u_tx_bitslice_if_bs/D[1]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.114ns (3.350%)  route 3.289ns (96.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 10.450 - 5.000 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.480ns (routing 0.821ns, distribution 1.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.480     4.323    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.437 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         3.289     7.726    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data9_p_45[1]
    BITSLICE_RX_TX_X2Y201
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[45].u_tx_bitslice_if_bs/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.449 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         net (fo=1, routed)           0.001    10.450    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs45_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y201
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[45].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.243    10.207    
                         clock uncertainty           -0.226     9.982    
    BITSLICE_RX_TX_X2Y201
                         TX_BITSLICE (Setup_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.143     9.839    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[45].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  2.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[5]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.103ns (4.961%)  route 1.973ns (95.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         1.973     6.302    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data5_p_36[5]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.673 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     5.685    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs36_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.928    
                         clock uncertainty            0.226     6.154    
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.082     6.236    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.236    
                         arrival time                           6.302    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[41].u_tx_bitslice_if_bs/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.103ns (5.331%)  route 1.829ns (94.669%))
  Logic Levels:           0  
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.665ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         1.829     6.158    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data0_p_41[0]
    BITSLICE_RX_TX_X2Y197
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[41].u_tx_bitslice_if_bs/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.777     5.653 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     5.665    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs41_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y197
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[41].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.908    
                         clock uncertainty            0.226     6.134    
    BITSLICE_RX_TX_X2Y197
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.043     6.091    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[41].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.091    
                         arrival time                           6.158    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[43].u_tx_bitslice_if_bs/D[1]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.103ns (5.258%)  route 1.856ns (94.742%))
  Logic Levels:           0  
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         1.856     6.185    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data1_p_43[1]
    BITSLICE_RX_TX_X2Y199
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[43].u_tx_bitslice_if_bs/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.741     5.617 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     5.629    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs43_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y199
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[43].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.872    
                         clock uncertainty            0.226     6.098    
    BITSLICE_RX_TX_X2Y199
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.030     6.068    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[43].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.068    
                         arrival time                           6.185    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[4]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.103ns (4.705%)  route 2.086ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         2.086     6.415    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data5_p_36[4]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.673 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     5.685    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs36_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.928    
                         clock uncertainty            0.226     6.154    
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.083     6.237    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.237    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[2]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.103ns (4.705%)  route 2.086ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         2.086     6.415    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data5_p_36[2]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.673 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     5.685    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs36_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.928    
                         clock uncertainty            0.226     6.154    
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.082     6.236    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.236    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[6]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.103ns (4.705%)  route 2.086ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         2.086     6.415    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data5_p_36[6]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.673 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     5.685    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs36_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.928    
                         clock uncertainty            0.226     6.154    
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.082     6.236    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.236    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[3]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.103ns (4.705%)  route 2.086ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         2.086     6.415    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data5_p_36[3]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.673 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     5.685    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs36_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.928    
                         clock uncertainty            0.226     6.154    
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.076     6.230    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.230    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/D[7]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.103ns (4.640%)  route 2.117ns (95.360%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.691ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         2.117     6.446    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data4_p_21[7]
    BITSLICE_RX_TX_X2Y177
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     5.679 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     5.691    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs21_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y177
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.934    
                         clock uncertainty            0.226     6.160    
    BITSLICE_RX_TX_X2Y177
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.076     6.236    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.236    
                         arrival time                           6.446    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/D[4]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.103ns (4.623%)  route 2.125ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.691ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         2.125     6.454    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data4_p_21[4]
    BITSLICE_RX_TX_X2Y177
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[26])
                                                      0.803     5.679 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.012     5.691    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs21_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y177
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.934    
                         clock uncertainty            0.226     6.160    
    BITSLICE_RX_TX_X2Y177
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.076     6.236    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[21].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.236    
                         arrival time                           6.454    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[0]
                            (rising edge-triggered cell TX_BITSLICE clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.103ns (4.705%)  route 2.086ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.685ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.213ns (routing 0.753ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.213     4.226    design_1_i/ltx_bus_0_0/inst/app_clk
    SLICE_X80Y254        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     4.329 r  design_1_i/ltx_bus_0_0/inst/toggle_state_reg/Q
                         net (fo=107, routed)         2.086     6.415    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/data_from_fabric_tx_data5_p_36[0]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     4.641 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.235     4.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[26])
                                                      0.797     5.673 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.012     5.685    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/tx_bs36_tx_bit_ctrl_in[26]
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE                                  r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.243     5.928    
                         clock uncertainty            0.226     6.154    
    BITSLICE_RX_TX_X2Y192
                         TX_BITSLICE (Hold_TX_BITSLICE_BITSLICE_RXTX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.043     6.197    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_top_inst/u_tx_bs/TX_BS[36].u_tx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                         -6.197    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  shared_pll0_clkoutphy_out_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.114ns (7.257%)  route 1.457ns (92.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.172ns (routing 0.002ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.172     6.455    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.569 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           1.457     8.026    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n2_tbyte_in[2]
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     9.872    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.117ns (15.155%)  route 0.655ns (84.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.177ns (routing 0.002ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.177     6.460    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y229        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y229        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     6.577 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[3]/Q
                         net (fo=1, routed)           0.655     7.232    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tbyte_in[3]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     9.888    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.114ns (15.079%)  route 0.642ns (84.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.177ns (routing 0.002ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.177     6.460    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y229        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.574 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[0]/Q
                         net (fo=1, routed)           0.642     7.216    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tbyte_in[0]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     9.884    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB4_TBYTE.n4_tbyte_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.117ns (15.875%)  route 0.620ns (84.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.164ns (routing 0.002ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.164     6.447    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y214        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB4_TBYTE.n4_tbyte_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y214        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     6.564 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB4_TBYTE.n4_tbyte_d_reg[3]/Q
                         net (fo=1, routed)           0.620     7.184    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n4_tbyte_in[3]
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     9.888    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.114ns (16.964%)  route 0.558ns (83.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.177ns (routing 0.002ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.177     6.460    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y229        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y229        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.574 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           0.558     7.132    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tbyte_in[2]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     9.872    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.116ns (17.288%)  route 0.555ns (82.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.177ns (routing 0.002ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.177     6.460    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y229        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y229        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.576 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[1]/Q
                         net (fo=1, routed)           0.555     7.131    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tbyte_in[1]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     9.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.116ns (17.288%)  route 0.555ns (82.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.172ns (routing 0.002ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.172     6.455    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     6.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]/Q
                         net (fo=1, routed)           0.555     7.126    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n2_tbyte_in[1]
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.432     9.876    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.114ns (16.939%)  route 0.559ns (83.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 10.449 - 5.000 ) 
    Source Clock Delay      (SCD):    6.462ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.179ns (routing 0.002ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.179     6.462    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y234        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y234        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.576 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           0.559     7.135    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n7_tbyte_in[2]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.449 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.519    
                         clock uncertainty           -0.192    10.328    
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                     -0.436     9.892    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.117ns (17.385%)  route 0.556ns (82.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 10.429 - 5.000 ) 
    Source Clock Delay      (SCD):    6.455ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.172ns (routing 0.002ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.172     6.455    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y199        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     6.572 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]/Q
                         net (fo=1, routed)           0.556     7.128    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n2_tbyte_in[3]
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TBYTE_IN[3]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.662    10.429 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.499    
                         clock uncertainty           -0.192    10.308    
    BITSLICE_CONTROL_X2Y26
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[3])
                                                     -0.420     9.888    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.888    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (shared_pll0_clkoutphy_out_DIV rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.114ns (17.143%)  route 0.551ns (82.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 10.449 - 5.000 ) 
    Source Clock Delay      (SCD):    6.462ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.179ns (routing 0.002ns, distribution 1.177ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.179     6.462    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y234        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y234        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.576 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[0]/Q
                         net (fo=1, routed)           0.551     7.127    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n7_tbyte_in[0]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      5.000     5.000 f  
    K26                                               0.000     5.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     6.566 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     9.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                      0.120     9.571 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.196     9.767    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.682    10.449 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism              0.070    10.519    
                         clock uncertainty           -0.192    10.328    
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.424     9.904    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  2.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.480ns (routing 0.002ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.480     3.038    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y205        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.087 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           0.172     3.259    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n3_tbyte_in[2]
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                      0.000     2.635    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.487ns (routing 0.002ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.487     3.045    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y220        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.094 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           0.172     3.266    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n5_tbyte_in[2]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                      0.000     2.635    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB4_TBYTE.n4_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.479ns (routing 0.002ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.479     3.037    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y214        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB4_TBYTE.n4_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y214        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.086 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB4_TBYTE.n4_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           0.177     3.263    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n4_tbyte_in[2]
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.432     2.503 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.433    
                         clock uncertainty            0.192     2.625    
    BITSLICE_CONTROL_X2Y28
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                      0.000     2.625    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.049ns (18.992%)  route 0.209ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.492ns (routing 0.002ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.492     3.050    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y234        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y234        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.099 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           0.209     3.308    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n7_tbyte_in[2]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                      0.000     2.635    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.490ns (routing 0.002ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.490     3.048    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y229        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y229        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.097 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]/Q
                         net (fo=1, routed)           0.210     3.307    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n6_tbyte_in[2]
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.432     2.503 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.433    
                         clock uncertainty            0.192     2.625    
    BITSLICE_CONTROL_X2Y30
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[2])
                                                      0.000     2.625    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.480ns (routing 0.002ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.480     3.038    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y205        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.087 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]/Q
                         net (fo=1, routed)           0.165     3.252    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n3_tbyte_in[1]
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.102     2.533    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.480ns (routing 0.002ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.480     3.038    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y205        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y205        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.087 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]/Q
                         net (fo=1, routed)           0.172     3.259    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n3_tbyte_in[0]
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.102     2.533    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.487ns (routing 0.002ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.487     3.045    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y220        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.094 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]/Q
                         net (fo=1, routed)           0.165     3.259    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n5_tbyte_in[1]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.102     2.533    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.487ns (routing 0.002ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.487     3.045    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y220        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y220        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.094 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]/Q
                         net (fo=1, routed)           0.172     3.266    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n5_tbyte_in[0]
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y29
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[0])
                                                     -0.102     2.533    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by shared_pll0_clkoutphy_out_DIV  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             shared_pll0_clkoutphy_out_DIV
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (shared_pll0_clkoutphy_out_DIV rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.492ns (routing 0.002ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.492     3.050    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/pll0_clkout0_out
    SLICE_X96Y234        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y234        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.098 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/GEN_NIB7_TBYTE.n7_tbyte_d_reg[1]/Q
                         net (fo=1, routed)           0.171     3.269    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/n7_tbyte_in[1]
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock shared_pll0_clkoutphy_out_DIV rise edge)
                                                      0.000     0.000 f  
    K26                                               0.000     0.000 f  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 f  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 f  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUTPHY)
                                                     -0.441     1.912 f  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
                         net (fo=6, routed)           0.159     2.071    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/shared_pll0_clkoutphy_out
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT0[26])
                                                      0.442     2.513 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst/TX_BIT_CTRL_OUT0[26]
                         clock pessimism             -0.070     2.443    
                         clock uncertainty            0.192     2.635    
    BITSLICE_CONTROL_X2Y31
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_TX_BIT_CTRL_OUT0[26]_TBYTE_IN[1])
                                                     -0.102     2.533    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[7].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.736    





---------------------------------------------------------------------------------------------------
From Clock:  app_clk_200_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.342ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.718ns  (logic 0.114ns (15.877%)  route 0.604ns (84.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X86Y284        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.604     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X86Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X86Y284        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.691ns  (logic 0.115ns (16.643%)  route 0.576ns (83.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y285                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y285        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.576     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X85Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y285        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.683ns  (logic 0.115ns (16.837%)  route 0.568ns (83.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y285                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X81Y285        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.568     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X81Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y287        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.673ns  (logic 0.117ns (17.385%)  route 0.556ns (82.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y285                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X81Y285        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.556     0.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X81Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y286        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.670ns  (logic 0.117ns (17.463%)  route 0.553ns (82.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y283                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X85Y283        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.553     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y284        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y284        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.639ns  (logic 0.114ns (17.840%)  route 0.525ns (82.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y283                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X85Y283        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.525     0.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X85Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y285        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.617ns  (logic 0.114ns (18.476%)  route 0.503ns (81.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y286                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X81Y286        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.503     0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X81Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y286        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.507ns  (logic 0.117ns (23.077%)  route 0.390ns (76.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y285                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X81Y285        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.390     0.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X81Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y287        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  4.553    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  app_clk_200_design_1_clk_wiz_0_0
  To Clock:  app_clk_200_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.114ns (12.940%)  route 0.767ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 9.250 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.753ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.767     5.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y277        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.237     9.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.027     9.223    
                         clock uncertainty           -0.056     9.167    
    SLICE_X84Y277        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.114ns (12.940%)  route 0.767ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 9.250 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.753ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.767     5.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y277        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.237     9.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism             -0.027     9.223    
                         clock uncertainty           -0.056     9.167    
    SLICE_X84Y277        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     9.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.114ns (12.940%)  route 0.767ns (87.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 9.250 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.753ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.767     5.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y277        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.237     9.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y277        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism             -0.027     9.223    
                         clock uncertainty           -0.056     9.167    
    SLICE_X84Y277        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     9.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.114ns (12.795%)  route 0.777ns (87.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 9.236 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.777     5.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     9.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.039     9.275    
                         clock uncertainty           -0.056     9.219    
    SLICE_X87Y279        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     9.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.114ns (12.795%)  route 0.777ns (87.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 9.236 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.777     5.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     9.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.039     9.275    
                         clock uncertainty           -0.056     9.219    
    SLICE_X87Y279        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     9.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.114ns (12.795%)  route 0.777ns (87.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 9.236 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.777     5.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     9.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.039     9.275    
                         clock uncertainty           -0.056     9.219    
    SLICE_X87Y279        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     9.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.114ns (12.795%)  route 0.777ns (87.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 9.236 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.777     5.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     9.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.039     9.275    
                         clock uncertainty           -0.056     9.219    
    SLICE_X87Y279        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     9.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.114ns (13.971%)  route 0.702ns (86.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 9.241 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.753ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.702     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y280        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.228     9.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y280        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.027     9.214    
                         clock uncertainty           -0.056     9.158    
    SLICE_X84Y280        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.114ns (14.197%)  route 0.689ns (85.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 9.236 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.689     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y281        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     9.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y281        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.027     9.209    
                         clock uncertainty           -0.056     9.153    
    SLICE_X85Y281        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     9.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@5.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.114ns (14.197%)  route 0.689ns (85.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 9.236 - 5.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.689     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y281        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K26                                               0.000     5.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     5.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     5.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     6.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     6.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     9.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y281        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.027     9.209    
                         clock uncertainty           -0.056     9.153    
    SLICE_X85Y281        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     9.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  3.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Net Delay (Source):      1.090ns (routing 0.368ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.410ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.090     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y279        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.132     2.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X85Y279        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.280     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X85Y279        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.048     2.195    
    SLICE_X85Y279        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.410ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y287        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y287        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.200 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.161     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X86Y286        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.276     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.037     2.202    
    SLICE_X86Y286        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.048ns (22.535%)  route 0.165ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Net Delay (Source):      1.075ns (routing 0.368ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.410ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.075     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.165     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X81Y289        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.265     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y289        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.036     2.192    
    SLICE_X81Y289        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.410ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y286        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y283        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.282     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y283        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.002     2.243    
    SLICE_X86Y283        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.410ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y286        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.282     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.002     2.243    
    SLICE_X86Y283        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.410ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y286        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.282     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.002     2.243    
    SLICE_X86Y283        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.410ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y286        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.282     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.002     2.243    
    SLICE_X86Y283        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.410ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y286        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.282     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.002     2.243    
    SLICE_X86Y283        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.410ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y286        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.282     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.002     2.243    
    SLICE_X86Y283        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns - app_clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.048ns (18.251%)  route 0.215ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.084ns (routing 0.368ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.410ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.084     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y286        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y286        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.215     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X86Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.282     2.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X86Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.002     2.243    
    SLICE_X86Y283        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.492ns (30.788%)  route 1.106ns (69.211%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 38.738 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.632ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.568     8.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.770    38.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              1.165    39.903    
                         clock uncertainty           -0.035    39.868    
    SLICE_X90Y283        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    39.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         39.786    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 31.198    

Slack (MET) :             31.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.492ns (30.788%)  route 1.106ns (69.211%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 38.738 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.632ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.568     8.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.770    38.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              1.165    39.903    
                         clock uncertainty           -0.035    39.868    
    SLICE_X90Y283        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    39.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         39.786    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 31.198    

Slack (MET) :             31.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.492ns (30.788%)  route 1.106ns (69.211%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 38.738 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.632ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.568     8.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.770    38.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              1.165    39.903    
                         clock uncertainty           -0.035    39.868    
    SLICE_X90Y283        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082    39.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         39.786    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                 31.198    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.492ns (30.905%)  route 1.100ns (69.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 38.737 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.562     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769    38.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              1.165    39.902    
                         clock uncertainty           -0.035    39.867    
    SLICE_X90Y283        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.492ns (30.905%)  route 1.100ns (69.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 38.737 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.562     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769    38.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              1.165    39.902    
                         clock uncertainty           -0.035    39.867    
    SLICE_X90Y283        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.492ns (30.905%)  route 1.100ns (69.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 38.737 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.562     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769    38.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              1.165    39.902    
                         clock uncertainty           -0.035    39.867    
    SLICE_X90Y283        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.492ns (30.905%)  route 1.100ns (69.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 38.737 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.562     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769    38.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              1.165    39.902    
                         clock uncertainty           -0.035    39.867    
    SLICE_X90Y283        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.492ns (30.905%)  route 1.100ns (69.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 38.737 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.562     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769    38.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              1.165    39.902    
                         clock uncertainty           -0.035    39.867    
    SLICE_X90Y283        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.492ns (30.905%)  route 1.100ns (69.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 38.737 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.562     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769    38.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              1.165    39.902    
                         clock uncertainty           -0.035    39.867    
    SLICE_X90Y283        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.492ns (30.905%)  route 1.100ns (69.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 38.737 - 33.000 ) 
    Source Clock Delay      (SCD):    6.990ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.017ns (routing 0.687ns, distribution 1.330ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         2.017     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.368     7.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X91Y285        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     7.646 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.170     7.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X91Y283        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.204     8.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.562     8.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y283        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769    38.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              1.165    39.902    
                         clock uncertainty           -0.035    39.867    
    SLICE_X90Y283        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    39.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 31.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.344ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.168     3.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.003     4.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.934     3.472    
    SLICE_X82Y288        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     3.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.344ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.171     3.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.005     4.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.934     3.474    
    SLICE_X82Y288        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     3.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Net Delay (Source):      0.841ns (routing 0.310ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.344ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.841     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.171     3.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X82Y288        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.005     4.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y288        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.934     3.474    
    SLICE_X82Y288        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005     3.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.127    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  app_clk_200_design_1_clk_wiz_0_0
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.574ns  (logic 0.114ns (19.861%)  route 0.460ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.711ns (routing 0.821ns, distribution 1.890ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.002ns, distribution 1.036ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.711     4.554    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X96Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y207        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.668 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/Q
                         net (fo=8, routed)           0.460     5.128    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/out
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     4.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     4.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     5.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.038     6.341    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.114ns (26.389%)  route 0.318ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      2.720ns (routing 0.821ns, distribution 1.899ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.002ns, distribution 1.031ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.720     4.563    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X97Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     4.677 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.318     4.995    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X98Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.438     4.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     4.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     5.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.303 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.033     6.336    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X98Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      1.157ns (routing 0.368ns, distribution 0.789ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.002ns, distribution 0.556ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.157     2.224    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X97Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.272 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.143     2.415    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X98Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.558     2.994    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X98Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.049ns (18.216%)  route 0.220ns (81.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.166ns
  Clock Net Delay (Source):      1.152ns (routing 0.368ns, distribution 0.784ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.002ns, distribution 0.563ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.152     2.219    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/riu_clk
    SLICE_X96Y207        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y207        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.268 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/Q
                         net (fo=8, routed)           0.220     2.488    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/out
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.436 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.565     3.001    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/CLK
    SLICE_X96Y218        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/sync_cell_rst_seq_pll0_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  app_clk_200_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Destination): 2.421ns (routing 0.753ns, distribution 1.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X2Y7       PLLE3_ADV                    0.000     0.000 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=2, routed)           0.359     0.359    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/pll0_locked_out
    SLICE_X96Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.421     4.434    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/riu_clk
    SLICE_X96Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.000ns (0.000%)  route 0.149ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Destination): 1.341ns (routing 0.410ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X2Y7       PLLE3_ADV                    0.000     0.000 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=2, routed)           0.149     0.149    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/pll0_locked_out
    SLICE_X96Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.341     2.304    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/riu_clk
    SLICE_X96Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  app_clk_200_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.379ns  (logic 0.114ns (30.079%)  route 0.265ns (69.921%))
  Logic Levels:           0  
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.160ns (routing 0.002ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.425ns (routing 0.753ns, distribution 1.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           2.678     4.521    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     4.695 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     5.200    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.283 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          1.160     6.443    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y209        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.557 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.265     6.822    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X98Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.425     4.438    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/riu_clk
    SLICE_X98Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.473ns (routing 0.002ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.410ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.216     2.283    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     2.323 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     2.531    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.558 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=36, routed)          0.473     3.031    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X98Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y209        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.080 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.119     3.199    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X98Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.346     2.309    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/riu_clk
    SLICE_X98Y209        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  app_clk_200_design_1_clk_wiz_0_0
  To Clock:  app_clk_200_design_1_clk_wiz_0_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 1.870ns (63.736%)  route 1.064ns (36.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.433ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.560ns (routing 0.821ns, distribution 1.739ns)
  Clock Net Delay (Destination): 2.420ns (routing 0.753ns, distribution 1.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.560     4.403    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/riu_clk
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL                             r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X2Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      1.698     6.101 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.672     6.773    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/dly_rdy_bsc3
    SLICE_X96Y213        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     6.945 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.392     7.337    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/all_bsc_dly_rdy_in
    SLICE_X97Y210        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.420     4.433    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/riu_clk
    SLICE_X97Y210        FDRE                                         r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 1.013ns (53.288%)  route 0.888ns (46.712%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.505ns (routing 0.821ns, distribution 1.684ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.753ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.505     4.348    <hidden>
    SLICE_X82Y255        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y255        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.548     4.896 r  <hidden>
                         net (fo=1, routed)           0.481     5.377    <hidden>
    SLICE_X82Y256        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.255     5.632 r  <hidden>
                         net (fo=1, routed)           0.094     5.726    <hidden>
    SLICE_X82Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     5.799 r  <hidden>
                         net (fo=1, routed)           0.286     6.085    <hidden>
    SLICE_X83Y259        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.137     6.222 r  <hidden>
                         net (fo=1, routed)           0.027     6.249    <hidden>
    SLICE_X83Y259        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.233     4.246    <hidden>
    SLICE_X83Y259        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.831ns  (logic 0.897ns (48.990%)  route 0.934ns (51.010%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 0.821ns, distribution 1.713ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.753ns, distribution 1.487ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.534     4.377    <hidden>
    SLICE_X83Y256        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y256        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.543     4.920 r  <hidden>
                         net (fo=1, routed)           0.460     5.380    <hidden>
    SLICE_X85Y256        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.190     5.570 r  <hidden>
                         net (fo=1, routed)           0.094     5.664    <hidden>
    SLICE_X85Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     5.737 r  <hidden>
                         net (fo=1, routed)           0.345     6.082    <hidden>
    SLICE_X84Y258        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.091     6.173 r  <hidden>
                         net (fo=1, routed)           0.035     6.208    <hidden>
    SLICE_X84Y258        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.240     4.253    <hidden>
    SLICE_X84Y258        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.784ns  (logic 0.894ns (50.112%)  route 0.890ns (49.888%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 0.821ns, distribution 1.681ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.753ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.502     4.345    <hidden>
    SLICE_X82Y258        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y258        SRL16E (Prop_B5LUT_SLICEM_CLK_Q)
                                                      0.546     4.891 r  <hidden>
                         net (fo=1, routed)           0.400     5.291    <hidden>
    SLICE_X82Y259        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.182     5.473 r  <hidden>
                         net (fo=1, routed)           0.094     5.567    <hidden>
    SLICE_X82Y260        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.073     5.640 r  <hidden>
                         net (fo=1, routed)           0.361     6.001    <hidden>
    SLICE_X83Y259        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093     6.094 r  <hidden>
                         net (fo=1, routed)           0.035     6.129    <hidden>
    SLICE_X83Y259        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.233     4.246    <hidden>
    SLICE_X83Y259        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.740ns  (logic 0.737ns (42.356%)  route 1.003ns (57.644%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 0.821ns, distribution 1.709ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.753ns, distribution 1.487ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.530     4.373    <hidden>
    SLICE_X85Y262        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        SRL16E (Prop_B5LUT_SLICEM_CLK_Q)
                                                      0.546     4.919 r  <hidden>
                         net (fo=1, routed)           0.649     5.568    <hidden>
    SLICE_X85Y263        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.191     5.759 r  <hidden>
                         net (fo=1, routed)           0.354     6.113    <hidden>
    SLICE_X87Y263        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.240     4.253    <hidden>
    SLICE_X87Y263        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.688ns  (logic 0.737ns (43.661%)  route 0.951ns (56.339%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    4.375ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 0.821ns, distribution 1.711ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.753ns, distribution 1.475ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.532     4.375    <hidden>
    SLICE_X87Y262        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y262        SRL16E (Prop_B5LUT_SLICEM_CLK_Q)
                                                      0.546     4.921 r  <hidden>
                         net (fo=1, routed)           0.426     5.347    <hidden>
    SLICE_X89Y262        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.191     5.538 r  <hidden>
                         net (fo=1, routed)           0.525     6.063    <hidden>
    SLICE_X87Y256        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.228     4.241    <hidden>
    SLICE_X87Y256        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.693ns (40.717%)  route 1.009ns (59.283%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 0.821ns, distribution 1.676ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.753ns, distribution 1.487ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.497     4.340    <hidden>
    SLICE_X87Y268        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y268        SRL16E (Prop_D5LUT_SLICEM_CLK_Q)
                                                      0.541     4.881 r  <hidden>
                         net (fo=1, routed)           0.497     5.378    <hidden>
    SLICE_X89Y268        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.152     5.530 r  <hidden>
                         net (fo=1, routed)           0.512     6.042    <hidden>
    SLICE_X87Y263        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.240     4.253    <hidden>
    SLICE_X87Y263        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.637ns  (logic 0.737ns (45.021%)  route 0.900ns (54.979%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.821ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.753ns, distribution 1.489ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.512     4.355    <hidden>
    SLICE_X89Y259        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y259        SRL16E (Prop_B5LUT_SLICEM_CLK_Q)
                                                      0.546     4.901 r  <hidden>
                         net (fo=1, routed)           0.439     5.340    <hidden>
    SLICE_X90Y259        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.191     5.531 r  <hidden>
                         net (fo=1, routed)           0.461     5.992    <hidden>
    SLICE_X87Y261        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.242     4.255    <hidden>
    SLICE_X87Y261        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 0.702ns (44.040%)  route 0.892ns (55.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.821ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.208ns (routing 0.753ns, distribution 1.455ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.512     4.355    <hidden>
    SLICE_X82Y261        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     4.902 r  <hidden>
                         net (fo=1, routed)           0.276     5.178    <hidden>
    SLICE_X82Y258        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.155     5.333 r  <hidden>
                         net (fo=10, routed)          0.616     5.949    <hidden>
    SLICE_X80Y256        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.208     4.221    <hidden>
    SLICE_X80Y256        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.594ns  (logic 0.702ns (44.040%)  route 0.892ns (55.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.512ns (routing 0.821ns, distribution 1.691ns)
  Clock Net Delay (Destination): 2.208ns (routing 0.753ns, distribution 1.455ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.512     4.355    <hidden>
    SLICE_X82Y261        SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     4.902 r  <hidden>
                         net (fo=1, routed)           0.276     5.178    <hidden>
    SLICE_X82Y258        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.155     5.333 r  <hidden>
                         net (fo=10, routed)          0.616     5.949    <hidden>
    SLICE_X80Y256        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.208     4.221    <hidden>
    SLICE_X80Y256        FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.368ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.410ns, distribution 0.841ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.072     2.139    <hidden>
    SLICE_X81Y259        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.187 r  <hidden>
                         net (fo=1, routed)           0.097     2.284    <hidden>
    SLICE_X81Y262        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.251     2.214    <hidden>
    SLICE_X81Y262        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.079ns (routing 0.368ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.410ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.079     2.146    <hidden>
    SLICE_X86Y263        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.194 r  <hidden>
                         net (fo=2, routed)           0.094     2.288    <hidden>
    SLICE_X86Y262        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.278     2.241    <hidden>
    SLICE_X86Y262        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.368ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.410ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.085     2.152    <hidden>
    SLICE_X88Y275        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y275        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.200 r  <hidden>
                         net (fo=2, routed)           0.095     2.295    <hidden>
    SLICE_X88Y274        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.261     2.224    <hidden>
    SLICE_X88Y274        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.075ns (routing 0.368ns, distribution 0.707ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.410ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.075     2.142    <hidden>
    SLICE_X82Y260        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y260        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     2.190 r  <hidden>
                         net (fo=1, routed)           0.110     2.300    <hidden>
    SLICE_X82Y261        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.267     2.230    <hidden>
    SLICE_X82Y261        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.049ns (32.886%)  route 0.100ns (67.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.086ns (routing 0.368ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.410ns, distribution 0.859ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.086     2.153    <hidden>
    SLICE_X86Y262        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y262        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.202 r  <hidden>
                         net (fo=2, routed)           0.100     2.302    <hidden>
    SLICE_X86Y260        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.269     2.232    <hidden>
    SLICE_X86Y260        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.368ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.410ns, distribution 0.835ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.063     2.130    <hidden>
    SLICE_X80Y261        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y261        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.179 r  <hidden>
                         net (fo=2, routed)           0.130     2.309    <hidden>
    SLICE_X80Y261        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.245     2.208    <hidden>
    SLICE_X80Y261        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.079ns (routing 0.368ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.410ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.079     2.146    <hidden>
    SLICE_X86Y265        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y265        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.195 r  <hidden>
                         net (fo=2, routed)           0.117     2.312    <hidden>
    SLICE_X87Y265        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.267     2.230    <hidden>
    SLICE_X87Y265        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.048ns (28.402%)  route 0.121ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.076ns (routing 0.368ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.410ns, distribution 0.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.076     2.143    <hidden>
    SLICE_X81Y254        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y254        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.191 r  <hidden>
                         net (fo=2, routed)           0.121     2.312    <hidden>
    SLICE_X81Y254        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.261     2.224    <hidden>
    SLICE_X81Y254        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.368ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.410ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.083     2.150    <hidden>
    SLICE_X84Y255        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y255        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.199 r  <hidden>
                         net (fo=4, routed)           0.129     2.328    <hidden>
    SLICE_X84Y255        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.267     2.230    <hidden>
    SLICE_X84Y255        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.368ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.410ns, distribution 0.843ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.080     2.147    <hidden>
    SLICE_X82Y254        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y254        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     2.195 r  <hidden>
                         net (fo=2, routed)           0.133     2.328    <hidden>
    SLICE_X81Y255        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.253     2.216    <hidden>
    SLICE_X81Y255        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  app_clk_200_design_1_clk_wiz_0_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.971ns  (logic 0.445ns (45.829%)  route 0.526ns (54.171%))
  Logic Levels:           0  
  Clock Path Skew:        -2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    6.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.969ns (routing 0.687ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.969     6.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     7.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.526     7.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     4.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.965ns  (logic 0.114ns (11.813%)  route 0.851ns (88.187%))
  Logic Levels:           0  
  Clock Path Skew:        -2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.972ns (routing 0.687ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.753ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.972     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y286        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     7.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.851     7.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y290        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.219     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.965ns  (logic 0.114ns (11.813%)  route 0.851ns (88.187%))
  Logic Levels:           0  
  Clock Path Skew:        -2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    6.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.972ns (routing 0.687ns, distribution 1.285ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.753ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.972     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X85Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y286        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     7.059 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.851     7.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X81Y290        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.219     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y290        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.422ns (44.188%)  route 0.533ns (55.811%))
  Logic Levels:           0  
  Clock Path Skew:        -2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    6.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.971ns (routing 0.687ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.753ns, distribution 1.471ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.971     6.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X82Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y284        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.422     7.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.533     7.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.224     4.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.952ns  (logic 0.117ns (12.290%)  route 0.835ns (87.710%))
  Logic Levels:           0  
  Clock Path Skew:        -2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns
    Source Clock Delay      (SCD):    6.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.968ns (routing 0.687ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.236ns (routing 0.753ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.968     6.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y280        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     7.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.835     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X86Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.236     4.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X86Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.413ns (43.565%)  route 0.535ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        -2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    6.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.969ns (routing 0.687ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.969     6.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.413     7.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.535     7.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     4.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.938ns  (logic 0.415ns (44.243%)  route 0.523ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        -2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    6.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.969ns (routing 0.687ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.223ns (routing 0.753ns, distribution 1.470ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.969     6.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.415     7.357 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.523     7.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.223     4.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.446ns (48.531%)  route 0.473ns (51.469%))
  Logic Levels:           0  
  Clock Path Skew:        -2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    6.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.969ns (routing 0.687ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.753ns, distribution 1.471ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.969     6.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     7.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.473     7.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.224     4.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.914ns  (logic 0.419ns (45.842%)  route 0.495ns (54.158%))
  Logic Levels:           0  
  Clock Path Skew:        -2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    6.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.969ns (routing 0.687ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.753ns, distribution 1.471ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.969     6.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y282        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.419     7.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.495     7.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.224     4.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.906ns  (logic 0.458ns (50.552%)  route 0.448ns (49.448%))
  Logic Levels:           0  
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    6.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.971ns (routing 0.687ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.219ns (routing 0.753ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.890     4.890    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.973 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.971     6.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y284        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y284        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     7.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.448     7.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X82Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.219     4.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.845ns (routing 0.310ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.410ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.845     3.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.096     3.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X86Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.274     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X86Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.847ns (routing 0.310ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.410ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.847     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.099     3.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X86Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.274     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X86Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.853ns (routing 0.310ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.410ns, distribution 0.856ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.853     3.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y276        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     3.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.115     3.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X90Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.266     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X90Y275        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.855ns (routing 0.310ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.410ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.855     3.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X89Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y280        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     3.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.115     3.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X89Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.268     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X89Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.857ns (routing 0.310ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.410ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.857     3.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X89Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y281        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     3.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.114     3.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X90Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.288     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X90Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.844ns (routing 0.310ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.410ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.844     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y277        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.132     3.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X86Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.268     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X86Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        -1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.855ns (routing 0.310ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.410ns, distribution 0.861ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.855     3.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X88Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y282        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.121     3.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.271     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.855ns (routing 0.310ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.410ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.855     3.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y277        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     3.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.123     3.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X89Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.268     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X89Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        -1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.847ns (routing 0.310ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.268ns (routing 0.410ns, distribution 0.858ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.847     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.142     3.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X86Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.268     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X86Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.048ns (24.365%)  route 0.149ns (75.635%))
  Logic Levels:           0  
  Clock Path Skew:        -1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      0.845ns (routing 0.310ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.410ns, distribution 0.855ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.845     3.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X86Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.149     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X84Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.265     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X84Y276        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  app_clk_200_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.114ns (10.972%)  route 0.925ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.632ns, distribution 1.127ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.925     5.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.759     5.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.114ns (11.036%)  route 0.919ns (88.964%))
  Logic Levels:           0  
  Clock Path Skew:        1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.632ns, distribution 1.126ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.919     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.758     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.114ns (11.036%)  route 0.919ns (88.964%))
  Logic Levels:           0  
  Clock Path Skew:        1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      2.506ns (routing 0.821ns, distribution 1.685ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.632ns, distribution 1.126ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.579    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.579 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.444    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.121     1.323 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     1.760    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.843 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        2.506     4.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     4.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.919     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.758     5.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X90Y277        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.092ns (routing 0.368ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.344ns, distribution 0.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.092     2.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X88Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y280        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.139     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X88Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.007     4.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X88Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.416ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.096ns (routing 0.368ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.344ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.096     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X91Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y281        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.139     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X91Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.013     4.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X91Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.401ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.083ns (routing 0.368ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.344ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.083     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X87Y278        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y278        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X87Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.998     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X87Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.049ns (24.257%)  route 0.153ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.089ns (routing 0.368ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.344ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.089     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X86Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y279        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.153     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X86Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.997     4.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X86Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.412ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.086ns (routing 0.368ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.344ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.086     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X89Y279        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y279        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.158     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X89Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.009     4.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X89Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.087ns (routing 0.368ns, distribution 0.719ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.344ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.087     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X85Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X85Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.999     4.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X85Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.087ns (routing 0.368ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.344ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.087     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y282        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.165     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X87Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.018     4.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X87Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.097ns (routing 0.368ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.344ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.097     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X90Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y281        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X90Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.014     4.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X90Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.093ns (routing 0.368ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.344ns, distribution 0.664ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.093     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X87Y280        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y280        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.165     2.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X87Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.008     4.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X87Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by app_clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.049ns (20.763%)  route 0.187ns (79.237%))
  Logic Levels:           0  
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.080ns
  Clock Net Delay (Source):      1.079ns (routing 0.368ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.344ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock app_clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.169     0.170 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.603    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     0.873 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.040    design_1_i/clk_wiz_0/inst/app_clk_200_design_1_clk_wiz_0_0
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.067 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1780, routed)        1.079     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X81Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y285        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.187     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X81Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         0.989     4.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X81Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.000ns (0.000%)  route 0.517ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 2.438ns (routing 1.320ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X2Y7       PLLE3_ADV                    0.000     0.000 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=2, routed)           0.517     0.517    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X2Y95         BUFGCE                                       r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.291     0.292 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.343    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.343 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.121    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.445     1.566 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.938    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.013 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           2.438     4.451    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     4.796 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     5.228    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE                                       r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.000ns (0.000%)  route 0.201ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns
  Clock Net Delay (Destination): 1.390ns (routing 0.793ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X2Y7       PLLE3_ADV                    0.000     0.000 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=2, routed)           0.201     0.201    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X2Y95         BUFGCE                                       r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    K26                                               0.000     0.000 r  CLK_IN1_D_0_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y107
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.424     0.425 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    K26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.930    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X1Y4      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.723 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209     0.932    design_1_i/clk_wiz_0/inst/tx_ref_clk_100_design_1_clk_wiz_0_0
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.963 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=1, routed)           1.390     2.353    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk
    PLLE3_ADV_X2Y7       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     2.146 r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     2.405    design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X2Y95         BUFGCE                                       r  design_1_i/ltx_bus_0_0/inst/core_inst/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 0.236ns (4.916%)  route 4.565ns (95.084%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.760ns (routing 0.632ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          3.750     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X91Y287        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.388     4.254    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X89Y286        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.374 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.427     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X91Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.760     5.728    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 0.285ns (5.951%)  route 4.504ns (94.049%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.937     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.149     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y283        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     4.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.418     4.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 0.285ns (5.951%)  route 4.504ns (94.049%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.937     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.149     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y283        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     4.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.418     4.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 0.285ns (5.951%)  route 4.504ns (94.049%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.937     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.149     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y283        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     4.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.418     4.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 0.285ns (5.954%)  route 4.502ns (94.046%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.937     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.149     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y283        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     4.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.416     4.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 0.285ns (5.954%)  route 4.502ns (94.046%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.937     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.149     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y283        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     4.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.416     4.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 0.285ns (5.954%)  route 4.502ns (94.046%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.937     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.149     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y283        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     4.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.416     4.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 0.285ns (5.954%)  route 4.502ns (94.046%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 0.632ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.937     3.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y283        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.149     4.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y283        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.153     4.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.416     4.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.769     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y283        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.712ns  (logic 0.314ns (6.664%)  route 4.398ns (93.336%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.768ns (routing 0.632ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          3.750     3.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X91Y287        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.866 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.605     4.471    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X87Y286        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.198     4.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2/O
                         net (fo=1, routed)           0.043     4.712    dbg_hub/inst/BSCANID.u_xsdbm_id/p_0_in__0[1]
    SLICE_X87Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.768     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X87Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.688ns  (logic 0.115ns (2.453%)  route 4.573ns (97.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.773ns (routing 0.632ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.988     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X91Y290        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     4.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.585     4.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X94Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.773     5.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.015ns (0.832%)  route 1.788ns (99.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.344ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.772     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X93Y285        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     1.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.020     4.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.045ns (2.233%)  route 1.970ns (97.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.344ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.955     1.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X91Y286        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.045     2.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1/O
                         net (fo=1, routed)           0.015     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1_n_0
    SLICE_X91Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.032     4.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.015ns  (logic 0.045ns (2.233%)  route 1.970ns (97.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.029ns (routing 0.344ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.954     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X91Y286        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.045     1.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.016     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X91Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.029     4.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.056ns  (logic 0.000ns (0.000%)  route 2.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.344ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           2.056     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.023     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.056ns  (logic 0.000ns (0.000%)  route 2.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.344ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           2.056     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.023     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.056ns  (logic 0.000ns (0.000%)  route 2.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.344ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           2.056     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.023     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.056ns  (logic 0.000ns (0.000%)  route 2.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.344ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           2.056     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.023     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.000ns (0.000%)  route 2.060ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.024ns (routing 0.344ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           2.060     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X90Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.024     4.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y285        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.055ns (2.660%)  route 2.013ns (97.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.022ns (routing 0.344ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=4, routed)           2.002     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X91Y283        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.055     2.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.011     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X91Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.022     4.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X91Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.075ns  (logic 0.030ns (1.446%)  route 2.045ns (98.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.009ns (routing 0.344ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           2.033     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X88Y289        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030     2.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.012     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X88Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.372     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y4 (CLOCK_ROOT)    net (fo=478, routed)         1.009     4.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y289        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





