mem_init(pri_mem, 0x80000100, 0xf00, ALL_ZERO);
mem_load(pri_mem, 0x80000100, "sdp_3x3x33_ew_int8_reg_0.dat");
mem_init(pri_mem, 0x900001c0, 0xf00, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0xb09de229);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x300);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0xe70c);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x77);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0xedba);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x2a3);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0xd09de229);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x2b00);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x900001c0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1800);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x13);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x14);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x32f4);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x8b0f);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0xb328);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x36f80189);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0xb5);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x2);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x27);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x2400);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x7e562883);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x928a);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x48);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x10);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x31);
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0xfd1730);
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x7f99cfc4);
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x7f99cfe4);
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0xd407552b);
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x183);
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x64098609);
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x393);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x400);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0xab260f60);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0x5576bfe0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000100);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0xc293a960);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x28);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x29);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0x4e9f4f00);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0x28);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x9);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0xa8);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x35);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x4d99f960);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0xdb8c20c0);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x900001c0, 0xf00, 0x9858835a);
