
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402be0 <.init>:
  402be0:	stp	x29, x30, [sp, #-16]!
  402be4:	mov	x29, sp
  402be8:	bl	403570 <__fxstatat@plt+0x60>
  402bec:	ldp	x29, x30, [sp], #16
  402bf0:	ret

Disassembly of section .plt:

0000000000402c00 <mbrtowc@plt-0x20>:
  402c00:	stp	x16, x30, [sp, #-16]!
  402c04:	adrp	x16, 432000 <__fxstatat@plt+0x2eaf0>
  402c08:	ldr	x17, [x16, #4088]
  402c0c:	add	x16, x16, #0xff8
  402c10:	br	x17
  402c14:	nop
  402c18:	nop
  402c1c:	nop

0000000000402c20 <mbrtowc@plt>:
  402c20:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c24:	ldr	x17, [x16]
  402c28:	add	x16, x16, #0x0
  402c2c:	br	x17

0000000000402c30 <memcpy@plt>:
  402c30:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c34:	ldr	x17, [x16, #8]
  402c38:	add	x16, x16, #0x8
  402c3c:	br	x17

0000000000402c40 <_exit@plt>:
  402c40:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c44:	ldr	x17, [x16, #16]
  402c48:	add	x16, x16, #0x10
  402c4c:	br	x17

0000000000402c50 <fwrite_unlocked@plt>:
  402c50:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c54:	ldr	x17, [x16, #24]
  402c58:	add	x16, x16, #0x18
  402c5c:	br	x17

0000000000402c60 <strtoul@plt>:
  402c60:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c64:	ldr	x17, [x16, #32]
  402c68:	add	x16, x16, #0x20
  402c6c:	br	x17

0000000000402c70 <strlen@plt>:
  402c70:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c74:	ldr	x17, [x16, #40]
  402c78:	add	x16, x16, #0x28
  402c7c:	br	x17

0000000000402c80 <acl_set_fd@plt>:
  402c80:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c84:	ldr	x17, [x16, #48]
  402c88:	add	x16, x16, #0x30
  402c8c:	br	x17

0000000000402c90 <exit@plt>:
  402c90:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402c94:	ldr	x17, [x16, #56]
  402c98:	add	x16, x16, #0x38
  402c9c:	br	x17

0000000000402ca0 <raise@plt>:
  402ca0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ca4:	ldr	x17, [x16, #64]
  402ca8:	add	x16, x16, #0x40
  402cac:	br	x17

0000000000402cb0 <error@plt>:
  402cb0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402cb4:	ldr	x17, [x16, #72]
  402cb8:	add	x16, x16, #0x48
  402cbc:	br	x17

0000000000402cc0 <fchdir@plt>:
  402cc0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402cc4:	ldr	x17, [x16, #80]
  402cc8:	add	x16, x16, #0x50
  402ccc:	br	x17

0000000000402cd0 <rpmatch@plt>:
  402cd0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402cd4:	ldr	x17, [x16, #88]
  402cd8:	add	x16, x16, #0x58
  402cdc:	br	x17

0000000000402ce0 <acl_entries@plt>:
  402ce0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ce4:	ldr	x17, [x16, #96]
  402ce8:	add	x16, x16, #0x60
  402cec:	br	x17

0000000000402cf0 <geteuid@plt>:
  402cf0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402cf4:	ldr	x17, [x16, #104]
  402cf8:	add	x16, x16, #0x68
  402cfc:	br	x17

0000000000402d00 <__xmknod@plt>:
  402d00:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d04:	ldr	x17, [x16, #112]
  402d08:	add	x16, x16, #0x70
  402d0c:	br	x17

0000000000402d10 <linkat@plt>:
  402d10:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d14:	ldr	x17, [x16, #120]
  402d18:	add	x16, x16, #0x78
  402d1c:	br	x17

0000000000402d20 <readlink@plt>:
  402d20:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d24:	ldr	x17, [x16, #128]
  402d28:	add	x16, x16, #0x80
  402d2c:	br	x17

0000000000402d30 <getgrnam@plt>:
  402d30:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d34:	ldr	x17, [x16, #136]
  402d38:	add	x16, x16, #0x88
  402d3c:	br	x17

0000000000402d40 <ferror_unlocked@plt>:
  402d40:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d44:	ldr	x17, [x16, #144]
  402d48:	add	x16, x16, #0x90
  402d4c:	br	x17

0000000000402d50 <getuid@plt>:
  402d50:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d54:	ldr	x17, [x16, #152]
  402d58:	add	x16, x16, #0x98
  402d5c:	br	x17

0000000000402d60 <opendir@plt>:
  402d60:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d64:	ldr	x17, [x16, #160]
  402d68:	add	x16, x16, #0xa0
  402d6c:	br	x17

0000000000402d70 <__cxa_atexit@plt>:
  402d70:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d74:	ldr	x17, [x16, #168]
  402d78:	add	x16, x16, #0xa8
  402d7c:	br	x17

0000000000402d80 <unlinkat@plt>:
  402d80:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d84:	ldr	x17, [x16, #176]
  402d88:	add	x16, x16, #0xb0
  402d8c:	br	x17

0000000000402d90 <clock_gettime@plt>:
  402d90:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402d94:	ldr	x17, [x16, #184]
  402d98:	add	x16, x16, #0xb8
  402d9c:	br	x17

0000000000402da0 <qsort@plt>:
  402da0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402da4:	ldr	x17, [x16, #192]
  402da8:	add	x16, x16, #0xc0
  402dac:	br	x17

0000000000402db0 <setvbuf@plt>:
  402db0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402db4:	ldr	x17, [x16, #200]
  402db8:	add	x16, x16, #0xc8
  402dbc:	br	x17

0000000000402dc0 <pathconf@plt>:
  402dc0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402dc4:	ldr	x17, [x16, #208]
  402dc8:	add	x16, x16, #0xd0
  402dcc:	br	x17

0000000000402dd0 <euidaccess@plt>:
  402dd0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402dd4:	ldr	x17, [x16, #216]
  402dd8:	add	x16, x16, #0xd8
  402ddc:	br	x17

0000000000402de0 <fork@plt>:
  402de0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402de4:	ldr	x17, [x16, #224]
  402de8:	add	x16, x16, #0xe0
  402dec:	br	x17

0000000000402df0 <endgrent@plt>:
  402df0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402df4:	ldr	x17, [x16, #232]
  402df8:	add	x16, x16, #0xe8
  402dfc:	br	x17

0000000000402e00 <lseek@plt>:
  402e00:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e04:	ldr	x17, [x16, #240]
  402e08:	add	x16, x16, #0xf0
  402e0c:	br	x17

0000000000402e10 <mkfifo@plt>:
  402e10:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e14:	ldr	x17, [x16, #248]
  402e18:	add	x16, x16, #0xf8
  402e1c:	br	x17

0000000000402e20 <__fpending@plt>:
  402e20:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e24:	ldr	x17, [x16, #256]
  402e28:	add	x16, x16, #0x100
  402e2c:	br	x17

0000000000402e30 <stpcpy@plt>:
  402e30:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e34:	ldr	x17, [x16, #264]
  402e38:	add	x16, x16, #0x108
  402e3c:	br	x17

0000000000402e40 <fileno@plt>:
  402e40:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e44:	ldr	x17, [x16, #272]
  402e48:	add	x16, x16, #0x110
  402e4c:	br	x17

0000000000402e50 <putc_unlocked@plt>:
  402e50:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e54:	ldr	x17, [x16, #280]
  402e58:	add	x16, x16, #0x118
  402e5c:	br	x17

0000000000402e60 <signal@plt>:
  402e60:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e64:	ldr	x17, [x16, #288]
  402e68:	add	x16, x16, #0x120
  402e6c:	br	x17

0000000000402e70 <acl_delete_def_file@plt>:
  402e70:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e74:	ldr	x17, [x16, #296]
  402e78:	add	x16, x16, #0x128
  402e7c:	br	x17

0000000000402e80 <fclose@plt>:
  402e80:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e84:	ldr	x17, [x16, #304]
  402e88:	add	x16, x16, #0x130
  402e8c:	br	x17

0000000000402e90 <getpid@plt>:
  402e90:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402e94:	ldr	x17, [x16, #312]
  402e98:	add	x16, x16, #0x138
  402e9c:	br	x17

0000000000402ea0 <nl_langinfo@plt>:
  402ea0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ea4:	ldr	x17, [x16, #320]
  402ea8:	add	x16, x16, #0x140
  402eac:	br	x17

0000000000402eb0 <fopen@plt>:
  402eb0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402eb4:	ldr	x17, [x16, #328]
  402eb8:	add	x16, x16, #0x148
  402ebc:	br	x17

0000000000402ec0 <malloc@plt>:
  402ec0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ec4:	ldr	x17, [x16, #336]
  402ec8:	add	x16, x16, #0x150
  402ecc:	br	x17

0000000000402ed0 <futimesat@plt>:
  402ed0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ed4:	ldr	x17, [x16, #344]
  402ed8:	add	x16, x16, #0x158
  402edc:	br	x17

0000000000402ee0 <chmod@plt>:
  402ee0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ee4:	ldr	x17, [x16, #352]
  402ee8:	add	x16, x16, #0x160
  402eec:	br	x17

0000000000402ef0 <open@plt>:
  402ef0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ef4:	ldr	x17, [x16, #360]
  402ef8:	add	x16, x16, #0x168
  402efc:	br	x17

0000000000402f00 <getppid@plt>:
  402f00:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f04:	ldr	x17, [x16, #368]
  402f08:	add	x16, x16, #0x170
  402f0c:	br	x17

0000000000402f10 <futimens@plt>:
  402f10:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f14:	ldr	x17, [x16, #376]
  402f18:	add	x16, x16, #0x178
  402f1c:	br	x17

0000000000402f20 <strncmp@plt>:
  402f20:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f24:	ldr	x17, [x16, #384]
  402f28:	add	x16, x16, #0x180
  402f2c:	br	x17

0000000000402f30 <bindtextdomain@plt>:
  402f30:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f34:	ldr	x17, [x16, #392]
  402f38:	add	x16, x16, #0x188
  402f3c:	br	x17

0000000000402f40 <__libc_start_main@plt>:
  402f40:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f44:	ldr	x17, [x16, #400]
  402f48:	add	x16, x16, #0x190
  402f4c:	br	x17

0000000000402f50 <acl_get_tag_type@plt>:
  402f50:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f54:	ldr	x17, [x16, #408]
  402f58:	add	x16, x16, #0x198
  402f5c:	br	x17

0000000000402f60 <memset@plt>:
  402f60:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f64:	ldr	x17, [x16, #416]
  402f68:	add	x16, x16, #0x1a0
  402f6c:	br	x17

0000000000402f70 <fdopen@plt>:
  402f70:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f74:	ldr	x17, [x16, #424]
  402f78:	add	x16, x16, #0x1a8
  402f7c:	br	x17

0000000000402f80 <gettimeofday@plt>:
  402f80:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f84:	ldr	x17, [x16, #432]
  402f88:	add	x16, x16, #0x1b0
  402f8c:	br	x17

0000000000402f90 <getpwnam@plt>:
  402f90:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402f94:	ldr	x17, [x16, #440]
  402f98:	add	x16, x16, #0x1b8
  402f9c:	br	x17

0000000000402fa0 <fchmod@plt>:
  402fa0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402fa4:	ldr	x17, [x16, #448]
  402fa8:	add	x16, x16, #0x1c0
  402fac:	br	x17

0000000000402fb0 <putchar_unlocked@plt>:
  402fb0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402fb4:	ldr	x17, [x16, #456]
  402fb8:	add	x16, x16, #0x1c8
  402fbc:	br	x17

0000000000402fc0 <calloc@plt>:
  402fc0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402fc4:	ldr	x17, [x16, #464]
  402fc8:	add	x16, x16, #0x1d0
  402fcc:	br	x17

0000000000402fd0 <readdir@plt>:
  402fd0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402fd4:	ldr	x17, [x16, #472]
  402fd8:	add	x16, x16, #0x1d8
  402fdc:	br	x17

0000000000402fe0 <realloc@plt>:
  402fe0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402fe4:	ldr	x17, [x16, #480]
  402fe8:	add	x16, x16, #0x1e0
  402fec:	br	x17

0000000000402ff0 <acl_set_file@plt>:
  402ff0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  402ff4:	ldr	x17, [x16, #488]
  402ff8:	add	x16, x16, #0x1e8
  402ffc:	br	x17

0000000000403000 <getpagesize@plt>:
  403000:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403004:	ldr	x17, [x16, #496]
  403008:	add	x16, x16, #0x1f0
  40300c:	br	x17

0000000000403010 <acl_from_mode@plt>:
  403010:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403014:	ldr	x17, [x16, #504]
  403018:	add	x16, x16, #0x1f8
  40301c:	br	x17

0000000000403020 <acl_get_fd@plt>:
  403020:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403024:	ldr	x17, [x16, #512]
  403028:	add	x16, x16, #0x200
  40302c:	br	x17

0000000000403030 <closedir@plt>:
  403030:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403034:	ldr	x17, [x16, #520]
  403038:	add	x16, x16, #0x208
  40303c:	br	x17

0000000000403040 <close@plt>:
  403040:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403044:	ldr	x17, [x16, #528]
  403048:	add	x16, x16, #0x210
  40304c:	br	x17

0000000000403050 <strrchr@plt>:
  403050:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403054:	ldr	x17, [x16, #536]
  403058:	add	x16, x16, #0x218
  40305c:	br	x17

0000000000403060 <__gmon_start__@plt>:
  403060:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403064:	ldr	x17, [x16, #544]
  403068:	add	x16, x16, #0x220
  40306c:	br	x17

0000000000403070 <fdopendir@plt>:
  403070:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403074:	ldr	x17, [x16, #552]
  403078:	add	x16, x16, #0x228
  40307c:	br	x17

0000000000403080 <write@plt>:
  403080:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403084:	ldr	x17, [x16, #560]
  403088:	add	x16, x16, #0x230
  40308c:	br	x17

0000000000403090 <abort@plt>:
  403090:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403094:	ldr	x17, [x16, #568]
  403098:	add	x16, x16, #0x238
  40309c:	br	x17

00000000004030a0 <posix_fadvise@plt>:
  4030a0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4030a4:	ldr	x17, [x16, #576]
  4030a8:	add	x16, x16, #0x240
  4030ac:	br	x17

00000000004030b0 <mbsinit@plt>:
  4030b0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4030b4:	ldr	x17, [x16, #584]
  4030b8:	add	x16, x16, #0x248
  4030bc:	br	x17

00000000004030c0 <fpathconf@plt>:
  4030c0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4030c4:	ldr	x17, [x16, #592]
  4030c8:	add	x16, x16, #0x250
  4030cc:	br	x17

00000000004030d0 <fread_unlocked@plt>:
  4030d0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4030d4:	ldr	x17, [x16, #600]
  4030d8:	add	x16, x16, #0x258
  4030dc:	br	x17

00000000004030e0 <canonicalize_file_name@plt>:
  4030e0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4030e4:	ldr	x17, [x16, #608]
  4030e8:	add	x16, x16, #0x260
  4030ec:	br	x17

00000000004030f0 <memcmp@plt>:
  4030f0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4030f4:	ldr	x17, [x16, #616]
  4030f8:	add	x16, x16, #0x268
  4030fc:	br	x17

0000000000403100 <textdomain@plt>:
  403100:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403104:	ldr	x17, [x16, #624]
  403108:	add	x16, x16, #0x270
  40310c:	br	x17

0000000000403110 <stpncpy@plt>:
  403110:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403114:	ldr	x17, [x16, #632]
  403118:	add	x16, x16, #0x278
  40311c:	br	x17

0000000000403120 <getopt_long@plt>:
  403120:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403124:	ldr	x17, [x16, #640]
  403128:	add	x16, x16, #0x280
  40312c:	br	x17

0000000000403130 <strcmp@plt>:
  403130:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403134:	ldr	x17, [x16, #648]
  403138:	add	x16, x16, #0x288
  40313c:	br	x17

0000000000403140 <__ctype_b_loc@plt>:
  403140:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403144:	ldr	x17, [x16, #656]
  403148:	add	x16, x16, #0x290
  40314c:	br	x17

0000000000403150 <rewinddir@plt>:
  403150:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403154:	ldr	x17, [x16, #664]
  403158:	add	x16, x16, #0x298
  40315c:	br	x17

0000000000403160 <rmdir@plt>:
  403160:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403164:	ldr	x17, [x16, #672]
  403168:	add	x16, x16, #0x2a0
  40316c:	br	x17

0000000000403170 <lchown@plt>:
  403170:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403174:	ldr	x17, [x16, #680]
  403178:	add	x16, x16, #0x2a8
  40317c:	br	x17

0000000000403180 <acl_get_file@plt>:
  403180:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403184:	ldr	x17, [x16, #688]
  403188:	add	x16, x16, #0x2b0
  40318c:	br	x17

0000000000403190 <fseeko@plt>:
  403190:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403194:	ldr	x17, [x16, #696]
  403198:	add	x16, x16, #0x2b8
  40319c:	br	x17

00000000004031a0 <getline@plt>:
  4031a0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4031a4:	ldr	x17, [x16, #704]
  4031a8:	add	x16, x16, #0x2c0
  4031ac:	br	x17

00000000004031b0 <chdir@plt>:
  4031b0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4031b4:	ldr	x17, [x16, #712]
  4031b8:	add	x16, x16, #0x2c8
  4031bc:	br	x17

00000000004031c0 <free@plt>:
  4031c0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4031c4:	ldr	x17, [x16, #720]
  4031c8:	add	x16, x16, #0x2d0
  4031cc:	br	x17

00000000004031d0 <renameat2@plt>:
  4031d0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4031d4:	ldr	x17, [x16, #728]
  4031d8:	add	x16, x16, #0x2d8
  4031dc:	br	x17

00000000004031e0 <__ctype_get_mb_cur_max@plt>:
  4031e0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4031e4:	ldr	x17, [x16, #736]
  4031e8:	add	x16, x16, #0x2e0
  4031ec:	br	x17

00000000004031f0 <getgid@plt>:
  4031f0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4031f4:	ldr	x17, [x16, #744]
  4031f8:	add	x16, x16, #0x2e8
  4031fc:	br	x17

0000000000403200 <attr_copy_fd@plt>:
  403200:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403204:	ldr	x17, [x16, #752]
  403208:	add	x16, x16, #0x2f0
  40320c:	br	x17

0000000000403210 <renameat@plt>:
  403210:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403214:	ldr	x17, [x16, #760]
  403218:	add	x16, x16, #0x2f8
  40321c:	br	x17

0000000000403220 <mempcpy@plt>:
  403220:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403224:	ldr	x17, [x16, #768]
  403228:	add	x16, x16, #0x300
  40322c:	br	x17

0000000000403230 <acl_get_entry@plt>:
  403230:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403234:	ldr	x17, [x16, #776]
  403238:	add	x16, x16, #0x308
  40323c:	br	x17

0000000000403240 <vasprintf@plt>:
  403240:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403244:	ldr	x17, [x16, #784]
  403248:	add	x16, x16, #0x310
  40324c:	br	x17

0000000000403250 <strspn@plt>:
  403250:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403254:	ldr	x17, [x16, #792]
  403258:	add	x16, x16, #0x318
  40325c:	br	x17

0000000000403260 <strchr@plt>:
  403260:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403264:	ldr	x17, [x16, #800]
  403268:	add	x16, x16, #0x320
  40326c:	br	x17

0000000000403270 <utimensat@plt>:
  403270:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403274:	ldr	x17, [x16, #808]
  403278:	add	x16, x16, #0x328
  40327c:	br	x17

0000000000403280 <rename@plt>:
  403280:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403284:	ldr	x17, [x16, #816]
  403288:	add	x16, x16, #0x330
  40328c:	br	x17

0000000000403290 <fwrite@plt>:
  403290:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403294:	ldr	x17, [x16, #824]
  403298:	add	x16, x16, #0x338
  40329c:	br	x17

00000000004032a0 <fcntl@plt>:
  4032a0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4032a4:	ldr	x17, [x16, #832]
  4032a8:	add	x16, x16, #0x340
  4032ac:	br	x17

00000000004032b0 <attr_copy_file@plt>:
  4032b0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4032b4:	ldr	x17, [x16, #840]
  4032b8:	add	x16, x16, #0x348
  4032bc:	br	x17

00000000004032c0 <fflush@plt>:
  4032c0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4032c4:	ldr	x17, [x16, #848]
  4032c8:	add	x16, x16, #0x350
  4032cc:	br	x17

00000000004032d0 <attr_copy_check_permissions@plt>:
  4032d0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4032d4:	ldr	x17, [x16, #856]
  4032d8:	add	x16, x16, #0x358
  4032dc:	br	x17

00000000004032e0 <strcpy@plt>:
  4032e0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4032e4:	ldr	x17, [x16, #864]
  4032e8:	add	x16, x16, #0x360
  4032ec:	br	x17

00000000004032f0 <dirfd@plt>:
  4032f0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4032f4:	ldr	x17, [x16, #872]
  4032f8:	add	x16, x16, #0x368
  4032fc:	br	x17

0000000000403300 <endpwent@plt>:
  403300:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403304:	ldr	x17, [x16, #880]
  403308:	add	x16, x16, #0x370
  40330c:	br	x17

0000000000403310 <__lxstat@plt>:
  403310:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403314:	ldr	x17, [x16, #888]
  403318:	add	x16, x16, #0x378
  40331c:	br	x17

0000000000403320 <read@plt>:
  403320:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403324:	ldr	x17, [x16, #896]
  403328:	add	x16, x16, #0x380
  40332c:	br	x17

0000000000403330 <fputc_unlocked@plt>:
  403330:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403334:	ldr	x17, [x16, #904]
  403338:	add	x16, x16, #0x388
  40333c:	br	x17

0000000000403340 <utimes@plt>:
  403340:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403344:	ldr	x17, [x16, #912]
  403348:	add	x16, x16, #0x390
  40334c:	br	x17

0000000000403350 <__fxstat@plt>:
  403350:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403354:	ldr	x17, [x16, #920]
  403358:	add	x16, x16, #0x398
  40335c:	br	x17

0000000000403360 <explicit_bzero@plt>:
  403360:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403364:	ldr	x17, [x16, #928]
  403368:	add	x16, x16, #0x3a0
  40336c:	br	x17

0000000000403370 <fputs_unlocked@plt>:
  403370:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403374:	ldr	x17, [x16, #936]
  403378:	add	x16, x16, #0x3a8
  40337c:	br	x17

0000000000403380 <__freading@plt>:
  403380:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403384:	ldr	x17, [x16, #944]
  403388:	add	x16, x16, #0x3b0
  40338c:	br	x17

0000000000403390 <ftruncate@plt>:
  403390:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403394:	ldr	x17, [x16, #952]
  403398:	add	x16, x16, #0x3b8
  40339c:	br	x17

00000000004033a0 <symlinkat@plt>:
  4033a0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4033a4:	ldr	x17, [x16, #960]
  4033a8:	add	x16, x16, #0x3c0
  4033ac:	br	x17

00000000004033b0 <fallocate@plt>:
  4033b0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4033b4:	ldr	x17, [x16, #968]
  4033b8:	add	x16, x16, #0x3c8
  4033bc:	br	x17

00000000004033c0 <iswprint@plt>:
  4033c0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4033c4:	ldr	x17, [x16, #976]
  4033c8:	add	x16, x16, #0x3d0
  4033cc:	br	x17

00000000004033d0 <umask@plt>:
  4033d0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4033d4:	ldr	x17, [x16, #984]
  4033d8:	add	x16, x16, #0x3d8
  4033dc:	br	x17

00000000004033e0 <vfprintf@plt>:
  4033e0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4033e4:	ldr	x17, [x16, #992]
  4033e8:	add	x16, x16, #0x3e0
  4033ec:	br	x17

00000000004033f0 <openat@plt>:
  4033f0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4033f4:	ldr	x17, [x16, #1000]
  4033f8:	add	x16, x16, #0x3e8
  4033fc:	br	x17

0000000000403400 <printf@plt>:
  403400:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403404:	ldr	x17, [x16, #1008]
  403408:	add	x16, x16, #0x3f0
  40340c:	br	x17

0000000000403410 <__assert_fail@plt>:
  403410:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403414:	ldr	x17, [x16, #1016]
  403418:	add	x16, x16, #0x3f8
  40341c:	br	x17

0000000000403420 <__errno_location@plt>:
  403420:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403424:	ldr	x17, [x16, #1024]
  403428:	add	x16, x16, #0x400
  40342c:	br	x17

0000000000403430 <execlp@plt>:
  403430:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403434:	ldr	x17, [x16, #1032]
  403438:	add	x16, x16, #0x408
  40343c:	br	x17

0000000000403440 <getenv@plt>:
  403440:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403444:	ldr	x17, [x16, #1040]
  403448:	add	x16, x16, #0x410
  40344c:	br	x17

0000000000403450 <__xstat@plt>:
  403450:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403454:	ldr	x17, [x16, #1048]
  403458:	add	x16, x16, #0x418
  40345c:	br	x17

0000000000403460 <chown@plt>:
  403460:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403464:	ldr	x17, [x16, #1056]
  403468:	add	x16, x16, #0x420
  40346c:	br	x17

0000000000403470 <waitpid@plt>:
  403470:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403474:	ldr	x17, [x16, #1064]
  403478:	add	x16, x16, #0x428
  40347c:	br	x17

0000000000403480 <unlink@plt>:
  403480:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403484:	ldr	x17, [x16, #1072]
  403488:	add	x16, x16, #0x430
  40348c:	br	x17

0000000000403490 <gettext@plt>:
  403490:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403494:	ldr	x17, [x16, #1080]
  403498:	add	x16, x16, #0x438
  40349c:	br	x17

00000000004034a0 <fchown@plt>:
  4034a0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4034a4:	ldr	x17, [x16, #1088]
  4034a8:	add	x16, x16, #0x440
  4034ac:	br	x17

00000000004034b0 <mkdir@plt>:
  4034b0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4034b4:	ldr	x17, [x16, #1096]
  4034b8:	add	x16, x16, #0x448
  4034bc:	br	x17

00000000004034c0 <error_at_line@plt>:
  4034c0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4034c4:	ldr	x17, [x16, #1104]
  4034c8:	add	x16, x16, #0x450
  4034cc:	br	x17

00000000004034d0 <fprintf@plt>:
  4034d0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4034d4:	ldr	x17, [x16, #1112]
  4034d8:	add	x16, x16, #0x458
  4034dc:	br	x17

00000000004034e0 <ioctl@plt>:
  4034e0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4034e4:	ldr	x17, [x16, #1120]
  4034e8:	add	x16, x16, #0x460
  4034ec:	br	x17

00000000004034f0 <setlocale@plt>:
  4034f0:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  4034f4:	ldr	x17, [x16, #1128]
  4034f8:	add	x16, x16, #0x468
  4034fc:	br	x17

0000000000403500 <acl_free@plt>:
  403500:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403504:	ldr	x17, [x16, #1136]
  403508:	add	x16, x16, #0x470
  40350c:	br	x17

0000000000403510 <__fxstatat@plt>:
  403510:	adrp	x16, 433000 <__fxstatat@plt+0x2faf0>
  403514:	ldr	x17, [x16, #1144]
  403518:	add	x16, x16, #0x478
  40351c:	br	x17

Disassembly of section .text:

0000000000403520 <.text>:
  403520:	mov	x29, #0x0                   	// #0
  403524:	mov	x30, #0x0                   	// #0
  403528:	mov	x5, x0
  40352c:	ldr	x1, [sp]
  403530:	add	x2, sp, #0x8
  403534:	mov	x6, sp
  403538:	movz	x0, #0x0, lsl #48
  40353c:	movk	x0, #0x0, lsl #32
  403540:	movk	x0, #0x40, lsl #16
  403544:	movk	x0, #0x516c
  403548:	movz	x3, #0x0, lsl #48
  40354c:	movk	x3, #0x0, lsl #32
  403550:	movk	x3, #0x41, lsl #16
  403554:	movk	x3, #0xbd08
  403558:	movz	x4, #0x0, lsl #48
  40355c:	movk	x4, #0x0, lsl #32
  403560:	movk	x4, #0x41, lsl #16
  403564:	movk	x4, #0xbd88
  403568:	bl	402f40 <__libc_start_main@plt>
  40356c:	bl	403090 <abort@plt>
  403570:	adrp	x0, 432000 <__fxstatat@plt+0x2eaf0>
  403574:	ldr	x0, [x0, #4064]
  403578:	cbz	x0, 403580 <__fxstatat@plt+0x70>
  40357c:	b	403060 <__gmon_start__@plt>
  403580:	ret
  403584:	stp	x29, x30, [sp, #-32]!
  403588:	mov	x29, sp
  40358c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403590:	add	x0, x0, #0x530
  403594:	str	x0, [sp, #24]
  403598:	ldr	x0, [sp, #24]
  40359c:	str	x0, [sp, #24]
  4035a0:	ldr	x1, [sp, #24]
  4035a4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4035a8:	add	x0, x0, #0x530
  4035ac:	cmp	x1, x0
  4035b0:	b.eq	4035ec <__fxstatat@plt+0xdc>  // b.none
  4035b4:	adrp	x0, 41b000 <__fxstatat@plt+0x17af0>
  4035b8:	add	x0, x0, #0xe38
  4035bc:	ldr	x0, [x0]
  4035c0:	str	x0, [sp, #16]
  4035c4:	ldr	x0, [sp, #16]
  4035c8:	str	x0, [sp, #16]
  4035cc:	ldr	x0, [sp, #16]
  4035d0:	cmp	x0, #0x0
  4035d4:	b.eq	4035f0 <__fxstatat@plt+0xe0>  // b.none
  4035d8:	ldr	x1, [sp, #16]
  4035dc:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4035e0:	add	x0, x0, #0x530
  4035e4:	blr	x1
  4035e8:	b	4035f0 <__fxstatat@plt+0xe0>
  4035ec:	nop
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	stp	x29, x30, [sp, #-48]!
  4035fc:	mov	x29, sp
  403600:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403604:	add	x0, x0, #0x530
  403608:	str	x0, [sp, #40]
  40360c:	ldr	x0, [sp, #40]
  403610:	str	x0, [sp, #40]
  403614:	ldr	x1, [sp, #40]
  403618:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40361c:	add	x0, x0, #0x530
  403620:	sub	x0, x1, x0
  403624:	asr	x0, x0, #3
  403628:	lsr	x1, x0, #63
  40362c:	add	x0, x1, x0
  403630:	asr	x0, x0, #1
  403634:	str	x0, [sp, #32]
  403638:	ldr	x0, [sp, #32]
  40363c:	cmp	x0, #0x0
  403640:	b.eq	403680 <__fxstatat@plt+0x170>  // b.none
  403644:	adrp	x0, 41b000 <__fxstatat@plt+0x17af0>
  403648:	add	x0, x0, #0xe40
  40364c:	ldr	x0, [x0]
  403650:	str	x0, [sp, #24]
  403654:	ldr	x0, [sp, #24]
  403658:	str	x0, [sp, #24]
  40365c:	ldr	x0, [sp, #24]
  403660:	cmp	x0, #0x0
  403664:	b.eq	403684 <__fxstatat@plt+0x174>  // b.none
  403668:	ldr	x2, [sp, #24]
  40366c:	ldr	x1, [sp, #32]
  403670:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403674:	add	x0, x0, #0x530
  403678:	blr	x2
  40367c:	b	403684 <__fxstatat@plt+0x174>
  403680:	nop
  403684:	ldp	x29, x30, [sp], #48
  403688:	ret
  40368c:	stp	x29, x30, [sp, #-16]!
  403690:	mov	x29, sp
  403694:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403698:	add	x0, x0, #0x568
  40369c:	ldrb	w0, [x0]
  4036a0:	and	x0, x0, #0xff
  4036a4:	cmp	x0, #0x0
  4036a8:	b.ne	4036c4 <__fxstatat@plt+0x1b4>  // b.any
  4036ac:	bl	403584 <__fxstatat@plt+0x74>
  4036b0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4036b4:	add	x0, x0, #0x568
  4036b8:	mov	w1, #0x1                   	// #1
  4036bc:	strb	w1, [x0]
  4036c0:	b	4036c8 <__fxstatat@plt+0x1b8>
  4036c4:	nop
  4036c8:	ldp	x29, x30, [sp], #16
  4036cc:	ret
  4036d0:	stp	x29, x30, [sp, #-16]!
  4036d4:	mov	x29, sp
  4036d8:	bl	4035f8 <__fxstatat@plt+0xe8>
  4036dc:	nop
  4036e0:	ldp	x29, x30, [sp], #16
  4036e4:	ret
  4036e8:	stp	x29, x30, [sp, #-16]!
  4036ec:	mov	x29, sp
  4036f0:	adrp	x0, 41b000 <__fxstatat@plt+0x17af0>
  4036f4:	add	x0, x0, #0xed8
  4036f8:	bl	403490 <gettext@plt>
  4036fc:	mov	x2, x0
  403700:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403704:	add	x0, x0, #0x550
  403708:	ldr	x0, [x0]
  40370c:	mov	x1, x0
  403710:	mov	x0, x2
  403714:	bl	403370 <fputs_unlocked@plt>
  403718:	nop
  40371c:	ldp	x29, x30, [sp], #16
  403720:	ret
  403724:	stp	x29, x30, [sp, #-16]!
  403728:	mov	x29, sp
  40372c:	adrp	x0, 41b000 <__fxstatat@plt+0x17af0>
  403730:	add	x0, x0, #0xf28
  403734:	bl	403490 <gettext@plt>
  403738:	mov	x2, x0
  40373c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403740:	add	x0, x0, #0x550
  403744:	ldr	x0, [x0]
  403748:	mov	x1, x0
  40374c:	mov	x0, x2
  403750:	bl	403370 <fputs_unlocked@plt>
  403754:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  403758:	add	x0, x0, #0x8
  40375c:	bl	403490 <gettext@plt>
  403760:	mov	x2, x0
  403764:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403768:	add	x0, x0, #0x550
  40376c:	ldr	x0, [x0]
  403770:	mov	x1, x0
  403774:	mov	x0, x2
  403778:	bl	403370 <fputs_unlocked@plt>
  40377c:	nop
  403780:	ldp	x29, x30, [sp], #16
  403784:	ret
  403788:	stp	x29, x30, [sp, #-176]!
  40378c:	mov	x29, sp
  403790:	str	x0, [sp, #24]
  403794:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  403798:	add	x1, x0, #0x1f8
  40379c:	add	x0, sp, #0x28
  4037a0:	ldp	x2, x3, [x1]
  4037a4:	stp	x2, x3, [x0]
  4037a8:	ldp	x2, x3, [x1, #16]
  4037ac:	stp	x2, x3, [x0, #16]
  4037b0:	ldp	x2, x3, [x1, #32]
  4037b4:	stp	x2, x3, [x0, #32]
  4037b8:	ldp	x2, x3, [x1, #48]
  4037bc:	stp	x2, x3, [x0, #48]
  4037c0:	ldp	x2, x3, [x1, #64]
  4037c4:	stp	x2, x3, [x0, #64]
  4037c8:	ldp	x2, x3, [x1, #80]
  4037cc:	stp	x2, x3, [x0, #80]
  4037d0:	ldp	x2, x3, [x1, #96]
  4037d4:	stp	x2, x3, [x0, #96]
  4037d8:	ldr	x0, [sp, #24]
  4037dc:	str	x0, [sp, #168]
  4037e0:	add	x0, sp, #0x28
  4037e4:	str	x0, [sp, #160]
  4037e8:	b	4037f8 <__fxstatat@plt+0x2e8>
  4037ec:	ldr	x0, [sp, #160]
  4037f0:	add	x0, x0, #0x10
  4037f4:	str	x0, [sp, #160]
  4037f8:	ldr	x0, [sp, #160]
  4037fc:	ldr	x0, [x0]
  403800:	cmp	x0, #0x0
  403804:	b.eq	403824 <__fxstatat@plt+0x314>  // b.none
  403808:	ldr	x0, [sp, #160]
  40380c:	ldr	x0, [x0]
  403810:	mov	x1, x0
  403814:	ldr	x0, [sp, #24]
  403818:	bl	403130 <strcmp@plt>
  40381c:	cmp	w0, #0x0
  403820:	b.ne	4037ec <__fxstatat@plt+0x2dc>  // b.any
  403824:	ldr	x0, [sp, #160]
  403828:	ldr	x0, [x0, #8]
  40382c:	cmp	x0, #0x0
  403830:	b.eq	403840 <__fxstatat@plt+0x330>  // b.none
  403834:	ldr	x0, [sp, #160]
  403838:	ldr	x0, [x0, #8]
  40383c:	str	x0, [sp, #168]
  403840:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  403844:	add	x0, x0, #0xe8
  403848:	bl	403490 <gettext@plt>
  40384c:	mov	x3, x0
  403850:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  403854:	add	x2, x0, #0x100
  403858:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  40385c:	add	x1, x0, #0x128
  403860:	mov	x0, x3
  403864:	bl	403400 <printf@plt>
  403868:	mov	x1, #0x0                   	// #0
  40386c:	mov	w0, #0x5                   	// #5
  403870:	bl	4034f0 <setlocale@plt>
  403874:	str	x0, [sp, #152]
  403878:	ldr	x0, [sp, #152]
  40387c:	cmp	x0, #0x0
  403880:	b.eq	4038c8 <__fxstatat@plt+0x3b8>  // b.none
  403884:	mov	x2, #0x3                   	// #3
  403888:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  40388c:	add	x1, x0, #0x138
  403890:	ldr	x0, [sp, #152]
  403894:	bl	402f20 <strncmp@plt>
  403898:	cmp	w0, #0x0
  40389c:	b.eq	4038c8 <__fxstatat@plt+0x3b8>  // b.none
  4038a0:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4038a4:	add	x0, x0, #0x140
  4038a8:	bl	403490 <gettext@plt>
  4038ac:	mov	x2, x0
  4038b0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4038b4:	add	x0, x0, #0x550
  4038b8:	ldr	x0, [x0]
  4038bc:	mov	x1, x0
  4038c0:	mov	x0, x2
  4038c4:	bl	403370 <fputs_unlocked@plt>
  4038c8:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4038cc:	add	x0, x0, #0x188
  4038d0:	bl	403490 <gettext@plt>
  4038d4:	mov	x3, x0
  4038d8:	ldr	x2, [sp, #24]
  4038dc:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4038e0:	add	x1, x0, #0x100
  4038e4:	mov	x0, x3
  4038e8:	bl	403400 <printf@plt>
  4038ec:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4038f0:	add	x0, x0, #0x1a8
  4038f4:	bl	403490 <gettext@plt>
  4038f8:	mov	x3, x0
  4038fc:	ldr	x1, [sp, #168]
  403900:	ldr	x0, [sp, #24]
  403904:	cmp	x1, x0
  403908:	b.ne	403918 <__fxstatat@plt+0x408>  // b.any
  40390c:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  403910:	add	x0, x0, #0x1e0
  403914:	b	403920 <__fxstatat@plt+0x410>
  403918:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  40391c:	add	x0, x0, #0x1f0
  403920:	mov	x2, x0
  403924:	ldr	x1, [sp, #168]
  403928:	mov	x0, x3
  40392c:	bl	403400 <printf@plt>
  403930:	nop
  403934:	ldp	x29, x30, [sp], #176
  403938:	ret
  40393c:	sub	sp, sp, #0x10
  403940:	str	x0, [sp, #8]
  403944:	ldr	x0, [sp, #8]
  403948:	add	sp, sp, #0x10
  40394c:	ret
  403950:	sub	sp, sp, #0x10
  403954:	str	w0, [sp, #12]
  403958:	ldr	w0, [sp, #12]
  40395c:	cmp	w0, #0x5f
  403960:	b.eq	403970 <__fxstatat@plt+0x460>  // b.none
  403964:	ldr	w0, [sp, #12]
  403968:	cmp	w0, #0x3d
  40396c:	b.ne	403978 <__fxstatat@plt+0x468>  // b.any
  403970:	mov	w0, #0x1                   	// #1
  403974:	b	40397c <__fxstatat@plt+0x46c>
  403978:	mov	w0, #0x0                   	// #0
  40397c:	and	w0, w0, #0x1
  403980:	and	w0, w0, #0xff
  403984:	add	sp, sp, #0x10
  403988:	ret
  40398c:	stp	x29, x30, [sp, #-32]!
  403990:	mov	x29, sp
  403994:	str	x0, [sp, #24]
  403998:	strb	w1, [sp, #23]
  40399c:	strb	w2, [sp, #22]
  4039a0:	bl	403420 <__errno_location@plt>
  4039a4:	mov	x1, x0
  4039a8:	mov	w0, #0x5f                  	// #95
  4039ac:	str	w0, [x1]
  4039b0:	mov	w0, #0x0                   	// #0
  4039b4:	ldp	x29, x30, [sp], #32
  4039b8:	ret
  4039bc:	stp	x29, x30, [sp, #-32]!
  4039c0:	mov	x29, sp
  4039c4:	str	x0, [sp, #24]
  4039c8:	str	w1, [sp, #20]
  4039cc:	bl	403420 <__errno_location@plt>
  4039d0:	mov	x1, x0
  4039d4:	mov	w0, #0x5f                  	// #95
  4039d8:	str	w0, [x1]
  4039dc:	mov	w0, #0xffffffff            	// #-1
  4039e0:	ldp	x29, x30, [sp], #32
  4039e4:	ret
  4039e8:	stp	x29, x30, [sp, #-48]!
  4039ec:	mov	x29, sp
  4039f0:	str	w0, [sp, #28]
  4039f4:	str	w1, [sp, #24]
  4039f8:	b	403a50 <__fxstatat@plt+0x540>
  4039fc:	mov	x2, #0x1000                	// #4096
  403a00:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403a04:	add	x1, x0, #0x598
  403a08:	ldr	w0, [sp, #24]
  403a0c:	bl	40ea14 <__fxstatat@plt+0xb504>
  403a10:	mov	x1, x0
  403a14:	ldr	x0, [sp, #40]
  403a18:	cmp	x0, x1
  403a1c:	b.eq	403a28 <__fxstatat@plt+0x518>  // b.none
  403a20:	mov	w0, #0x0                   	// #0
  403a24:	b	403a84 <__fxstatat@plt+0x574>
  403a28:	ldr	x2, [sp, #40]
  403a2c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403a30:	add	x1, x0, #0x598
  403a34:	adrp	x0, 434000 <__progname@@GLIBC_2.17+0xaa0>
  403a38:	add	x0, x0, #0x598
  403a3c:	bl	4030f0 <memcmp@plt>
  403a40:	cmp	w0, #0x0
  403a44:	b.eq	403a50 <__fxstatat@plt+0x540>  // b.none
  403a48:	mov	w0, #0x0                   	// #0
  403a4c:	b	403a84 <__fxstatat@plt+0x574>
  403a50:	mov	x2, #0x1000                	// #4096
  403a54:	adrp	x0, 434000 <__progname@@GLIBC_2.17+0xaa0>
  403a58:	add	x1, x0, #0x598
  403a5c:	ldr	w0, [sp, #28]
  403a60:	bl	40ea14 <__fxstatat@plt+0xb504>
  403a64:	str	x0, [sp, #40]
  403a68:	ldr	x0, [sp, #40]
  403a6c:	cmp	x0, #0x0
  403a70:	b.ne	4039fc <__fxstatat@plt+0x4ec>  // b.any
  403a74:	ldr	x0, [sp, #40]
  403a78:	cmp	x0, #0x0
  403a7c:	cset	w0, eq  // eq = none
  403a80:	and	w0, w0, #0xff
  403a84:	ldp	x29, x30, [sp], #48
  403a88:	ret
  403a8c:	sub	sp, sp, #0x20
  403a90:	str	w0, [sp, #12]
  403a94:	mov	w0, #0xf1ff                	// #61951
  403a98:	str	w0, [sp, #28]
  403a9c:	ldr	w0, [sp, #28]
  403aa0:	mvn	w1, w0
  403aa4:	ldr	w0, [sp, #12]
  403aa8:	and	w0, w1, w0
  403aac:	cmp	w0, #0x0
  403ab0:	cset	w0, ne  // ne = any
  403ab4:	and	w0, w0, #0xff
  403ab8:	add	sp, sp, #0x20
  403abc:	ret
  403ac0:	stp	x29, x30, [sp, #-352]!
  403ac4:	mov	x29, sp
  403ac8:	str	x0, [sp, #40]
  403acc:	str	x1, [sp, #32]
  403ad0:	str	x2, [sp, #24]
  403ad4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403ad8:	add	x0, x0, #0x494
  403adc:	ldr	w0, [x0]
  403ae0:	bl	403a8c <__fxstatat@plt+0x57c>
  403ae4:	and	w0, w0, #0xff
  403ae8:	cmp	w0, #0x0
  403aec:	b.eq	403af8 <__fxstatat@plt+0x5e8>  // b.none
  403af0:	mov	w0, #0x1                   	// #1
  403af4:	b	403df4 <__fxstatat@plt+0x8e4>
  403af8:	add	x0, sp, #0xc8
  403afc:	mov	x1, x0
  403b00:	ldr	x0, [sp, #40]
  403b04:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  403b08:	cmp	w0, #0x0
  403b0c:	b.eq	403b18 <__fxstatat@plt+0x608>  // b.none
  403b10:	mov	w0, #0x1                   	// #1
  403b14:	b	403df4 <__fxstatat@plt+0x8e4>
  403b18:	add	x0, sp, #0x48
  403b1c:	mov	x1, x0
  403b20:	ldr	x0, [sp, #32]
  403b24:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  403b28:	cmp	w0, #0x0
  403b2c:	b.eq	403b38 <__fxstatat@plt+0x628>  // b.none
  403b30:	mov	w0, #0x1                   	// #1
  403b34:	b	403df4 <__fxstatat@plt+0x8e4>
  403b38:	ldr	w0, [sp, #216]
  403b3c:	and	w0, w0, #0xf000
  403b40:	cmp	w0, #0x8, lsl #12
  403b44:	b.ne	403b80 <__fxstatat@plt+0x670>  // b.any
  403b48:	ldr	w0, [sp, #88]
  403b4c:	and	w0, w0, #0xf000
  403b50:	cmp	w0, #0x8, lsl #12
  403b54:	b.ne	403b80 <__fxstatat@plt+0x670>  // b.any
  403b58:	ldr	w0, [sp, #216]
  403b5c:	bl	403a8c <__fxstatat@plt+0x57c>
  403b60:	and	w0, w0, #0xff
  403b64:	cmp	w0, #0x0
  403b68:	b.ne	403b80 <__fxstatat@plt+0x670>  // b.any
  403b6c:	ldr	w0, [sp, #88]
  403b70:	bl	403a8c <__fxstatat@plt+0x57c>
  403b74:	and	w0, w0, #0xff
  403b78:	cmp	w0, #0x0
  403b7c:	b.eq	403b88 <__fxstatat@plt+0x678>  // b.none
  403b80:	mov	w0, #0x1                   	// #1
  403b84:	b	403df4 <__fxstatat@plt+0x8e4>
  403b88:	ldr	x1, [sp, #248]
  403b8c:	ldr	x0, [sp, #120]
  403b90:	cmp	x1, x0
  403b94:	b.ne	403bb4 <__fxstatat@plt+0x6a4>  // b.any
  403b98:	ldr	w0, [sp, #88]
  403b9c:	and	w1, w0, #0xfff
  403ba0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403ba4:	add	x0, x0, #0x494
  403ba8:	ldr	w0, [x0]
  403bac:	cmp	w1, w0
  403bb0:	b.eq	403bbc <__fxstatat@plt+0x6ac>  // b.none
  403bb4:	mov	w0, #0x1                   	// #1
  403bb8:	b	403df4 <__fxstatat@plt+0x8e4>
  403bbc:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403bc0:	add	x0, x0, #0x580
  403bc4:	ldr	w0, [x0]
  403bc8:	cmn	w0, #0x1
  403bcc:	b.ne	403c14 <__fxstatat@plt+0x704>  // b.any
  403bd0:	bl	403420 <__errno_location@plt>
  403bd4:	str	wzr, [x0]
  403bd8:	bl	402d50 <getuid@plt>
  403bdc:	str	w0, [sp, #348]
  403be0:	ldr	w0, [sp, #348]
  403be4:	cmn	w0, #0x1
  403be8:	b.ne	403bfc <__fxstatat@plt+0x6ec>  // b.any
  403bec:	bl	403420 <__errno_location@plt>
  403bf0:	ldr	w0, [x0]
  403bf4:	cmp	w0, #0x0
  403bf8:	b.ne	403c0c <__fxstatat@plt+0x6fc>  // b.any
  403bfc:	ldr	w0, [sp, #96]
  403c00:	ldr	w1, [sp, #348]
  403c04:	cmp	w1, w0
  403c08:	b.eq	403c34 <__fxstatat@plt+0x724>  // b.none
  403c0c:	mov	w0, #0x1                   	// #1
  403c10:	b	403df4 <__fxstatat@plt+0x8e4>
  403c14:	ldr	w1, [sp, #96]
  403c18:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403c1c:	add	x0, x0, #0x580
  403c20:	ldr	w0, [x0]
  403c24:	cmp	w1, w0
  403c28:	b.eq	403c34 <__fxstatat@plt+0x724>  // b.none
  403c2c:	mov	w0, #0x1                   	// #1
  403c30:	b	403df4 <__fxstatat@plt+0x8e4>
  403c34:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403c38:	add	x0, x0, #0x590
  403c3c:	ldr	w0, [x0]
  403c40:	cmn	w0, #0x1
  403c44:	b.ne	403c8c <__fxstatat@plt+0x77c>  // b.any
  403c48:	bl	403420 <__errno_location@plt>
  403c4c:	str	wzr, [x0]
  403c50:	bl	4031f0 <getgid@plt>
  403c54:	str	w0, [sp, #344]
  403c58:	ldr	w0, [sp, #344]
  403c5c:	cmn	w0, #0x1
  403c60:	b.ne	403c74 <__fxstatat@plt+0x764>  // b.any
  403c64:	bl	403420 <__errno_location@plt>
  403c68:	ldr	w0, [x0]
  403c6c:	cmp	w0, #0x0
  403c70:	b.ne	403c84 <__fxstatat@plt+0x774>  // b.any
  403c74:	ldr	w0, [sp, #100]
  403c78:	ldr	w1, [sp, #344]
  403c7c:	cmp	w1, w0
  403c80:	b.eq	403cac <__fxstatat@plt+0x79c>  // b.none
  403c84:	mov	w0, #0x1                   	// #1
  403c88:	b	403df4 <__fxstatat@plt+0x8e4>
  403c8c:	ldr	w1, [sp, #100]
  403c90:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403c94:	add	x0, x0, #0x590
  403c98:	ldr	w0, [x0]
  403c9c:	cmp	w1, w0
  403ca0:	b.eq	403cac <__fxstatat@plt+0x79c>  // b.none
  403ca4:	mov	w0, #0x1                   	// #1
  403ca8:	b	403df4 <__fxstatat@plt+0x8e4>
  403cac:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403cb0:	add	x0, x0, #0x570
  403cb4:	ldr	w0, [x0]
  403cb8:	cmp	w0, #0x0
  403cbc:	b.eq	403d64 <__fxstatat@plt+0x854>  // b.none
  403cc0:	ldr	x0, [sp, #24]
  403cc4:	ldrb	w0, [x0, #37]
  403cc8:	cmp	w0, #0x0
  403ccc:	b.eq	403d64 <__fxstatat@plt+0x854>  // b.none
  403cd0:	str	xzr, [sp, #64]
  403cd4:	str	xzr, [sp, #56]
  403cd8:	add	x0, sp, #0x40
  403cdc:	mov	x1, x0
  403ce0:	ldr	x0, [sp, #40]
  403ce4:	bl	414e14 <__fxstatat@plt+0x11904>
  403ce8:	cmn	w0, #0x1
  403cec:	b.ne	403cf8 <__fxstatat@plt+0x7e8>  // b.any
  403cf0:	mov	w0, #0x1                   	// #1
  403cf4:	b	403df4 <__fxstatat@plt+0x8e4>
  403cf8:	add	x0, sp, #0x38
  403cfc:	mov	x1, x0
  403d00:	ldr	x0, [sp, #32]
  403d04:	bl	414e14 <__fxstatat@plt+0x11904>
  403d08:	cmn	w0, #0x1
  403d0c:	b.ne	403d20 <__fxstatat@plt+0x810>  // b.any
  403d10:	ldr	x0, [sp, #64]
  403d14:	bl	414d80 <__fxstatat@plt+0x11870>
  403d18:	mov	w0, #0x1                   	// #1
  403d1c:	b	403df4 <__fxstatat@plt+0x8e4>
  403d20:	ldr	x0, [sp, #64]
  403d24:	ldr	x1, [sp, #56]
  403d28:	bl	403130 <strcmp@plt>
  403d2c:	cmp	w0, #0x0
  403d30:	cset	w0, eq  // eq = none
  403d34:	strb	w0, [sp, #343]
  403d38:	ldr	x0, [sp, #64]
  403d3c:	bl	414d80 <__fxstatat@plt+0x11870>
  403d40:	ldr	x0, [sp, #56]
  403d44:	bl	414d80 <__fxstatat@plt+0x11870>
  403d48:	ldrb	w0, [sp, #343]
  403d4c:	eor	w0, w0, #0x1
  403d50:	and	w0, w0, #0xff
  403d54:	cmp	w0, #0x0
  403d58:	b.eq	403d64 <__fxstatat@plt+0x854>  // b.none
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	b	403df4 <__fxstatat@plt+0x8e4>
  403d64:	mov	w1, #0x0                   	// #0
  403d68:	ldr	x0, [sp, #40]
  403d6c:	bl	402ef0 <open@plt>
  403d70:	str	w0, [sp, #336]
  403d74:	ldr	w0, [sp, #336]
  403d78:	cmp	w0, #0x0
  403d7c:	b.ge	403d88 <__fxstatat@plt+0x878>  // b.tcont
  403d80:	mov	w0, #0x1                   	// #1
  403d84:	b	403df4 <__fxstatat@plt+0x8e4>
  403d88:	mov	w1, #0x0                   	// #0
  403d8c:	ldr	x0, [sp, #32]
  403d90:	bl	402ef0 <open@plt>
  403d94:	str	w0, [sp, #332]
  403d98:	ldr	w0, [sp, #332]
  403d9c:	cmp	w0, #0x0
  403da0:	b.ge	403db4 <__fxstatat@plt+0x8a4>  // b.tcont
  403da4:	ldr	w0, [sp, #336]
  403da8:	bl	403040 <close@plt>
  403dac:	mov	w0, #0x1                   	// #1
  403db0:	b	403df4 <__fxstatat@plt+0x8e4>
  403db4:	ldr	w1, [sp, #332]
  403db8:	ldr	w0, [sp, #336]
  403dbc:	bl	4039e8 <__fxstatat@plt+0x4d8>
  403dc0:	strb	w0, [sp, #331]
  403dc4:	ldr	w0, [sp, #336]
  403dc8:	bl	403040 <close@plt>
  403dcc:	ldr	w0, [sp, #332]
  403dd0:	bl	403040 <close@plt>
  403dd4:	ldrb	w0, [sp, #331]
  403dd8:	cmp	w0, #0x0
  403ddc:	cset	w0, ne  // ne = any
  403de0:	and	w0, w0, #0xff
  403de4:	eor	w0, w0, #0x1
  403de8:	and	w0, w0, #0xff
  403dec:	and	w0, w0, #0x1
  403df0:	and	w0, w0, #0xff
  403df4:	ldp	x29, x30, [sp], #352
  403df8:	ret
  403dfc:	stp	x29, x30, [sp, #-32]!
  403e00:	mov	x29, sp
  403e04:	str	x0, [sp, #24]
  403e08:	ldr	x0, [sp, #24]
  403e0c:	bl	40bf14 <__fxstatat@plt+0x8a04>
  403e10:	ldr	x0, [sp, #24]
  403e14:	mov	w1, #0x1                   	// #1
  403e18:	strb	w1, [x0, #20]
  403e1c:	ldr	x0, [sp, #24]
  403e20:	str	wzr, [x0, #56]
  403e24:	ldr	x0, [sp, #24]
  403e28:	mov	w1, #0x4                   	// #4
  403e2c:	str	w1, [x0, #4]
  403e30:	ldr	x0, [sp, #24]
  403e34:	mov	w1, #0x1                   	// #1
  403e38:	strb	w1, [x0, #21]
  403e3c:	ldr	x0, [sp, #24]
  403e40:	strb	wzr, [x0, #22]
  403e44:	ldr	x0, [sp, #24]
  403e48:	strb	wzr, [x0, #23]
  403e4c:	ldr	x0, [sp, #24]
  403e50:	mov	w1, #0x4                   	// #4
  403e54:	str	w1, [x0, #8]
  403e58:	ldr	x0, [sp, #24]
  403e5c:	strb	wzr, [x0, #24]
  403e60:	ldr	x0, [sp, #24]
  403e64:	mov	w1, #0x1                   	// #1
  403e68:	strb	w1, [x0, #25]
  403e6c:	ldr	x0, [sp, #24]
  403e70:	strb	wzr, [x0, #28]
  403e74:	ldr	x0, [sp, #24]
  403e78:	strb	wzr, [x0, #29]
  403e7c:	ldr	x0, [sp, #24]
  403e80:	strb	wzr, [x0, #34]
  403e84:	ldr	x0, [sp, #24]
  403e88:	strb	wzr, [x0, #30]
  403e8c:	ldr	x0, [sp, #24]
  403e90:	strb	wzr, [x0, #31]
  403e94:	ldr	x0, [sp, #24]
  403e98:	strb	wzr, [x0, #32]
  403e9c:	ldr	x0, [sp, #24]
  403ea0:	strb	wzr, [x0, #41]
  403ea4:	ldr	x0, [sp, #24]
  403ea8:	mov	w1, #0x1                   	// #1
  403eac:	strb	w1, [x0, #35]
  403eb0:	ldr	x0, [sp, #24]
  403eb4:	strb	wzr, [x0, #36]
  403eb8:	ldr	x0, [sp, #24]
  403ebc:	strb	wzr, [x0, #40]
  403ec0:	ldr	x0, [sp, #24]
  403ec4:	strb	wzr, [x0, #42]
  403ec8:	ldr	x0, [sp, #24]
  403ecc:	mov	w1, #0x2                   	// #2
  403ed0:	str	w1, [x0, #12]
  403ed4:	ldr	x0, [sp, #24]
  403ed8:	strb	wzr, [x0, #44]
  403edc:	ldr	x0, [sp, #24]
  403ee0:	str	wzr, [x0]
  403ee4:	ldr	x0, [sp, #24]
  403ee8:	mov	w1, #0x1                   	// #1
  403eec:	strb	w1, [x0, #43]
  403ef0:	ldr	x0, [sp, #24]
  403ef4:	mov	w1, #0x180                 	// #384
  403ef8:	str	w1, [x0, #16]
  403efc:	ldr	x0, [sp, #24]
  403f00:	strb	wzr, [x0, #47]
  403f04:	ldr	x0, [sp, #24]
  403f08:	strb	wzr, [x0, #48]
  403f0c:	ldr	x0, [sp, #24]
  403f10:	strb	wzr, [x0, #45]
  403f14:	ldr	x0, [sp, #24]
  403f18:	strb	wzr, [x0, #38]
  403f1c:	ldr	x0, [sp, #24]
  403f20:	strb	wzr, [x0, #37]
  403f24:	ldr	x0, [sp, #24]
  403f28:	strb	wzr, [x0, #33]
  403f2c:	ldr	x0, [sp, #24]
  403f30:	strb	wzr, [x0, #39]
  403f34:	ldr	x0, [sp, #24]
  403f38:	strb	wzr, [x0, #46]
  403f3c:	ldr	x0, [sp, #24]
  403f40:	str	xzr, [x0, #64]
  403f44:	ldr	x0, [sp, #24]
  403f48:	str	xzr, [x0, #72]
  403f4c:	nop
  403f50:	ldp	x29, x30, [sp], #32
  403f54:	ret
  403f58:	stp	x29, x30, [sp, #-224]!
  403f5c:	mov	x29, sp
  403f60:	stp	x19, x20, [sp, #16]
  403f64:	str	x21, [sp, #32]
  403f68:	str	x0, [sp, #56]
  403f6c:	str	xzr, [sp, #64]
  403f70:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403f74:	add	x0, x0, #0x570
  403f78:	ldr	w0, [x0]
  403f7c:	cmp	w0, #0x1
  403f80:	b.ne	404170 <__fxstatat@plt+0xc60>  // b.any
  403f84:	add	x0, sp, #0x48
  403f88:	mov	x1, x0
  403f8c:	ldr	x0, [sp, #56]
  403f90:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  403f94:	cmp	w0, #0x0
  403f98:	b.ne	404178 <__fxstatat@plt+0xc68>  // b.any
  403f9c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  403fa0:	add	x0, x0, #0x4a8
  403fa4:	ldrb	w0, [x0]
  403fa8:	cmp	w0, #0x0
  403fac:	b.eq	404088 <__fxstatat@plt+0xb78>  // b.none
  403fb0:	ldr	x0, [sp, #56]
  403fb4:	ldrb	w0, [x0]
  403fb8:	cmp	w0, #0x2f
  403fbc:	b.ne	404088 <__fxstatat@plt+0xb78>  // b.any
  403fc0:	ldr	x0, [sp, #56]
  403fc4:	add	x0, x0, #0x1
  403fc8:	str	x0, [sp, #216]
  403fcc:	b	403fdc <__fxstatat@plt+0xacc>
  403fd0:	ldr	x0, [sp, #216]
  403fd4:	add	x0, x0, #0x1
  403fd8:	str	x0, [sp, #216]
  403fdc:	ldr	x0, [sp, #216]
  403fe0:	ldrb	w0, [x0]
  403fe4:	cmp	w0, #0x2f
  403fe8:	b.eq	403fd0 <__fxstatat@plt+0xac0>  // b.none
  403fec:	ldr	x0, [sp, #216]
  403ff0:	sub	x0, x0, #0x1
  403ff4:	str	x0, [sp, #208]
  403ff8:	ldr	x0, [sp, #216]
  403ffc:	ldrb	w0, [x0]
  404000:	cmp	w0, #0x0
  404004:	b.eq	404088 <__fxstatat@plt+0xb78>  // b.none
  404008:	ldr	x0, [sp, #216]
  40400c:	add	x0, x0, #0x1
  404010:	str	x0, [sp, #216]
  404014:	ldr	x0, [sp, #216]
  404018:	ldrb	w0, [x0]
  40401c:	cmp	w0, #0x0
  404020:	b.eq	404034 <__fxstatat@plt+0xb24>  // b.none
  404024:	ldr	x0, [sp, #216]
  404028:	ldrb	w0, [x0]
  40402c:	cmp	w0, #0x2f
  404030:	b.ne	404008 <__fxstatat@plt+0xaf8>  // b.any
  404034:	ldr	x1, [sp, #216]
  404038:	ldr	x0, [sp, #208]
  40403c:	sub	x0, x1, x0
  404040:	add	x0, x0, #0x2
  404044:	bl	402ec0 <malloc@plt>
  404048:	str	x0, [sp, #200]
  40404c:	ldr	x0, [sp, #200]
  404050:	cmp	x0, #0x0
  404054:	b.eq	404088 <__fxstatat@plt+0xb78>  // b.none
  404058:	ldr	x1, [sp, #216]
  40405c:	ldr	x0, [sp, #208]
  404060:	sub	x0, x1, x0
  404064:	mov	x2, x0
  404068:	ldr	x1, [sp, #208]
  40406c:	ldr	x0, [sp, #200]
  404070:	bl	403110 <stpncpy@plt>
  404074:	mov	x1, x0
  404078:	mov	w0, #0x2f                  	// #47
  40407c:	strh	w0, [x1]
  404080:	ldr	x0, [sp, #200]
  404084:	bl	4031c0 <free@plt>
  404088:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40408c:	add	x0, x0, #0x4a8
  404090:	strb	wzr, [x0]
  404094:	ldr	w0, [sp, #88]
  404098:	add	x1, sp, #0x40
  40409c:	mov	x2, x1
  4040a0:	mov	w1, w0
  4040a4:	ldr	x0, [sp, #56]
  4040a8:	bl	414de4 <__fxstatat@plt+0x118d4>
  4040ac:	cmp	w0, #0x0
  4040b0:	b.ne	4040d0 <__fxstatat@plt+0xbc0>  // b.any
  4040b4:	ldr	x2, [sp, #64]
  4040b8:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4040bc:	add	x1, x0, #0x580
  4040c0:	mov	x0, x2
  4040c4:	bl	403130 <strcmp@plt>
  4040c8:	cmp	w0, #0x0
  4040cc:	b.ne	4040e8 <__fxstatat@plt+0xbd8>  // b.any
  4040d0:	ldr	x0, [sp, #64]
  4040d4:	cmp	x0, #0x0
  4040d8:	b.eq	404180 <__fxstatat@plt+0xc70>  // b.none
  4040dc:	ldr	x0, [sp, #64]
  4040e0:	bl	414d80 <__fxstatat@plt+0x11870>
  4040e4:	b	404180 <__fxstatat@plt+0xc70>
  4040e8:	ldr	x0, [sp, #64]
  4040ec:	mov	x1, x0
  4040f0:	ldr	x0, [sp, #56]
  4040f4:	bl	414ec4 <__fxstatat@plt+0x119b4>
  4040f8:	cmp	w0, #0x0
  4040fc:	b.ge	404164 <__fxstatat@plt+0xc54>  // b.tcont
  404100:	bl	403420 <__errno_location@plt>
  404104:	ldr	w0, [x0]
  404108:	cmp	w0, #0x5f
  40410c:	b.eq	404164 <__fxstatat@plt+0xc54>  // b.none
  404110:	bl	403420 <__errno_location@plt>
  404114:	ldr	w19, [x0]
  404118:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  40411c:	add	x0, x0, #0x590
  404120:	bl	403490 <gettext@plt>
  404124:	mov	x20, x0
  404128:	ldr	x2, [sp, #56]
  40412c:	mov	w1, #0x3                   	// #3
  404130:	mov	w0, #0x0                   	// #0
  404134:	bl	41380c <__fxstatat@plt+0x102fc>
  404138:	mov	x21, x0
  40413c:	ldr	x0, [sp, #64]
  404140:	mov	x1, x0
  404144:	mov	w0, #0x1                   	// #1
  404148:	bl	4139fc <__fxstatat@plt+0x104ec>
  40414c:	mov	x4, x0
  404150:	mov	x3, x21
  404154:	mov	x2, x20
  404158:	mov	w1, w19
  40415c:	mov	w0, #0x0                   	// #0
  404160:	bl	402cb0 <error@plt>
  404164:	ldr	x0, [sp, #64]
  404168:	bl	414d80 <__fxstatat@plt+0x11870>
  40416c:	b	404184 <__fxstatat@plt+0xc74>
  404170:	nop
  404174:	b	404184 <__fxstatat@plt+0xc74>
  404178:	nop
  40417c:	b	404184 <__fxstatat@plt+0xc74>
  404180:	nop
  404184:	ldp	x19, x20, [sp, #16]
  404188:	ldr	x21, [sp, #32]
  40418c:	ldp	x29, x30, [sp], #224
  404190:	ret
  404194:	stp	x29, x30, [sp, #-208]!
  404198:	mov	x29, sp
  40419c:	str	x19, [sp, #16]
  4041a0:	str	x0, [sp, #40]
  4041a4:	ldr	x0, [sp, #40]
  4041a8:	bl	40e1a4 <__fxstatat@plt+0xac94>
  4041ac:	str	x0, [sp, #200]
  4041b0:	ldr	x0, [sp, #200]
  4041b4:	bl	402c70 <strlen@plt>
  4041b8:	str	x0, [sp, #192]
  4041bc:	ldr	x0, [sp, #192]
  4041c0:	cmp	x0, #0x0
  4041c4:	b.eq	4041e4 <__fxstatat@plt+0xcd4>  // b.none
  4041c8:	ldr	x0, [sp, #192]
  4041cc:	sub	x0, x0, #0x1
  4041d0:	ldr	x1, [sp, #200]
  4041d4:	add	x0, x1, x0
  4041d8:	ldrb	w0, [x0]
  4041dc:	cmp	w0, #0x2f
  4041e0:	b.ne	4041ec <__fxstatat@plt+0xcdc>  // b.any
  4041e4:	mov	w0, #0x1                   	// #1
  4041e8:	b	4041f0 <__fxstatat@plt+0xce0>
  4041ec:	mov	w0, #0x0                   	// #0
  4041f0:	strb	w0, [sp, #191]
  4041f4:	ldrb	w0, [sp, #191]
  4041f8:	and	w0, w0, #0x1
  4041fc:	strb	w0, [sp, #191]
  404200:	add	x0, sp, #0x30
  404204:	mov	x1, x0
  404208:	ldr	x0, [sp, #40]
  40420c:	bl	41bda0 <__fxstatat@plt+0x18890>
  404210:	cmp	w0, #0x0
  404214:	b.eq	404224 <__fxstatat@plt+0xd14>  // b.none
  404218:	bl	403420 <__errno_location@plt>
  40421c:	ldr	w0, [x0]
  404220:	b	404228 <__fxstatat@plt+0xd18>
  404224:	mov	w0, #0x0                   	// #0
  404228:	str	w0, [sp, #184]
  40422c:	ldr	w0, [sp, #184]
  404230:	cmp	w0, #0x0
  404234:	b.ne	404250 <__fxstatat@plt+0xd40>  // b.any
  404238:	ldr	w0, [sp, #64]
  40423c:	and	w0, w0, #0xf000
  404240:	cmp	w0, #0x4, lsl #12
  404244:	b.ne	404250 <__fxstatat@plt+0xd40>  // b.any
  404248:	mov	w0, #0x1                   	// #1
  40424c:	b	404254 <__fxstatat@plt+0xd44>
  404250:	mov	w0, #0x0                   	// #0
  404254:	strb	w0, [sp, #183]
  404258:	ldrb	w0, [sp, #183]
  40425c:	and	w0, w0, #0x1
  404260:	strb	w0, [sp, #183]
  404264:	ldr	w0, [sp, #184]
  404268:	cmp	w0, #0x0
  40426c:	b.eq	4042ac <__fxstatat@plt+0xd9c>  // b.none
  404270:	ldr	w0, [sp, #184]
  404274:	cmp	w0, #0x2
  404278:	b.eq	4042ac <__fxstatat@plt+0xd9c>  // b.none
  40427c:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404280:	add	x0, x0, #0x5c0
  404284:	bl	403490 <gettext@plt>
  404288:	mov	x19, x0
  40428c:	ldr	x1, [sp, #40]
  404290:	mov	w0, #0x4                   	// #4
  404294:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404298:	mov	x3, x0
  40429c:	mov	x2, x19
  4042a0:	ldr	w1, [sp, #184]
  4042a4:	mov	w0, #0x1                   	// #1
  4042a8:	bl	402cb0 <error@plt>
  4042ac:	ldrb	w1, [sp, #183]
  4042b0:	ldrb	w0, [sp, #191]
  4042b4:	cmp	w1, w0
  4042b8:	b.cs	4042ec <__fxstatat@plt+0xddc>  // b.hs, b.nlast
  4042bc:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4042c0:	add	x0, x0, #0x5d8
  4042c4:	bl	403490 <gettext@plt>
  4042c8:	mov	x19, x0
  4042cc:	ldr	x1, [sp, #40]
  4042d0:	mov	w0, #0x4                   	// #4
  4042d4:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4042d8:	mov	x3, x0
  4042dc:	mov	x2, x19
  4042e0:	ldr	w1, [sp, #184]
  4042e4:	mov	w0, #0x1                   	// #1
  4042e8:	bl	402cb0 <error@plt>
  4042ec:	ldrb	w0, [sp, #183]
  4042f0:	ldr	x19, [sp, #16]
  4042f4:	ldp	x29, x30, [sp], #208
  4042f8:	ret
  4042fc:	stp	x29, x30, [sp, #-64]!
  404300:	mov	x29, sp
  404304:	stp	x19, x20, [sp, #16]
  404308:	str	x0, [sp, #40]
  40430c:	str	x1, [sp, #32]
  404310:	ldr	x0, [sp, #32]
  404314:	str	x0, [sp, #56]
  404318:	ldr	x0, [sp, #56]
  40431c:	ldrb	w0, [x0, #46]
  404320:	cmp	w0, #0x0
  404324:	b.eq	404360 <__fxstatat@plt+0xe50>  // b.none
  404328:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40432c:	add	x0, x0, #0x550
  404330:	ldr	x19, [x0]
  404334:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404338:	add	x0, x0, #0x5f8
  40433c:	bl	403490 <gettext@plt>
  404340:	mov	x20, x0
  404344:	ldr	x1, [sp, #40]
  404348:	mov	w0, #0x4                   	// #4
  40434c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404350:	mov	x2, x0
  404354:	mov	x1, x20
  404358:	mov	x0, x19
  40435c:	bl	405d2c <__fxstatat@plt+0x281c>
  404360:	nop
  404364:	ldp	x19, x20, [sp, #16]
  404368:	ldp	x29, x30, [sp], #64
  40436c:	ret
  404370:	stp	x29, x30, [sp, #-80]!
  404374:	mov	x29, sp
  404378:	stp	x19, x20, [sp, #16]
  40437c:	str	x0, [sp, #56]
  404380:	str	x1, [sp, #48]
  404384:	str	x2, [sp, #40]
  404388:	ldr	x0, [sp, #40]
  40438c:	str	x0, [sp, #72]
  404390:	ldr	x0, [sp, #72]
  404394:	ldrb	w0, [x0, #33]
  404398:	cmp	w0, #0x0
  40439c:	b.eq	40440c <__fxstatat@plt+0xefc>  // b.none
  4043a0:	mov	w1, #0x4000                	// #16384
  4043a4:	ldr	x0, [sp, #48]
  4043a8:	bl	4039bc <__fxstatat@plt+0x4ac>
  4043ac:	cmp	w0, #0x0
  4043b0:	b.ge	40440c <__fxstatat@plt+0xefc>  // b.tcont
  4043b4:	bl	403420 <__errno_location@plt>
  4043b8:	ldr	w0, [x0]
  4043bc:	bl	403950 <__fxstatat@plt+0x440>
  4043c0:	and	w0, w0, #0xff
  4043c4:	eor	w0, w0, #0x1
  4043c8:	and	w0, w0, #0xff
  4043cc:	cmp	w0, #0x0
  4043d0:	b.eq	40440c <__fxstatat@plt+0xefc>  // b.none
  4043d4:	bl	403420 <__errno_location@plt>
  4043d8:	ldr	w19, [x0]
  4043dc:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4043e0:	add	x0, x0, #0x610
  4043e4:	bl	403490 <gettext@plt>
  4043e8:	mov	x20, x0
  4043ec:	ldr	x1, [sp, #56]
  4043f0:	mov	w0, #0x4                   	// #4
  4043f4:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4043f8:	mov	x3, x0
  4043fc:	mov	x2, x20
  404400:	mov	w1, w19
  404404:	mov	w0, #0x0                   	// #0
  404408:	bl	402cb0 <error@plt>
  40440c:	mov	w1, #0x1ed                 	// #493
  404410:	ldr	x0, [sp, #48]
  404414:	bl	4034b0 <mkdir@plt>
  404418:	str	w0, [sp, #68]
  40441c:	ldr	w0, [sp, #68]
  404420:	cmp	w0, #0x0
  404424:	b.ne	404434 <__fxstatat@plt+0xf24>  // b.any
  404428:	ldr	x1, [sp, #40]
  40442c:	ldr	x0, [sp, #56]
  404430:	bl	4042fc <__fxstatat@plt+0xdec>
  404434:	ldr	w0, [sp, #68]
  404438:	ldp	x19, x20, [sp, #16]
  40443c:	ldp	x29, x30, [sp], #80
  404440:	ret
  404444:	sub	sp, sp, #0x60
  404448:	stp	x29, x30, [sp, #16]
  40444c:	add	x29, sp, #0x10
  404450:	stp	x19, x20, [sp, #32]
  404454:	str	x0, [sp, #72]
  404458:	str	x1, [sp, #64]
  40445c:	str	x2, [sp, #56]
  404460:	ldr	x0, [sp, #56]
  404464:	str	x0, [sp, #88]
  404468:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40446c:	add	x0, x0, #0x498
  404470:	ldr	w1, [x0]
  404474:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404478:	add	x0, x0, #0x49c
  40447c:	ldr	w2, [x0]
  404480:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404484:	add	x0, x0, #0x580
  404488:	ldr	w3, [x0]
  40448c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404490:	add	x0, x0, #0x590
  404494:	ldr	w0, [x0]
  404498:	strb	wzr, [sp, #8]
  40449c:	str	w0, [sp]
  4044a0:	mov	w7, w3
  4044a4:	mov	w6, w2
  4044a8:	adrp	x0, 404000 <__fxstatat@plt+0xaf0>
  4044ac:	add	x5, x0, #0x2fc
  4044b0:	mov	w4, w1
  4044b4:	ldr	x3, [sp, #56]
  4044b8:	adrp	x0, 404000 <__fxstatat@plt+0xaf0>
  4044bc:	add	x2, x0, #0x370
  4044c0:	ldr	x1, [sp, #64]
  4044c4:	ldr	x0, [sp, #72]
  4044c8:	bl	410834 <__fxstatat@plt+0xd324>
  4044cc:	and	w0, w0, #0xff
  4044d0:	eor	w0, w0, #0x1
  4044d4:	and	w0, w0, #0xff
  4044d8:	str	w0, [sp, #84]
  4044dc:	ldr	w0, [sp, #84]
  4044e0:	cmp	w0, #0x0
  4044e4:	b.ne	404578 <__fxstatat@plt+0x1068>  // b.any
  4044e8:	ldr	x0, [sp, #88]
  4044ec:	ldrb	w0, [x0, #33]
  4044f0:	cmp	w0, #0x0
  4044f4:	b.eq	404578 <__fxstatat@plt+0x1068>  // b.none
  4044f8:	ldr	x0, [sp, #72]
  4044fc:	bl	40e1a4 <__fxstatat@plt+0xac94>
  404500:	mov	w2, #0x0                   	// #0
  404504:	mov	w1, #0x0                   	// #0
  404508:	bl	40398c <__fxstatat@plt+0x47c>
  40450c:	and	w0, w0, #0xff
  404510:	eor	w0, w0, #0x1
  404514:	and	w0, w0, #0xff
  404518:	cmp	w0, #0x0
  40451c:	b.eq	404578 <__fxstatat@plt+0x1068>  // b.none
  404520:	bl	403420 <__errno_location@plt>
  404524:	ldr	w0, [x0]
  404528:	bl	403950 <__fxstatat@plt+0x440>
  40452c:	and	w0, w0, #0xff
  404530:	eor	w0, w0, #0x1
  404534:	and	w0, w0, #0xff
  404538:	cmp	w0, #0x0
  40453c:	b.eq	404578 <__fxstatat@plt+0x1068>  // b.none
  404540:	bl	403420 <__errno_location@plt>
  404544:	ldr	w19, [x0]
  404548:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  40454c:	add	x0, x0, #0x640
  404550:	bl	403490 <gettext@plt>
  404554:	mov	x20, x0
  404558:	ldr	x1, [sp, #72]
  40455c:	mov	w0, #0x4                   	// #4
  404560:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404564:	mov	x3, x0
  404568:	mov	x2, x20
  40456c:	mov	w1, w19
  404570:	mov	w0, #0x0                   	// #0
  404574:	bl	402cb0 <error@plt>
  404578:	ldr	w0, [sp, #84]
  40457c:	ldp	x19, x20, [sp, #32]
  404580:	ldp	x29, x30, [sp, #16]
  404584:	add	sp, sp, #0x60
  404588:	ret
  40458c:	stp	x29, x30, [sp, #-64]!
  404590:	mov	x29, sp
  404594:	str	x0, [sp, #40]
  404598:	str	x1, [sp, #32]
  40459c:	str	x2, [sp, #24]
  4045a0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4045a4:	add	x0, x0, #0x594
  4045a8:	ldrb	w0, [x0]
  4045ac:	cmp	w0, #0x0
  4045b0:	b.eq	4045e0 <__fxstatat@plt+0x10d0>  // b.none
  4045b4:	ldr	x2, [sp, #24]
  4045b8:	ldr	x1, [sp, #32]
  4045bc:	ldr	x0, [sp, #40]
  4045c0:	bl	403ac0 <__fxstatat@plt+0x5b0>
  4045c4:	and	w0, w0, #0xff
  4045c8:	eor	w0, w0, #0x1
  4045cc:	and	w0, w0, #0xff
  4045d0:	cmp	w0, #0x0
  4045d4:	b.eq	4045e0 <__fxstatat@plt+0x10d0>  // b.none
  4045d8:	mov	w0, #0x1                   	// #1
  4045dc:	b	404604 <__fxstatat@plt+0x10f4>
  4045e0:	add	x0, sp, #0x3f
  4045e4:	mov	x5, #0x0                   	// #0
  4045e8:	mov	x4, x0
  4045ec:	ldr	x3, [sp, #24]
  4045f0:	mov	w2, #0x0                   	// #0
  4045f4:	ldr	x1, [sp, #32]
  4045f8:	ldr	x0, [sp, #40]
  4045fc:	bl	40be50 <__fxstatat@plt+0x8940>
  404600:	and	w0, w0, #0xff
  404604:	ldp	x29, x30, [sp], #64
  404608:	ret
  40460c:	stp	x29, x30, [sp, #-64]!
  404610:	mov	x29, sp
  404614:	stp	x19, x20, [sp, #16]
  404618:	str	x0, [sp, #40]
  40461c:	strb	wzr, [sp, #63]
  404620:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404624:	add	x0, x0, #0x580
  404628:	ldr	w0, [x0]
  40462c:	cmn	w0, #0x1
  404630:	b.ne	404648 <__fxstatat@plt+0x1138>  // b.any
  404634:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404638:	add	x0, x0, #0x590
  40463c:	ldr	w0, [x0]
  404640:	cmn	w0, #0x1
  404644:	b.eq	4046b0 <__fxstatat@plt+0x11a0>  // b.none
  404648:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40464c:	add	x0, x0, #0x580
  404650:	ldr	w1, [x0]
  404654:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404658:	add	x0, x0, #0x590
  40465c:	ldr	w0, [x0]
  404660:	mov	w2, w0
  404664:	ldr	x0, [sp, #40]
  404668:	bl	403170 <lchown@plt>
  40466c:	cmp	w0, #0x0
  404670:	b.eq	4046b0 <__fxstatat@plt+0x11a0>  // b.none
  404674:	bl	403420 <__errno_location@plt>
  404678:	ldr	w19, [x0]
  40467c:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404680:	add	x0, x0, #0x668
  404684:	bl	403490 <gettext@plt>
  404688:	mov	x20, x0
  40468c:	ldr	x1, [sp, #40]
  404690:	mov	w0, #0x4                   	// #4
  404694:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404698:	mov	x3, x0
  40469c:	mov	x2, x20
  4046a0:	mov	w1, w19
  4046a4:	mov	w0, #0x0                   	// #0
  4046a8:	bl	402cb0 <error@plt>
  4046ac:	b	404714 <__fxstatat@plt+0x1204>
  4046b0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4046b4:	add	x0, x0, #0x494
  4046b8:	ldr	w0, [x0]
  4046bc:	mov	w1, w0
  4046c0:	ldr	x0, [sp, #40]
  4046c4:	bl	402ee0 <chmod@plt>
  4046c8:	cmp	w0, #0x0
  4046cc:	b.eq	40470c <__fxstatat@plt+0x11fc>  // b.none
  4046d0:	bl	403420 <__errno_location@plt>
  4046d4:	ldr	w19, [x0]
  4046d8:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4046dc:	add	x0, x0, #0x688
  4046e0:	bl	403490 <gettext@plt>
  4046e4:	mov	x20, x0
  4046e8:	ldr	x1, [sp, #40]
  4046ec:	mov	w0, #0x4                   	// #4
  4046f0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4046f4:	mov	x3, x0
  4046f8:	mov	x2, x20
  4046fc:	mov	w1, w19
  404700:	mov	w0, #0x0                   	// #0
  404704:	bl	402cb0 <error@plt>
  404708:	b	404714 <__fxstatat@plt+0x1204>
  40470c:	mov	w0, #0x1                   	// #1
  404710:	strb	w0, [sp, #63]
  404714:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404718:	add	x0, x0, #0x490
  40471c:	ldrb	w0, [x0]
  404720:	cmp	w0, #0x0
  404724:	b.eq	404730 <__fxstatat@plt+0x1220>  // b.none
  404728:	ldr	x0, [sp, #40]
  40472c:	bl	403f58 <__fxstatat@plt+0xa48>
  404730:	ldrb	w0, [sp, #63]
  404734:	ldp	x19, x20, [sp, #16]
  404738:	ldp	x29, x30, [sp], #64
  40473c:	ret
  404740:	stp	x29, x30, [sp, #-80]!
  404744:	mov	x29, sp
  404748:	stp	x19, x20, [sp, #16]
  40474c:	str	x0, [sp, #40]
  404750:	str	x1, [sp, #32]
  404754:	ldr	x0, [sp, #40]
  404758:	bl	415078 <__fxstatat@plt+0x11b68>
  40475c:	stp	x0, x1, [sp, #48]
  404760:	ldr	x0, [sp, #40]
  404764:	bl	4150a8 <__fxstatat@plt+0x11b98>
  404768:	stp	x0, x1, [sp, #64]
  40476c:	add	x0, sp, #0x30
  404770:	mov	x1, x0
  404774:	ldr	x0, [sp, #32]
  404778:	bl	416878 <__fxstatat@plt+0x13368>
  40477c:	cmp	w0, #0x0
  404780:	b.eq	4047c4 <__fxstatat@plt+0x12b4>  // b.none
  404784:	bl	403420 <__errno_location@plt>
  404788:	ldr	w19, [x0]
  40478c:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404790:	add	x0, x0, #0x6a8
  404794:	bl	403490 <gettext@plt>
  404798:	mov	x20, x0
  40479c:	ldr	x1, [sp, #32]
  4047a0:	mov	w0, #0x4                   	// #4
  4047a4:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4047a8:	mov	x3, x0
  4047ac:	mov	x2, x20
  4047b0:	mov	w1, w19
  4047b4:	mov	w0, #0x0                   	// #0
  4047b8:	bl	402cb0 <error@plt>
  4047bc:	mov	w0, #0x0                   	// #0
  4047c0:	b	4047c8 <__fxstatat@plt+0x12b8>
  4047c4:	mov	w0, #0x1                   	// #1
  4047c8:	ldp	x19, x20, [sp, #16]
  4047cc:	ldp	x29, x30, [sp], #80
  4047d0:	ret
  4047d4:	stp	x29, x30, [sp, #-64]!
  4047d8:	mov	x29, sp
  4047dc:	stp	x19, x20, [sp, #16]
  4047e0:	str	x0, [sp, #40]
  4047e4:	strb	wzr, [sp, #63]
  4047e8:	bl	402de0 <fork@plt>
  4047ec:	str	w0, [sp, #56]
  4047f0:	ldr	w0, [sp, #56]
  4047f4:	cmn	w0, #0x1
  4047f8:	b.eq	40480c <__fxstatat@plt+0x12fc>  // b.none
  4047fc:	ldr	w0, [sp, #56]
  404800:	cmp	w0, #0x0
  404804:	b.eq	404834 <__fxstatat@plt+0x1324>  // b.none
  404808:	b	4048a4 <__fxstatat@plt+0x1394>
  40480c:	bl	403420 <__errno_location@plt>
  404810:	ldr	w19, [x0]
  404814:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404818:	add	x0, x0, #0x6c8
  40481c:	bl	403490 <gettext@plt>
  404820:	mov	x2, x0
  404824:	mov	w1, w19
  404828:	mov	w0, #0x0                   	// #0
  40482c:	bl	402cb0 <error@plt>
  404830:	b	404938 <__fxstatat@plt+0x1428>
  404834:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404838:	add	x0, x0, #0x4a0
  40483c:	ldr	x4, [x0]
  404840:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404844:	add	x0, x0, #0x4a0
  404848:	ldr	x0, [x0]
  40484c:	mov	x3, #0x0                   	// #0
  404850:	ldr	x2, [sp, #40]
  404854:	mov	x1, x0
  404858:	mov	x0, x4
  40485c:	bl	403430 <execlp@plt>
  404860:	bl	403420 <__errno_location@plt>
  404864:	ldr	w19, [x0]
  404868:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  40486c:	add	x0, x0, #0x6e0
  404870:	bl	403490 <gettext@plt>
  404874:	mov	x20, x0
  404878:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40487c:	add	x0, x0, #0x4a0
  404880:	ldr	x0, [x0]
  404884:	mov	x1, x0
  404888:	mov	w0, #0x4                   	// #4
  40488c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404890:	mov	x3, x0
  404894:	mov	x2, x20
  404898:	mov	w1, w19
  40489c:	mov	w0, #0x1                   	// #1
  4048a0:	bl	402cb0 <error@plt>
  4048a4:	add	x0, sp, #0x34
  4048a8:	mov	w2, #0x0                   	// #0
  4048ac:	mov	x1, x0
  4048b0:	ldr	w0, [sp, #56]
  4048b4:	bl	403470 <waitpid@plt>
  4048b8:	cmp	w0, #0x0
  4048bc:	b.ge	4048e8 <__fxstatat@plt+0x13d8>  // b.tcont
  4048c0:	bl	403420 <__errno_location@plt>
  4048c4:	ldr	w19, [x0]
  4048c8:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4048cc:	add	x0, x0, #0x6f0
  4048d0:	bl	403490 <gettext@plt>
  4048d4:	mov	x2, x0
  4048d8:	mov	w1, w19
  4048dc:	mov	w0, #0x0                   	// #0
  4048e0:	bl	402cb0 <error@plt>
  4048e4:	b	404934 <__fxstatat@plt+0x1424>
  4048e8:	ldr	w0, [sp, #52]
  4048ec:	and	w0, w0, #0x7f
  4048f0:	cmp	w0, #0x0
  4048f4:	b.ne	40490c <__fxstatat@plt+0x13fc>  // b.any
  4048f8:	ldr	w0, [sp, #52]
  4048fc:	asr	w0, w0, #8
  404900:	and	w0, w0, #0xff
  404904:	cmp	w0, #0x0
  404908:	b.eq	40492c <__fxstatat@plt+0x141c>  // b.none
  40490c:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404910:	add	x0, x0, #0x708
  404914:	bl	403490 <gettext@plt>
  404918:	mov	x2, x0
  40491c:	mov	w1, #0x0                   	// #0
  404920:	mov	w0, #0x0                   	// #0
  404924:	bl	402cb0 <error@plt>
  404928:	b	404934 <__fxstatat@plt+0x1424>
  40492c:	mov	w0, #0x1                   	// #1
  404930:	strb	w0, [sp, #63]
  404934:	nop
  404938:	ldrb	w0, [sp, #63]
  40493c:	ldp	x19, x20, [sp, #16]
  404940:	ldp	x29, x30, [sp], #64
  404944:	ret
  404948:	stp	x29, x30, [sp, #-64]!
  40494c:	mov	x29, sp
  404950:	str	x19, [sp, #16]
  404954:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404958:	add	x0, x0, #0x578
  40495c:	ldr	x0, [x0]
  404960:	cmp	x0, #0x0
  404964:	b.eq	404a2c <__fxstatat@plt+0x151c>  // b.none
  404968:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40496c:	add	x0, x0, #0x578
  404970:	ldr	x0, [x0]
  404974:	bl	402f90 <getpwnam@plt>
  404978:	str	x0, [sp, #56]
  40497c:	ldr	x0, [sp, #56]
  404980:	cmp	x0, #0x0
  404984:	b.ne	404a10 <__fxstatat@plt+0x1500>  // b.any
  404988:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40498c:	add	x0, x0, #0x578
  404990:	ldr	x0, [x0]
  404994:	add	x1, sp, #0x28
  404998:	mov	x4, #0x0                   	// #0
  40499c:	mov	x3, x1
  4049a0:	mov	w2, #0x0                   	// #0
  4049a4:	mov	x1, #0x0                   	// #0
  4049a8:	bl	417a44 <__fxstatat@plt+0x14534>
  4049ac:	cmp	w0, #0x0
  4049b0:	b.ne	4049c4 <__fxstatat@plt+0x14b4>  // b.any
  4049b4:	ldr	x1, [sp, #40]
  4049b8:	mov	x0, #0xffffffff            	// #4294967295
  4049bc:	cmp	x1, x0
  4049c0:	b.ls	4049f8 <__fxstatat@plt+0x14e8>  // b.plast
  4049c4:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4049c8:	add	x0, x0, #0x730
  4049cc:	bl	403490 <gettext@plt>
  4049d0:	mov	x19, x0
  4049d4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4049d8:	add	x0, x0, #0x578
  4049dc:	ldr	x0, [x0]
  4049e0:	bl	413a24 <__fxstatat@plt+0x10514>
  4049e4:	mov	x3, x0
  4049e8:	mov	x2, x19
  4049ec:	mov	w1, #0x0                   	// #0
  4049f0:	mov	w0, #0x1                   	// #1
  4049f4:	bl	402cb0 <error@plt>
  4049f8:	ldr	x0, [sp, #40]
  4049fc:	mov	w1, w0
  404a00:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404a04:	add	x0, x0, #0x580
  404a08:	str	w1, [x0]
  404a0c:	b	404a24 <__fxstatat@plt+0x1514>
  404a10:	ldr	x0, [sp, #56]
  404a14:	ldr	w1, [x0, #16]
  404a18:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404a1c:	add	x0, x0, #0x580
  404a20:	str	w1, [x0]
  404a24:	bl	403300 <endpwent@plt>
  404a28:	b	404a3c <__fxstatat@plt+0x152c>
  404a2c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404a30:	add	x0, x0, #0x580
  404a34:	mov	w1, #0xffffffff            	// #-1
  404a38:	str	w1, [x0]
  404a3c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404a40:	add	x0, x0, #0x588
  404a44:	ldr	x0, [x0]
  404a48:	cmp	x0, #0x0
  404a4c:	b.eq	404b14 <__fxstatat@plt+0x1604>  // b.none
  404a50:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404a54:	add	x0, x0, #0x588
  404a58:	ldr	x0, [x0]
  404a5c:	bl	402d30 <getgrnam@plt>
  404a60:	str	x0, [sp, #48]
  404a64:	ldr	x0, [sp, #48]
  404a68:	cmp	x0, #0x0
  404a6c:	b.ne	404af8 <__fxstatat@plt+0x15e8>  // b.any
  404a70:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404a74:	add	x0, x0, #0x588
  404a78:	ldr	x0, [x0]
  404a7c:	add	x1, sp, #0x20
  404a80:	mov	x4, #0x0                   	// #0
  404a84:	mov	x3, x1
  404a88:	mov	w2, #0x0                   	// #0
  404a8c:	mov	x1, #0x0                   	// #0
  404a90:	bl	417a44 <__fxstatat@plt+0x14534>
  404a94:	cmp	w0, #0x0
  404a98:	b.ne	404aac <__fxstatat@plt+0x159c>  // b.any
  404a9c:	ldr	x1, [sp, #32]
  404aa0:	mov	x0, #0xffffffff            	// #4294967295
  404aa4:	cmp	x1, x0
  404aa8:	b.ls	404ae0 <__fxstatat@plt+0x15d0>  // b.plast
  404aac:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404ab0:	add	x0, x0, #0x740
  404ab4:	bl	403490 <gettext@plt>
  404ab8:	mov	x19, x0
  404abc:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404ac0:	add	x0, x0, #0x588
  404ac4:	ldr	x0, [x0]
  404ac8:	bl	413a24 <__fxstatat@plt+0x10514>
  404acc:	mov	x3, x0
  404ad0:	mov	x2, x19
  404ad4:	mov	w1, #0x0                   	// #0
  404ad8:	mov	w0, #0x1                   	// #1
  404adc:	bl	402cb0 <error@plt>
  404ae0:	ldr	x0, [sp, #32]
  404ae4:	mov	w1, w0
  404ae8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404aec:	add	x0, x0, #0x590
  404af0:	str	w1, [x0]
  404af4:	b	404b0c <__fxstatat@plt+0x15fc>
  404af8:	ldr	x0, [sp, #48]
  404afc:	ldr	w1, [x0, #16]
  404b00:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404b04:	add	x0, x0, #0x590
  404b08:	str	w1, [x0]
  404b0c:	bl	402df0 <endgrent@plt>
  404b10:	b	404b24 <__fxstatat@plt+0x1614>
  404b14:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404b18:	add	x0, x0, #0x590
  404b1c:	mov	w1, #0xffffffff            	// #-1
  404b20:	str	w1, [x0]
  404b24:	nop
  404b28:	ldr	x19, [sp, #16]
  404b2c:	ldp	x29, x30, [sp], #64
  404b30:	ret
  404b34:	stp	x29, x30, [sp, #-48]!
  404b38:	mov	x29, sp
  404b3c:	str	x19, [sp, #16]
  404b40:	str	w0, [sp, #44]
  404b44:	ldr	w0, [sp, #44]
  404b48:	cmp	w0, #0x0
  404b4c:	b.eq	404b88 <__fxstatat@plt+0x1678>  // b.none
  404b50:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404b54:	add	x0, x0, #0x538
  404b58:	ldr	x19, [x0]
  404b5c:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404b60:	add	x0, x0, #0x758
  404b64:	bl	403490 <gettext@plt>
  404b68:	mov	x1, x0
  404b6c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  404b70:	add	x0, x0, #0x9d8
  404b74:	ldr	x0, [x0]
  404b78:	mov	x2, x0
  404b7c:	mov	x0, x19
  404b80:	bl	4034d0 <fprintf@plt>
  404b84:	b	404d00 <__fxstatat@plt+0x17f0>
  404b88:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404b8c:	add	x0, x0, #0x780
  404b90:	bl	403490 <gettext@plt>
  404b94:	mov	x5, x0
  404b98:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  404b9c:	add	x0, x0, #0x9d8
  404ba0:	ldr	x1, [x0]
  404ba4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  404ba8:	add	x0, x0, #0x9d8
  404bac:	ldr	x2, [x0]
  404bb0:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  404bb4:	add	x0, x0, #0x9d8
  404bb8:	ldr	x3, [x0]
  404bbc:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  404bc0:	add	x0, x0, #0x9d8
  404bc4:	ldr	x0, [x0]
  404bc8:	mov	x4, x0
  404bcc:	mov	x0, x5
  404bd0:	bl	403400 <printf@plt>
  404bd4:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404bd8:	add	x0, x0, #0x828
  404bdc:	bl	403490 <gettext@plt>
  404be0:	mov	x2, x0
  404be4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404be8:	add	x0, x0, #0x550
  404bec:	ldr	x0, [x0]
  404bf0:	mov	x1, x0
  404bf4:	mov	x0, x2
  404bf8:	bl	403370 <fputs_unlocked@plt>
  404bfc:	bl	4036e8 <__fxstatat@plt+0x1d8>
  404c00:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404c04:	add	x0, x0, #0xa00
  404c08:	bl	403490 <gettext@plt>
  404c0c:	mov	x2, x0
  404c10:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404c14:	add	x0, x0, #0x550
  404c18:	ldr	x0, [x0]
  404c1c:	mov	x1, x0
  404c20:	mov	x0, x2
  404c24:	bl	403370 <fputs_unlocked@plt>
  404c28:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404c2c:	add	x0, x0, #0xbd8
  404c30:	bl	403490 <gettext@plt>
  404c34:	mov	x2, x0
  404c38:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404c3c:	add	x0, x0, #0x550
  404c40:	ldr	x0, [x0]
  404c44:	mov	x1, x0
  404c48:	mov	x0, x2
  404c4c:	bl	403370 <fputs_unlocked@plt>
  404c50:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404c54:	add	x0, x0, #0xd70
  404c58:	bl	403490 <gettext@plt>
  404c5c:	mov	x2, x0
  404c60:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404c64:	add	x0, x0, #0x550
  404c68:	ldr	x0, [x0]
  404c6c:	mov	x1, x0
  404c70:	mov	x0, x2
  404c74:	bl	403370 <fputs_unlocked@plt>
  404c78:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  404c7c:	add	x0, x0, #0xf68
  404c80:	bl	403490 <gettext@plt>
  404c84:	mov	x2, x0
  404c88:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404c8c:	add	x0, x0, #0x550
  404c90:	ldr	x0, [x0]
  404c94:	mov	x1, x0
  404c98:	mov	x0, x2
  404c9c:	bl	403370 <fputs_unlocked@plt>
  404ca0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  404ca4:	add	x0, x0, #0xc8
  404ca8:	bl	403490 <gettext@plt>
  404cac:	mov	x2, x0
  404cb0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404cb4:	add	x0, x0, #0x550
  404cb8:	ldr	x0, [x0]
  404cbc:	mov	x1, x0
  404cc0:	mov	x0, x2
  404cc4:	bl	403370 <fputs_unlocked@plt>
  404cc8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  404ccc:	add	x0, x0, #0xf8
  404cd0:	bl	403490 <gettext@plt>
  404cd4:	mov	x2, x0
  404cd8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404cdc:	add	x0, x0, #0x550
  404ce0:	ldr	x0, [x0]
  404ce4:	mov	x1, x0
  404ce8:	mov	x0, x2
  404cec:	bl	403370 <fputs_unlocked@plt>
  404cf0:	bl	403724 <__fxstatat@plt+0x214>
  404cf4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  404cf8:	add	x0, x0, #0x130
  404cfc:	bl	403788 <__fxstatat@plt+0x278>
  404d00:	ldr	w0, [sp, #44]
  404d04:	bl	402c90 <exit@plt>
  404d08:	stp	x29, x30, [sp, #-192]!
  404d0c:	mov	x29, sp
  404d10:	stp	x19, x20, [sp, #16]
  404d14:	str	x0, [sp, #56]
  404d18:	str	x1, [sp, #48]
  404d1c:	str	x2, [sp, #40]
  404d20:	ldr	x0, [sp, #40]
  404d24:	ldrb	w0, [x0, #31]
  404d28:	cmp	w0, #0x0
  404d2c:	b.eq	404d88 <__fxstatat@plt+0x1878>  // b.none
  404d30:	add	x0, sp, #0x40
  404d34:	mov	x1, x0
  404d38:	ldr	x0, [sp, #56]
  404d3c:	bl	41bda0 <__fxstatat@plt+0x18890>
  404d40:	cmp	w0, #0x0
  404d44:	b.eq	404d88 <__fxstatat@plt+0x1878>  // b.none
  404d48:	bl	403420 <__errno_location@plt>
  404d4c:	ldr	w19, [x0]
  404d50:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  404d54:	add	x0, x0, #0x138
  404d58:	bl	403490 <gettext@plt>
  404d5c:	mov	x20, x0
  404d60:	ldr	x1, [sp, #56]
  404d64:	mov	w0, #0x4                   	// #4
  404d68:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404d6c:	mov	x3, x0
  404d70:	mov	x2, x20
  404d74:	mov	w1, w19
  404d78:	mov	w0, #0x0                   	// #0
  404d7c:	bl	402cb0 <error@plt>
  404d80:	mov	w0, #0x0                   	// #0
  404d84:	b	404e9c <__fxstatat@plt+0x198c>
  404d88:	ldr	x2, [sp, #40]
  404d8c:	ldr	x1, [sp, #48]
  404d90:	ldr	x0, [sp, #56]
  404d94:	bl	40458c <__fxstatat@plt+0x107c>
  404d98:	and	w0, w0, #0xff
  404d9c:	eor	w0, w0, #0x1
  404da0:	and	w0, w0, #0xff
  404da4:	cmp	w0, #0x0
  404da8:	b.eq	404db4 <__fxstatat@plt+0x18a4>  // b.none
  404dac:	mov	w0, #0x0                   	// #0
  404db0:	b	404e9c <__fxstatat@plt+0x198c>
  404db4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404db8:	add	x0, x0, #0x595
  404dbc:	ldrb	w0, [x0]
  404dc0:	cmp	w0, #0x0
  404dc4:	b.eq	404e34 <__fxstatat@plt+0x1924>  // b.none
  404dc8:	ldr	x0, [sp, #48]
  404dcc:	bl	4047d4 <__fxstatat@plt+0x12c4>
  404dd0:	and	w0, w0, #0xff
  404dd4:	eor	w0, w0, #0x1
  404dd8:	and	w0, w0, #0xff
  404ddc:	cmp	w0, #0x0
  404de0:	b.eq	404e34 <__fxstatat@plt+0x1924>  // b.none
  404de4:	ldr	x0, [sp, #48]
  404de8:	bl	403480 <unlink@plt>
  404dec:	cmp	w0, #0x0
  404df0:	b.eq	404e2c <__fxstatat@plt+0x191c>  // b.none
  404df4:	bl	403420 <__errno_location@plt>
  404df8:	ldr	w19, [x0]
  404dfc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  404e00:	add	x0, x0, #0x148
  404e04:	bl	403490 <gettext@plt>
  404e08:	mov	x20, x0
  404e0c:	ldr	x1, [sp, #48]
  404e10:	mov	w0, #0x4                   	// #4
  404e14:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404e18:	mov	x3, x0
  404e1c:	mov	x2, x20
  404e20:	mov	w1, w19
  404e24:	mov	w0, #0x1                   	// #1
  404e28:	bl	402cb0 <error@plt>
  404e2c:	mov	w0, #0x0                   	// #0
  404e30:	b	404e9c <__fxstatat@plt+0x198c>
  404e34:	ldr	x0, [sp, #40]
  404e38:	ldrb	w0, [x0, #31]
  404e3c:	cmp	w0, #0x0
  404e40:	b.eq	404e90 <__fxstatat@plt+0x1980>  // b.none
  404e44:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  404e48:	add	x0, x0, #0x595
  404e4c:	ldrb	w0, [x0]
  404e50:	cmp	w0, #0x0
  404e54:	b.ne	404e68 <__fxstatat@plt+0x1958>  // b.any
  404e58:	ldr	w0, [sp, #80]
  404e5c:	and	w0, w0, #0xf000
  404e60:	cmp	w0, #0x8, lsl #12
  404e64:	b.eq	404e90 <__fxstatat@plt+0x1980>  // b.none
  404e68:	add	x0, sp, #0x40
  404e6c:	ldr	x1, [sp, #48]
  404e70:	bl	404740 <__fxstatat@plt+0x1230>
  404e74:	and	w0, w0, #0xff
  404e78:	eor	w0, w0, #0x1
  404e7c:	and	w0, w0, #0xff
  404e80:	cmp	w0, #0x0
  404e84:	b.eq	404e90 <__fxstatat@plt+0x1980>  // b.none
  404e88:	mov	w0, #0x0                   	// #0
  404e8c:	b	404e9c <__fxstatat@plt+0x198c>
  404e90:	ldr	x0, [sp, #48]
  404e94:	bl	40460c <__fxstatat@plt+0x10fc>
  404e98:	and	w0, w0, #0xff
  404e9c:	ldp	x19, x20, [sp, #16]
  404ea0:	ldp	x29, x30, [sp], #192
  404ea4:	ret
  404ea8:	stp	x29, x30, [sp, #-96]!
  404eac:	mov	x29, sp
  404eb0:	stp	x19, x20, [sp, #16]
  404eb4:	str	x0, [sp, #56]
  404eb8:	str	x1, [sp, #48]
  404ebc:	str	x2, [sp, #40]
  404ec0:	strb	w3, [sp, #39]
  404ec4:	ldrb	w0, [sp, #39]
  404ec8:	cmp	w0, #0x0
  404ecc:	b.ne	404ef0 <__fxstatat@plt+0x19e0>  // b.any
  404ed0:	ldr	x0, [sp, #56]
  404ed4:	ldrb	w0, [x0]
  404ed8:	cmp	w0, #0x2f
  404edc:	b.ne	404ef0 <__fxstatat@plt+0x19e0>  // b.any
  404ee0:	ldr	x0, [sp, #48]
  404ee4:	ldrb	w0, [x0]
  404ee8:	cmp	w0, #0x2f
  404eec:	b.eq	404ef8 <__fxstatat@plt+0x19e8>  // b.none
  404ef0:	mov	w0, #0x1                   	// #1
  404ef4:	b	404efc <__fxstatat@plt+0x19ec>
  404ef8:	mov	w0, #0x0                   	// #0
  404efc:	strb	w0, [sp, #91]
  404f00:	ldrb	w0, [sp, #91]
  404f04:	and	w0, w0, #0x1
  404f08:	strb	w0, [sp, #91]
  404f0c:	str	wzr, [sp, #92]
  404f10:	add	x0, sp, #0x48
  404f14:	bl	414500 <__fxstatat@plt+0x10ff0>
  404f18:	ldrb	w0, [sp, #91]
  404f1c:	eor	w0, w0, #0x1
  404f20:	and	w0, w0, #0xff
  404f24:	cmp	w0, #0x0
  404f28:	b.eq	404f34 <__fxstatat@plt+0x1a24>  // b.none
  404f2c:	add	x0, sp, #0x48
  404f30:	bl	414a94 <__fxstatat@plt+0x11584>
  404f34:	add	x1, sp, #0x48
  404f38:	ldr	x3, [sp, #40]
  404f3c:	adrp	x0, 404000 <__fxstatat@plt+0xaf0>
  404f40:	add	x2, x0, #0x370
  404f44:	ldr	x0, [sp, #48]
  404f48:	bl	410644 <__fxstatat@plt+0xd134>
  404f4c:	cmn	x0, #0x1
  404f50:	b.ne	404f94 <__fxstatat@plt+0x1a84>  // b.any
  404f54:	bl	403420 <__errno_location@plt>
  404f58:	ldr	w19, [x0]
  404f5c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  404f60:	add	x0, x0, #0x160
  404f64:	bl	403490 <gettext@plt>
  404f68:	mov	x20, x0
  404f6c:	ldr	x1, [sp, #48]
  404f70:	mov	w0, #0x4                   	// #4
  404f74:	bl	4136d4 <__fxstatat@plt+0x101c4>
  404f78:	mov	x3, x0
  404f7c:	mov	x2, x20
  404f80:	mov	w1, w19
  404f84:	mov	w0, #0x0                   	// #0
  404f88:	bl	402cb0 <error@plt>
  404f8c:	mov	w0, #0x1                   	// #1
  404f90:	str	w0, [sp, #92]
  404f94:	ldrb	w0, [sp, #91]
  404f98:	cmp	w0, #0x0
  404f9c:	b.eq	405028 <__fxstatat@plt+0x1b18>  // b.none
  404fa0:	add	x0, sp, #0x48
  404fa4:	ldr	w1, [sp, #92]
  404fa8:	bl	4148f0 <__fxstatat@plt+0x113e0>
  404fac:	str	w0, [sp, #84]
  404fb0:	bl	403420 <__errno_location@plt>
  404fb4:	ldr	w0, [x0]
  404fb8:	str	w0, [sp, #80]
  404fbc:	add	x0, sp, #0x48
  404fc0:	bl	414a94 <__fxstatat@plt+0x11584>
  404fc4:	ldr	w0, [sp, #84]
  404fc8:	cmp	w0, #0x0
  404fcc:	b.le	404fd8 <__fxstatat@plt+0x1ac8>
  404fd0:	mov	w0, #0x0                   	// #0
  404fd4:	b	405038 <__fxstatat@plt+0x1b28>
  404fd8:	ldr	w0, [sp, #84]
  404fdc:	cmp	w0, #0x0
  404fe0:	b.ge	405028 <__fxstatat@plt+0x1b18>  // b.tcont
  404fe4:	ldr	w0, [sp, #92]
  404fe8:	cmp	w0, #0x0
  404fec:	b.ne	405028 <__fxstatat@plt+0x1b18>  // b.any
  404ff0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  404ff4:	add	x0, x0, #0x160
  404ff8:	bl	403490 <gettext@plt>
  404ffc:	mov	x19, x0
  405000:	ldr	x1, [sp, #48]
  405004:	mov	w0, #0x4                   	// #4
  405008:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40500c:	mov	x3, x0
  405010:	mov	x2, x19
  405014:	ldr	w1, [sp, #80]
  405018:	mov	w0, #0x0                   	// #0
  40501c:	bl	402cb0 <error@plt>
  405020:	mov	w0, #0x0                   	// #0
  405024:	b	405038 <__fxstatat@plt+0x1b28>
  405028:	ldr	w0, [sp, #92]
  40502c:	cmp	w0, #0x0
  405030:	cset	w0, eq  // eq = none
  405034:	and	w0, w0, #0xff
  405038:	ldp	x19, x20, [sp, #16]
  40503c:	ldp	x29, x30, [sp], #96
  405040:	ret
  405044:	stp	x29, x30, [sp, #-48]!
  405048:	mov	x29, sp
  40504c:	str	x0, [sp, #40]
  405050:	str	x1, [sp, #32]
  405054:	str	x2, [sp, #24]
  405058:	mov	w3, #0x0                   	// #0
  40505c:	ldr	x2, [sp, #24]
  405060:	ldr	x1, [sp, #32]
  405064:	ldr	x0, [sp, #40]
  405068:	bl	404ea8 <__fxstatat@plt+0x1998>
  40506c:	and	w0, w0, #0xff
  405070:	cmp	w0, #0x0
  405074:	b.eq	40509c <__fxstatat@plt+0x1b8c>  // b.none
  405078:	ldr	x2, [sp, #24]
  40507c:	ldr	x1, [sp, #32]
  405080:	ldr	x0, [sp, #40]
  405084:	bl	404d08 <__fxstatat@plt+0x17f8>
  405088:	and	w0, w0, #0xff
  40508c:	cmp	w0, #0x0
  405090:	b.eq	40509c <__fxstatat@plt+0x1b8c>  // b.none
  405094:	mov	w0, #0x1                   	// #1
  405098:	b	4050a0 <__fxstatat@plt+0x1b90>
  40509c:	mov	w0, #0x0                   	// #0
  4050a0:	and	w0, w0, #0x1
  4050a4:	and	w0, w0, #0xff
  4050a8:	ldp	x29, x30, [sp], #48
  4050ac:	ret
  4050b0:	stp	x29, x30, [sp, #-80]!
  4050b4:	mov	x29, sp
  4050b8:	str	x0, [sp, #40]
  4050bc:	str	x1, [sp, #32]
  4050c0:	str	x2, [sp, #24]
  4050c4:	strb	w3, [sp, #23]
  4050c8:	ldr	x0, [sp, #40]
  4050cc:	bl	40e1a4 <__fxstatat@plt+0xac94>
  4050d0:	str	x0, [sp, #64]
  4050d4:	mov	x2, #0x0                   	// #0
  4050d8:	ldr	x1, [sp, #64]
  4050dc:	ldr	x0, [sp, #32]
  4050e0:	bl	40e858 <__fxstatat@plt+0xb348>
  4050e4:	str	x0, [sp, #56]
  4050e8:	mov	w0, #0x1                   	// #1
  4050ec:	strb	w0, [sp, #79]
  4050f0:	ldrb	w0, [sp, #23]
  4050f4:	cmp	w0, #0x0
  4050f8:	b.eq	405114 <__fxstatat@plt+0x1c04>  // b.none
  4050fc:	mov	w3, #0x1                   	// #1
  405100:	ldr	x2, [sp, #24]
  405104:	ldr	x1, [sp, #56]
  405108:	ldr	x0, [sp, #40]
  40510c:	bl	404ea8 <__fxstatat@plt+0x1998>
  405110:	strb	w0, [sp, #79]
  405114:	ldrb	w0, [sp, #79]
  405118:	cmp	w0, #0x0
  40511c:	b.eq	405144 <__fxstatat@plt+0x1c34>  // b.none
  405120:	ldr	x2, [sp, #24]
  405124:	ldr	x1, [sp, #56]
  405128:	ldr	x0, [sp, #40]
  40512c:	bl	404d08 <__fxstatat@plt+0x17f8>
  405130:	and	w0, w0, #0xff
  405134:	cmp	w0, #0x0
  405138:	b.eq	405144 <__fxstatat@plt+0x1c34>  // b.none
  40513c:	mov	w0, #0x1                   	// #1
  405140:	b	405148 <__fxstatat@plt+0x1c38>
  405144:	mov	w0, #0x0                   	// #0
  405148:	strb	w0, [sp, #79]
  40514c:	ldrb	w0, [sp, #79]
  405150:	and	w0, w0, #0x1
  405154:	strb	w0, [sp, #79]
  405158:	ldr	x0, [sp, #56]
  40515c:	bl	4031c0 <free@plt>
  405160:	ldrb	w0, [sp, #79]
  405164:	ldp	x29, x30, [sp], #80
  405168:	ret
  40516c:	stp	x29, x30, [sp, #-368]!
  405170:	mov	x29, sp
  405174:	stp	x19, x20, [sp, #16]
  405178:	str	w0, [sp, #44]
  40517c:	str	x1, [sp, #32]
  405180:	str	wzr, [sp, #364]
  405184:	str	xzr, [sp, #352]
  405188:	strb	wzr, [sp, #351]
  40518c:	str	xzr, [sp, #336]
  405190:	str	xzr, [sp, #328]
  405194:	strb	wzr, [sp, #327]
  405198:	str	xzr, [sp, #312]
  40519c:	strb	wzr, [sp, #311]
  4051a0:	strb	wzr, [sp, #303]
  4051a4:	str	xzr, [sp, #288]
  4051a8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4051ac:	add	x0, x0, #0x570
  4051b0:	str	wzr, [x0]
  4051b4:	ldr	x0, [sp, #32]
  4051b8:	ldr	x0, [x0]
  4051bc:	bl	411644 <__fxstatat@plt+0xe134>
  4051c0:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4051c4:	add	x1, x0, #0x1f0
  4051c8:	mov	w0, #0x6                   	// #6
  4051cc:	bl	4034f0 <setlocale@plt>
  4051d0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4051d4:	add	x1, x0, #0x180
  4051d8:	adrp	x0, 41b000 <__fxstatat@plt+0x17af0>
  4051dc:	add	x0, x0, #0xe60
  4051e0:	bl	402f30 <bindtextdomain@plt>
  4051e4:	adrp	x0, 41b000 <__fxstatat@plt+0x17af0>
  4051e8:	add	x0, x0, #0xe60
  4051ec:	bl	403100 <textdomain@plt>
  4051f0:	adrp	x0, 40d000 <__fxstatat@plt+0x9af0>
  4051f4:	add	x0, x0, #0xd80
  4051f8:	bl	41bd90 <__fxstatat@plt+0x18880>
  4051fc:	add	x0, sp, #0xb0
  405200:	bl	403dfc <__fxstatat@plt+0x8ec>
  405204:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405208:	add	x0, x0, #0x578
  40520c:	str	xzr, [x0]
  405210:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405214:	add	x0, x0, #0x588
  405218:	str	xzr, [x0]
  40521c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405220:	add	x0, x0, #0x595
  405224:	strb	wzr, [x0]
  405228:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40522c:	add	x0, x0, #0x596
  405230:	strb	wzr, [x0]
  405234:	mov	w0, #0x0                   	// #0
  405238:	bl	4033d0 <umask@plt>
  40523c:	b	40554c <__fxstatat@plt+0x203c>
  405240:	ldr	w0, [sp, #280]
  405244:	cmp	w0, #0x101
  405248:	b.eq	40530c <__fxstatat@plt+0x1dfc>  // b.none
  40524c:	ldr	w0, [sp, #280]
  405250:	cmp	w0, #0x101
  405254:	b.gt	405544 <__fxstatat@plt+0x2034>
  405258:	ldr	w0, [sp, #280]
  40525c:	cmp	w0, #0x76
  405260:	b.gt	405298 <__fxstatat@plt+0x1d88>
  405264:	ldr	w0, [sp, #280]
  405268:	cmn	w0, #0x3
  40526c:	b.lt	405544 <__fxstatat@plt+0x2034>  // b.tstop
  405270:	ldr	w0, [sp, #280]
  405274:	add	w0, w0, #0x3
  405278:	cmp	w0, #0x79
  40527c:	b.hi	405544 <__fxstatat@plt+0x2034>  // b.pmore
  405280:	adrp	x1, 41d000 <__fxstatat@plt+0x19af0>
  405284:	add	x1, x1, #0x558
  405288:	ldr	w0, [x1, w0, uxtw #2]
  40528c:	adr	x1, 405298 <__fxstatat@plt+0x1d88>
  405290:	add	x0, x1, w0, sxtw #2
  405294:	br	x0
  405298:	ldr	w0, [sp, #280]
  40529c:	cmp	w0, #0x100
  4052a0:	b.eq	405420 <__fxstatat@plt+0x1f10>  // b.none
  4052a4:	b	405544 <__fxstatat@plt+0x2034>
  4052a8:	mov	w0, #0x1                   	// #1
  4052ac:	strb	w0, [sp, #351]
  4052b0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4052b4:	add	x0, x0, #0x540
  4052b8:	ldr	x0, [x0]
  4052bc:	cmp	x0, #0x0
  4052c0:	b.eq	40554c <__fxstatat@plt+0x203c>  // b.none
  4052c4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4052c8:	add	x0, x0, #0x540
  4052cc:	ldr	x0, [x0]
  4052d0:	str	x0, [sp, #328]
  4052d4:	b	40554c <__fxstatat@plt+0x203c>
  4052d8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4052dc:	add	x0, x0, #0x594
  4052e0:	mov	w1, #0x1                   	// #1
  4052e4:	strb	w1, [x0]
  4052e8:	b	40554c <__fxstatat@plt+0x203c>
  4052ec:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4052f0:	add	x0, x0, #0x595
  4052f4:	mov	w1, #0x1                   	// #1
  4052f8:	strb	w1, [x0]
  4052fc:	mov	x1, #0x0                   	// #0
  405300:	mov	w0, #0x11                  	// #17
  405304:	bl	402e60 <signal@plt>
  405308:	b	40554c <__fxstatat@plt+0x203c>
  40530c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405310:	add	x0, x0, #0x540
  405314:	ldr	x0, [x0]
  405318:	bl	417910 <__fxstatat@plt+0x14400>
  40531c:	mov	x1, x0
  405320:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405324:	add	x0, x0, #0x4a0
  405328:	str	x1, [x0]
  40532c:	mov	w0, #0x1                   	// #1
  405330:	strb	w0, [sp, #303]
  405334:	b	40554c <__fxstatat@plt+0x203c>
  405338:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40533c:	add	x0, x0, #0x596
  405340:	mov	w1, #0x1                   	// #1
  405344:	strb	w1, [x0]
  405348:	b	40554c <__fxstatat@plt+0x203c>
  40534c:	mov	w0, #0x1                   	// #1
  405350:	strb	w0, [sp, #327]
  405354:	b	40554c <__fxstatat@plt+0x203c>
  405358:	mov	w0, #0x1                   	// #1
  40535c:	strb	w0, [sp, #222]
  405360:	b	40554c <__fxstatat@plt+0x203c>
  405364:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405368:	add	x0, x0, #0x540
  40536c:	ldr	x1, [x0]
  405370:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405374:	add	x0, x0, #0x588
  405378:	str	x1, [x0]
  40537c:	b	40554c <__fxstatat@plt+0x203c>
  405380:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405384:	add	x0, x0, #0x540
  405388:	ldr	x0, [x0]
  40538c:	str	x0, [sp, #352]
  405390:	b	40554c <__fxstatat@plt+0x203c>
  405394:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405398:	add	x0, x0, #0x540
  40539c:	ldr	x1, [x0]
  4053a0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4053a4:	add	x0, x0, #0x578
  4053a8:	str	x1, [x0]
  4053ac:	b	40554c <__fxstatat@plt+0x203c>
  4053b0:	mov	w0, #0x1                   	// #1
  4053b4:	strb	w0, [sp, #207]
  4053b8:	b	40554c <__fxstatat@plt+0x203c>
  4053bc:	mov	w0, #0x1                   	// #1
  4053c0:	strb	w0, [sp, #351]
  4053c4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4053c8:	add	x0, x0, #0x540
  4053cc:	ldr	x0, [x0]
  4053d0:	str	x0, [sp, #336]
  4053d4:	b	40554c <__fxstatat@plt+0x203c>
  4053d8:	ldr	x0, [sp, #312]
  4053dc:	cmp	x0, #0x0
  4053e0:	b.eq	405400 <__fxstatat@plt+0x1ef0>  // b.none
  4053e4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4053e8:	add	x0, x0, #0x198
  4053ec:	bl	403490 <gettext@plt>
  4053f0:	mov	x2, x0
  4053f4:	mov	w1, #0x0                   	// #0
  4053f8:	mov	w0, #0x1                   	// #1
  4053fc:	bl	402cb0 <error@plt>
  405400:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405404:	add	x0, x0, #0x540
  405408:	ldr	x0, [x0]
  40540c:	str	x0, [sp, #312]
  405410:	b	40554c <__fxstatat@plt+0x203c>
  405414:	mov	w0, #0x1                   	// #1
  405418:	strb	w0, [sp, #311]
  40541c:	b	40554c <__fxstatat@plt+0x203c>
  405420:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405424:	add	x0, x0, #0x570
  405428:	ldr	w0, [x0]
  40542c:	cmp	w0, #0x0
  405430:	b.ne	405454 <__fxstatat@plt+0x1f44>  // b.any
  405434:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405438:	add	x0, x0, #0x1c0
  40543c:	bl	403490 <gettext@plt>
  405440:	mov	x2, x0
  405444:	mov	w1, #0x0                   	// #0
  405448:	mov	w0, #0x0                   	// #0
  40544c:	bl	402cb0 <error@plt>
  405450:	b	40554c <__fxstatat@plt+0x203c>
  405454:	mov	w0, #0x1                   	// #1
  405458:	strb	w0, [sp, #213]
  40545c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405460:	add	x0, x0, #0x490
  405464:	strb	wzr, [x0]
  405468:	b	40554c <__fxstatat@plt+0x203c>
  40546c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405470:	add	x0, x0, #0x570
  405474:	ldr	w0, [x0]
  405478:	cmp	w0, #0x0
  40547c:	b.eq	4054c0 <__fxstatat@plt+0x1fb0>  // b.none
  405480:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405484:	add	x0, x0, #0x490
  405488:	strb	wzr, [x0]
  40548c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405490:	add	x0, x0, #0x540
  405494:	ldr	x0, [x0]
  405498:	cmp	x0, #0x0
  40549c:	b.eq	4054b4 <__fxstatat@plt+0x1fa4>  // b.none
  4054a0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4054a4:	add	x0, x0, #0x540
  4054a8:	ldr	x0, [x0]
  4054ac:	str	x0, [sp, #288]
  4054b0:	b	40554c <__fxstatat@plt+0x203c>
  4054b4:	mov	w0, #0x1                   	// #1
  4054b8:	strb	w0, [sp, #209]
  4054bc:	b	40554c <__fxstatat@plt+0x203c>
  4054c0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4054c4:	add	x0, x0, #0x540
  4054c8:	ldr	x0, [x0]
  4054cc:	cmp	x0, #0x0
  4054d0:	b.eq	40554c <__fxstatat@plt+0x203c>  // b.none
  4054d4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4054d8:	add	x0, x0, #0x210
  4054dc:	bl	403490 <gettext@plt>
  4054e0:	mov	x2, x0
  4054e4:	mov	w1, #0x0                   	// #0
  4054e8:	mov	w0, #0x0                   	// #0
  4054ec:	bl	402cb0 <error@plt>
  4054f0:	b	40554c <__fxstatat@plt+0x203c>
  4054f4:	mov	w0, #0x0                   	// #0
  4054f8:	bl	404b34 <__fxstatat@plt+0x1624>
  4054fc:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405500:	add	x0, x0, #0x550
  405504:	ldr	x6, [x0]
  405508:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40550c:	add	x0, x0, #0x4c0
  405510:	ldr	x1, [x0]
  405514:	mov	x5, #0x0                   	// #0
  405518:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40551c:	add	x4, x0, #0x258
  405520:	mov	x3, x1
  405524:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  405528:	add	x2, x0, #0x128
  40552c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405530:	add	x1, x0, #0x130
  405534:	mov	x0, x6
  405538:	bl	417388 <__fxstatat@plt+0x13e78>
  40553c:	mov	w0, #0x0                   	// #0
  405540:	bl	402c90 <exit@plt>
  405544:	mov	w0, #0x1                   	// #1
  405548:	bl	404b34 <__fxstatat@plt+0x1624>
  40554c:	mov	x4, #0x0                   	// #0
  405550:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  405554:	add	x3, x0, #0x340
  405558:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40555c:	add	x2, x0, #0x268
  405560:	ldr	x1, [sp, #32]
  405564:	ldr	w0, [sp, #44]
  405568:	bl	403120 <getopt_long@plt>
  40556c:	str	w0, [sp, #280]
  405570:	ldr	w0, [sp, #280]
  405574:	cmn	w0, #0x1
  405578:	b.ne	405240 <__fxstatat@plt+0x1d30>  // b.any
  40557c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405580:	add	x0, x0, #0x596
  405584:	ldrb	w0, [x0]
  405588:	cmp	w0, #0x0
  40558c:	b.eq	4055c0 <__fxstatat@plt+0x20b0>  // b.none
  405590:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405594:	add	x0, x0, #0x595
  405598:	ldrb	w0, [x0]
  40559c:	cmp	w0, #0x0
  4055a0:	b.eq	4055c0 <__fxstatat@plt+0x20b0>  // b.none
  4055a4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4055a8:	add	x0, x0, #0x280
  4055ac:	bl	403490 <gettext@plt>
  4055b0:	mov	x2, x0
  4055b4:	mov	w1, #0x0                   	// #0
  4055b8:	mov	w0, #0x1                   	// #1
  4055bc:	bl	402cb0 <error@plt>
  4055c0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4055c4:	add	x0, x0, #0x596
  4055c8:	ldrb	w0, [x0]
  4055cc:	cmp	w0, #0x0
  4055d0:	b.eq	4055fc <__fxstatat@plt+0x20ec>  // b.none
  4055d4:	ldr	x0, [sp, #312]
  4055d8:	cmp	x0, #0x0
  4055dc:	b.eq	4055fc <__fxstatat@plt+0x20ec>  // b.none
  4055e0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4055e4:	add	x0, x0, #0x2c0
  4055e8:	bl	403490 <gettext@plt>
  4055ec:	mov	x2, x0
  4055f0:	mov	w1, #0x0                   	// #0
  4055f4:	mov	w0, #0x1                   	// #1
  4055f8:	bl	402cb0 <error@plt>
  4055fc:	ldr	x0, [sp, #312]
  405600:	cmp	x0, #0x0
  405604:	b.eq	4056d0 <__fxstatat@plt+0x21c0>  // b.none
  405608:	add	x0, sp, #0x30
  40560c:	mov	x1, x0
  405610:	ldr	x0, [sp, #312]
  405614:	bl	41bda0 <__fxstatat@plt+0x18890>
  405618:	cmp	w0, #0x0
  40561c:	cset	w0, eq  // eq = none
  405620:	strb	w0, [sp, #279]
  405624:	ldrb	w0, [sp, #327]
  405628:	eor	w0, w0, #0x1
  40562c:	and	w0, w0, #0xff
  405630:	cmp	w0, #0x0
  405634:	b.eq	405684 <__fxstatat@plt+0x2174>  // b.none
  405638:	ldrb	w0, [sp, #279]
  40563c:	eor	w0, w0, #0x1
  405640:	and	w0, w0, #0xff
  405644:	cmp	w0, #0x0
  405648:	b.eq	405684 <__fxstatat@plt+0x2174>  // b.none
  40564c:	bl	403420 <__errno_location@plt>
  405650:	ldr	w19, [x0]
  405654:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  405658:	add	x0, x0, #0x5c0
  40565c:	bl	403490 <gettext@plt>
  405660:	mov	x20, x0
  405664:	ldr	x1, [sp, #312]
  405668:	mov	w0, #0x4                   	// #4
  40566c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  405670:	mov	x3, x0
  405674:	mov	x2, x20
  405678:	mov	w1, w19
  40567c:	mov	w0, #0x1                   	// #1
  405680:	bl	402cb0 <error@plt>
  405684:	ldrb	w0, [sp, #279]
  405688:	cmp	w0, #0x0
  40568c:	b.eq	4056d0 <__fxstatat@plt+0x21c0>  // b.none
  405690:	ldr	w0, [sp, #64]
  405694:	and	w0, w0, #0xf000
  405698:	cmp	w0, #0x4, lsl #12
  40569c:	b.eq	4056d0 <__fxstatat@plt+0x21c0>  // b.none
  4056a0:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  4056a4:	add	x0, x0, #0x5d8
  4056a8:	bl	403490 <gettext@plt>
  4056ac:	mov	x19, x0
  4056b0:	ldr	x1, [sp, #312]
  4056b4:	mov	w0, #0x4                   	// #4
  4056b8:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4056bc:	mov	x3, x0
  4056c0:	mov	x2, x19
  4056c4:	mov	w1, #0x0                   	// #0
  4056c8:	mov	w0, #0x1                   	// #1
  4056cc:	bl	402cb0 <error@plt>
  4056d0:	ldrb	w0, [sp, #351]
  4056d4:	cmp	w0, #0x0
  4056d8:	b.eq	4056f4 <__fxstatat@plt+0x21e4>  // b.none
  4056dc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4056e0:	add	x0, x0, #0x300
  4056e4:	bl	403490 <gettext@plt>
  4056e8:	ldr	x1, [sp, #328]
  4056ec:	bl	40dbf4 <__fxstatat@plt+0xa6e4>
  4056f0:	b	4056f8 <__fxstatat@plt+0x21e8>
  4056f4:	mov	w0, #0x0                   	// #0
  4056f8:	str	w0, [sp, #176]
  4056fc:	ldr	x0, [sp, #336]
  405700:	bl	40d14c <__fxstatat@plt+0x9c3c>
  405704:	ldrb	w0, [sp, #213]
  405708:	cmp	w0, #0x0
  40570c:	b.eq	405744 <__fxstatat@plt+0x2234>  // b.none
  405710:	ldrb	w0, [sp, #209]
  405714:	cmp	w0, #0x0
  405718:	b.ne	405728 <__fxstatat@plt+0x2218>  // b.any
  40571c:	ldr	x0, [sp, #288]
  405720:	cmp	x0, #0x0
  405724:	b.eq	405744 <__fxstatat@plt+0x2234>  // b.none
  405728:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40572c:	add	x0, x0, #0x310
  405730:	bl	403490 <gettext@plt>
  405734:	mov	x2, x0
  405738:	mov	w1, #0x0                   	// #0
  40573c:	mov	w0, #0x1                   	// #1
  405740:	bl	402cb0 <error@plt>
  405744:	ldr	x0, [sp, #288]
  405748:	cmp	x0, #0x0
  40574c:	b.eq	405798 <__fxstatat@plt+0x2288>  // b.none
  405750:	ldr	x0, [sp, #288]
  405754:	bl	40393c <__fxstatat@plt+0x42c>
  405758:	bl	414dbc <__fxstatat@plt+0x118ac>
  40575c:	cmp	w0, #0x0
  405760:	b.ge	405798 <__fxstatat@plt+0x2288>  // b.tcont
  405764:	bl	403420 <__errno_location@plt>
  405768:	ldr	w19, [x0]
  40576c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405770:	add	x0, x0, #0x340
  405774:	bl	403490 <gettext@plt>
  405778:	mov	x20, x0
  40577c:	ldr	x0, [sp, #288]
  405780:	bl	413a24 <__fxstatat@plt+0x10514>
  405784:	mov	x3, x0
  405788:	mov	x2, x20
  40578c:	mov	w1, w19
  405790:	mov	w0, #0x1                   	// #1
  405794:	bl	402cb0 <error@plt>
  405798:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40579c:	add	x0, x0, #0x548
  4057a0:	ldr	w0, [x0]
  4057a4:	ldr	w1, [sp, #44]
  4057a8:	sub	w0, w1, w0
  4057ac:	str	w0, [sp, #304]
  4057b0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4057b4:	add	x0, x0, #0x548
  4057b8:	ldr	w0, [x0]
  4057bc:	sxtw	x0, w0
  4057c0:	lsl	x0, x0, #3
  4057c4:	ldr	x1, [sp, #32]
  4057c8:	add	x0, x1, x0
  4057cc:	str	x0, [sp, #264]
  4057d0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4057d4:	add	x0, x0, #0x596
  4057d8:	ldrb	w0, [x0]
  4057dc:	eor	w0, w0, #0x1
  4057e0:	and	w0, w0, #0xff
  4057e4:	cmp	w0, #0x0
  4057e8:	b.eq	405800 <__fxstatat@plt+0x22f0>  // b.none
  4057ec:	ldr	x0, [sp, #312]
  4057f0:	cmp	x0, #0x0
  4057f4:	b.ne	405800 <__fxstatat@plt+0x22f0>  // b.any
  4057f8:	mov	w0, #0x1                   	// #1
  4057fc:	b	405804 <__fxstatat@plt+0x22f4>
  405800:	mov	w0, #0x0                   	// #0
  405804:	ldr	w1, [sp, #304]
  405808:	cmp	w0, w1
  40580c:	b.lt	40587c <__fxstatat@plt+0x236c>  // b.tstop
  405810:	ldr	w0, [sp, #304]
  405814:	cmp	w0, #0x0
  405818:	b.gt	40583c <__fxstatat@plt+0x232c>
  40581c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405820:	add	x0, x0, #0x378
  405824:	bl	403490 <gettext@plt>
  405828:	mov	x2, x0
  40582c:	mov	w1, #0x0                   	// #0
  405830:	mov	w0, #0x0                   	// #0
  405834:	bl	402cb0 <error@plt>
  405838:	b	405874 <__fxstatat@plt+0x2364>
  40583c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405840:	add	x0, x0, #0x390
  405844:	bl	403490 <gettext@plt>
  405848:	mov	x19, x0
  40584c:	ldr	x0, [sp, #264]
  405850:	ldr	x0, [x0]
  405854:	mov	x1, x0
  405858:	mov	w0, #0x4                   	// #4
  40585c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  405860:	mov	x3, x0
  405864:	mov	x2, x19
  405868:	mov	w1, #0x0                   	// #0
  40586c:	mov	w0, #0x0                   	// #0
  405870:	bl	402cb0 <error@plt>
  405874:	mov	w0, #0x1                   	// #1
  405878:	bl	404b34 <__fxstatat@plt+0x1624>
  40587c:	ldrb	w0, [sp, #311]
  405880:	cmp	w0, #0x0
  405884:	b.eq	405900 <__fxstatat@plt+0x23f0>  // b.none
  405888:	ldr	x0, [sp, #312]
  40588c:	cmp	x0, #0x0
  405890:	b.eq	4058b0 <__fxstatat@plt+0x23a0>  // b.none
  405894:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405898:	add	x0, x0, #0x3c0
  40589c:	bl	403490 <gettext@plt>
  4058a0:	mov	x2, x0
  4058a4:	mov	w1, #0x0                   	// #0
  4058a8:	mov	w0, #0x1                   	// #1
  4058ac:	bl	402cb0 <error@plt>
  4058b0:	ldr	w0, [sp, #304]
  4058b4:	cmp	w0, #0x2
  4058b8:	b.le	4059d8 <__fxstatat@plt+0x24c8>
  4058bc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4058c0:	add	x0, x0, #0x408
  4058c4:	bl	403490 <gettext@plt>
  4058c8:	mov	x19, x0
  4058cc:	ldr	x0, [sp, #264]
  4058d0:	add	x0, x0, #0x10
  4058d4:	ldr	x0, [x0]
  4058d8:	mov	x1, x0
  4058dc:	mov	w0, #0x4                   	// #4
  4058e0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4058e4:	mov	x3, x0
  4058e8:	mov	x2, x19
  4058ec:	mov	w1, #0x0                   	// #0
  4058f0:	mov	w0, #0x0                   	// #0
  4058f4:	bl	402cb0 <error@plt>
  4058f8:	mov	w0, #0x1                   	// #1
  4058fc:	bl	404b34 <__fxstatat@plt+0x1624>
  405900:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405904:	add	x0, x0, #0x596
  405908:	ldrb	w0, [x0]
  40590c:	eor	w0, w0, #0x1
  405910:	and	w0, w0, #0xff
  405914:	cmp	w0, #0x0
  405918:	b.eq	4059d8 <__fxstatat@plt+0x24c8>  // b.none
  40591c:	ldr	x0, [sp, #312]
  405920:	cmp	x0, #0x0
  405924:	b.ne	4059d8 <__fxstatat@plt+0x24c8>  // b.any
  405928:	ldr	w0, [sp, #304]
  40592c:	cmp	w0, #0x1
  405930:	b.le	405984 <__fxstatat@plt+0x2474>
  405934:	ldrsw	x0, [sp, #304]
  405938:	lsl	x0, x0, #3
  40593c:	sub	x0, x0, #0x8
  405940:	ldr	x1, [sp, #264]
  405944:	add	x0, x1, x0
  405948:	ldr	x0, [x0]
  40594c:	bl	404194 <__fxstatat@plt+0xc84>
  405950:	and	w0, w0, #0xff
  405954:	cmp	w0, #0x0
  405958:	b.eq	405984 <__fxstatat@plt+0x2474>  // b.none
  40595c:	ldr	w0, [sp, #304]
  405960:	sub	w0, w0, #0x1
  405964:	str	w0, [sp, #304]
  405968:	ldrsw	x0, [sp, #304]
  40596c:	lsl	x0, x0, #3
  405970:	ldr	x1, [sp, #264]
  405974:	add	x0, x1, x0
  405978:	ldr	x0, [x0]
  40597c:	str	x0, [sp, #312]
  405980:	b	4059d8 <__fxstatat@plt+0x24c8>
  405984:	ldr	w0, [sp, #304]
  405988:	cmp	w0, #0x2
  40598c:	b.le	4059d8 <__fxstatat@plt+0x24c8>
  405990:	adrp	x0, 41c000 <__fxstatat@plt+0x18af0>
  405994:	add	x0, x0, #0x5d8
  405998:	bl	403490 <gettext@plt>
  40599c:	mov	x19, x0
  4059a0:	ldrsw	x0, [sp, #304]
  4059a4:	lsl	x0, x0, #3
  4059a8:	sub	x0, x0, #0x8
  4059ac:	ldr	x1, [sp, #264]
  4059b0:	add	x0, x1, x0
  4059b4:	ldr	x0, [x0]
  4059b8:	mov	x1, x0
  4059bc:	mov	w0, #0x4                   	// #4
  4059c0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4059c4:	mov	x3, x0
  4059c8:	mov	x2, x19
  4059cc:	mov	w1, #0x0                   	// #0
  4059d0:	mov	w0, #0x1                   	// #1
  4059d4:	bl	402cb0 <error@plt>
  4059d8:	ldr	x0, [sp, #352]
  4059dc:	cmp	x0, #0x0
  4059e0:	b.eq	405a84 <__fxstatat@plt+0x2574>  // b.none
  4059e4:	ldr	x0, [sp, #352]
  4059e8:	bl	410ce8 <__fxstatat@plt+0xd7d8>
  4059ec:	str	x0, [sp, #256]
  4059f0:	ldr	x0, [sp, #256]
  4059f4:	cmp	x0, #0x0
  4059f8:	b.ne	405a28 <__fxstatat@plt+0x2518>  // b.any
  4059fc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405a00:	add	x0, x0, #0x420
  405a04:	bl	403490 <gettext@plt>
  405a08:	mov	x19, x0
  405a0c:	ldr	x0, [sp, #352]
  405a10:	bl	413a24 <__fxstatat@plt+0x10514>
  405a14:	mov	x3, x0
  405a18:	mov	x2, x19
  405a1c:	mov	w1, #0x0                   	// #0
  405a20:	mov	w0, #0x1                   	// #1
  405a24:	bl	402cb0 <error@plt>
  405a28:	mov	x4, #0x0                   	// #0
  405a2c:	ldr	x3, [sp, #256]
  405a30:	mov	w2, #0x0                   	// #0
  405a34:	mov	w1, #0x0                   	// #0
  405a38:	mov	w0, #0x0                   	// #0
  405a3c:	bl	4112ec <__fxstatat@plt+0xdddc>
  405a40:	mov	w1, w0
  405a44:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405a48:	add	x0, x0, #0x494
  405a4c:	str	w1, [x0]
  405a50:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405a54:	add	x4, x0, #0x49c
  405a58:	ldr	x3, [sp, #256]
  405a5c:	mov	w2, #0x0                   	// #0
  405a60:	mov	w1, #0x1                   	// #1
  405a64:	mov	w0, #0x0                   	// #0
  405a68:	bl	4112ec <__fxstatat@plt+0xdddc>
  405a6c:	mov	w1, w0
  405a70:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405a74:	add	x0, x0, #0x498
  405a78:	str	w1, [x0]
  405a7c:	ldr	x0, [sp, #256]
  405a80:	bl	4031c0 <free@plt>
  405a84:	ldrb	w0, [sp, #303]
  405a88:	cmp	w0, #0x0
  405a8c:	b.eq	405ac8 <__fxstatat@plt+0x25b8>  // b.none
  405a90:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405a94:	add	x0, x0, #0x595
  405a98:	ldrb	w0, [x0]
  405a9c:	eor	w0, w0, #0x1
  405aa0:	and	w0, w0, #0xff
  405aa4:	cmp	w0, #0x0
  405aa8:	b.eq	405ac8 <__fxstatat@plt+0x25b8>  // b.none
  405aac:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405ab0:	add	x0, x0, #0x430
  405ab4:	bl	403490 <gettext@plt>
  405ab8:	mov	x2, x0
  405abc:	mov	w1, #0x0                   	// #0
  405ac0:	mov	w0, #0x0                   	// #0
  405ac4:	bl	402cb0 <error@plt>
  405ac8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405acc:	add	x0, x0, #0x594
  405ad0:	ldrb	w0, [x0]
  405ad4:	cmp	w0, #0x0
  405ad8:	b.eq	405b0c <__fxstatat@plt+0x25fc>  // b.none
  405adc:	ldrb	w0, [sp, #207]
  405ae0:	cmp	w0, #0x0
  405ae4:	b.eq	405b0c <__fxstatat@plt+0x25fc>  // b.none
  405ae8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405aec:	add	x0, x0, #0x478
  405af0:	bl	403490 <gettext@plt>
  405af4:	mov	x2, x0
  405af8:	mov	w1, #0x0                   	// #0
  405afc:	mov	w0, #0x0                   	// #0
  405b00:	bl	402cb0 <error@plt>
  405b04:	mov	w0, #0x1                   	// #1
  405b08:	bl	404b34 <__fxstatat@plt+0x1624>
  405b0c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405b10:	add	x0, x0, #0x594
  405b14:	ldrb	w0, [x0]
  405b18:	cmp	w0, #0x0
  405b1c:	b.eq	405b58 <__fxstatat@plt+0x2648>  // b.none
  405b20:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405b24:	add	x0, x0, #0x595
  405b28:	ldrb	w0, [x0]
  405b2c:	cmp	w0, #0x0
  405b30:	b.eq	405b58 <__fxstatat@plt+0x2648>  // b.none
  405b34:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405b38:	add	x0, x0, #0x4c0
  405b3c:	bl	403490 <gettext@plt>
  405b40:	mov	x2, x0
  405b44:	mov	w1, #0x0                   	// #0
  405b48:	mov	w0, #0x0                   	// #0
  405b4c:	bl	402cb0 <error@plt>
  405b50:	mov	w0, #0x1                   	// #1
  405b54:	bl	404b34 <__fxstatat@plt+0x1624>
  405b58:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405b5c:	add	x0, x0, #0x594
  405b60:	ldrb	w0, [x0]
  405b64:	cmp	w0, #0x0
  405b68:	b.eq	405ba4 <__fxstatat@plt+0x2694>  // b.none
  405b6c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405b70:	add	x0, x0, #0x494
  405b74:	ldr	w0, [x0]
  405b78:	bl	403a8c <__fxstatat@plt+0x57c>
  405b7c:	and	w0, w0, #0xff
  405b80:	cmp	w0, #0x0
  405b84:	b.eq	405ba4 <__fxstatat@plt+0x2694>  // b.none
  405b88:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405b8c:	add	x0, x0, #0x500
  405b90:	bl	403490 <gettext@plt>
  405b94:	mov	x2, x0
  405b98:	mov	w1, #0x0                   	// #0
  405b9c:	mov	w0, #0x0                   	// #0
  405ba0:	bl	402cb0 <error@plt>
  405ba4:	bl	404948 <__fxstatat@plt+0x1438>
  405ba8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  405bac:	add	x0, x0, #0x596
  405bb0:	ldrb	w0, [x0]
  405bb4:	cmp	w0, #0x0
  405bb8:	b.eq	405be0 <__fxstatat@plt+0x26d0>  // b.none
  405bbc:	add	x0, sp, #0xb0
  405bc0:	mov	x3, x0
  405bc4:	adrp	x0, 404000 <__fxstatat@plt+0xaf0>
  405bc8:	add	x2, x0, #0x444
  405bcc:	ldr	x1, [sp, #264]
  405bd0:	ldr	w0, [sp, #304]
  405bd4:	bl	414ba4 <__fxstatat@plt+0x11694>
  405bd8:	str	w0, [sp, #364]
  405bdc:	b	405d1c <__fxstatat@plt+0x280c>
  405be0:	bl	40c2b8 <__fxstatat@plt+0x8da8>
  405be4:	ldr	x0, [sp, #312]
  405be8:	cmp	x0, #0x0
  405bec:	b.ne	405c7c <__fxstatat@plt+0x276c>  // b.any
  405bf0:	ldrb	w0, [sp, #327]
  405bf4:	cmp	w0, #0x0
  405bf8:	b.eq	405c34 <__fxstatat@plt+0x2724>  // b.none
  405bfc:	ldr	x0, [sp, #264]
  405c00:	ldr	x3, [x0]
  405c04:	ldr	x0, [sp, #264]
  405c08:	add	x0, x0, #0x8
  405c0c:	ldr	x0, [x0]
  405c10:	add	x1, sp, #0xb0
  405c14:	mov	x2, x1
  405c18:	mov	x1, x0
  405c1c:	mov	x0, x3
  405c20:	bl	405044 <__fxstatat@plt+0x1b34>
  405c24:	and	w0, w0, #0xff
  405c28:	eor	w0, w0, #0x1
  405c2c:	and	w0, w0, #0xff
  405c30:	b	405c68 <__fxstatat@plt+0x2758>
  405c34:	ldr	x0, [sp, #264]
  405c38:	ldr	x3, [x0]
  405c3c:	ldr	x0, [sp, #264]
  405c40:	add	x0, x0, #0x8
  405c44:	ldr	x0, [x0]
  405c48:	add	x1, sp, #0xb0
  405c4c:	mov	x2, x1
  405c50:	mov	x1, x0
  405c54:	mov	x0, x3
  405c58:	bl	404d08 <__fxstatat@plt+0x17f8>
  405c5c:	and	w0, w0, #0xff
  405c60:	eor	w0, w0, #0x1
  405c64:	and	w0, w0, #0xff
  405c68:	cmp	w0, #0x0
  405c6c:	b.eq	405d1c <__fxstatat@plt+0x280c>  // b.none
  405c70:	mov	w0, #0x1                   	// #1
  405c74:	str	w0, [sp, #364]
  405c78:	b	405d1c <__fxstatat@plt+0x280c>
  405c7c:	add	x0, sp, #0xb0
  405c80:	bl	409308 <__fxstatat@plt+0x5df8>
  405c84:	str	wzr, [sp, #284]
  405c88:	b	405d0c <__fxstatat@plt+0x27fc>
  405c8c:	ldrsw	x0, [sp, #284]
  405c90:	lsl	x0, x0, #3
  405c94:	ldr	x1, [sp, #264]
  405c98:	add	x0, x1, x0
  405c9c:	ldr	x4, [x0]
  405ca0:	ldr	w0, [sp, #284]
  405ca4:	cmp	w0, #0x0
  405ca8:	b.ne	405cc0 <__fxstatat@plt+0x27b0>  // b.any
  405cac:	ldrb	w0, [sp, #327]
  405cb0:	cmp	w0, #0x0
  405cb4:	b.eq	405cc0 <__fxstatat@plt+0x27b0>  // b.none
  405cb8:	mov	w0, #0x1                   	// #1
  405cbc:	b	405cc4 <__fxstatat@plt+0x27b4>
  405cc0:	mov	w0, #0x0                   	// #0
  405cc4:	and	w0, w0, #0x1
  405cc8:	and	w1, w0, #0xff
  405ccc:	add	x0, sp, #0xb0
  405cd0:	mov	w3, w1
  405cd4:	mov	x2, x0
  405cd8:	ldr	x1, [sp, #312]
  405cdc:	mov	x0, x4
  405ce0:	bl	4050b0 <__fxstatat@plt+0x1ba0>
  405ce4:	and	w0, w0, #0xff
  405ce8:	eor	w0, w0, #0x1
  405cec:	and	w0, w0, #0xff
  405cf0:	cmp	w0, #0x0
  405cf4:	b.eq	405d00 <__fxstatat@plt+0x27f0>  // b.none
  405cf8:	mov	w0, #0x1                   	// #1
  405cfc:	str	w0, [sp, #364]
  405d00:	ldr	w0, [sp, #284]
  405d04:	add	w0, w0, #0x1
  405d08:	str	w0, [sp, #284]
  405d0c:	ldr	w1, [sp, #284]
  405d10:	ldr	w0, [sp, #304]
  405d14:	cmp	w1, w0
  405d18:	b.lt	405c8c <__fxstatat@plt+0x277c>  // b.tstop
  405d1c:	ldr	w0, [sp, #364]
  405d20:	ldp	x19, x20, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #368
  405d28:	ret
  405d2c:	stp	x29, x30, [sp, #-272]!
  405d30:	mov	x29, sp
  405d34:	str	x0, [sp, #56]
  405d38:	str	x1, [sp, #48]
  405d3c:	str	x2, [sp, #224]
  405d40:	str	x3, [sp, #232]
  405d44:	str	x4, [sp, #240]
  405d48:	str	x5, [sp, #248]
  405d4c:	str	x6, [sp, #256]
  405d50:	str	x7, [sp, #264]
  405d54:	str	q0, [sp, #96]
  405d58:	str	q1, [sp, #112]
  405d5c:	str	q2, [sp, #128]
  405d60:	str	q3, [sp, #144]
  405d64:	str	q4, [sp, #160]
  405d68:	str	q5, [sp, #176]
  405d6c:	str	q6, [sp, #192]
  405d70:	str	q7, [sp, #208]
  405d74:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  405d78:	add	x0, x0, #0x9d8
  405d7c:	ldr	x0, [x0]
  405d80:	ldr	x1, [sp, #56]
  405d84:	bl	403370 <fputs_unlocked@plt>
  405d88:	ldr	x3, [sp, #56]
  405d8c:	mov	x2, #0x2                   	// #2
  405d90:	mov	x1, #0x1                   	// #1
  405d94:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  405d98:	add	x0, x0, #0x740
  405d9c:	bl	402c50 <fwrite_unlocked@plt>
  405da0:	add	x0, sp, #0x110
  405da4:	str	x0, [sp, #64]
  405da8:	add	x0, sp, #0x110
  405dac:	str	x0, [sp, #72]
  405db0:	add	x0, sp, #0xe0
  405db4:	str	x0, [sp, #80]
  405db8:	mov	w0, #0xffffffd0            	// #-48
  405dbc:	str	w0, [sp, #88]
  405dc0:	mov	w0, #0xffffff80            	// #-128
  405dc4:	str	w0, [sp, #92]
  405dc8:	add	x2, sp, #0x10
  405dcc:	add	x3, sp, #0x40
  405dd0:	ldp	x0, x1, [x3]
  405dd4:	stp	x0, x1, [x2]
  405dd8:	ldp	x0, x1, [x3, #16]
  405ddc:	stp	x0, x1, [x2, #16]
  405de0:	add	x0, sp, #0x10
  405de4:	mov	x2, x0
  405de8:	ldr	x1, [sp, #48]
  405dec:	ldr	x0, [sp, #56]
  405df0:	bl	4033e0 <vfprintf@plt>
  405df4:	ldr	x1, [sp, #56]
  405df8:	mov	w0, #0xa                   	// #10
  405dfc:	bl	403330 <fputc_unlocked@plt>
  405e00:	nop
  405e04:	ldp	x29, x30, [sp], #272
  405e08:	ret
  405e0c:	sub	sp, sp, #0x20
  405e10:	str	x0, [sp, #8]
  405e14:	ldr	x0, [sp, #8]
  405e18:	ldrb	w0, [x0]
  405e1c:	cmp	w0, #0x2e
  405e20:	b.ne	405e84 <__fxstatat@plt+0x2974>  // b.any
  405e24:	ldr	x0, [sp, #8]
  405e28:	add	x0, x0, #0x1
  405e2c:	ldrb	w0, [x0]
  405e30:	cmp	w0, #0x2e
  405e34:	b.ne	405e40 <__fxstatat@plt+0x2930>  // b.any
  405e38:	mov	x0, #0x2                   	// #2
  405e3c:	b	405e44 <__fxstatat@plt+0x2934>
  405e40:	mov	x0, #0x1                   	// #1
  405e44:	ldr	x1, [sp, #8]
  405e48:	add	x0, x1, x0
  405e4c:	ldrb	w0, [x0]
  405e50:	strb	w0, [sp, #31]
  405e54:	ldrb	w0, [sp, #31]
  405e58:	cmp	w0, #0x0
  405e5c:	b.eq	405e6c <__fxstatat@plt+0x295c>  // b.none
  405e60:	ldrb	w0, [sp, #31]
  405e64:	cmp	w0, #0x2f
  405e68:	b.ne	405e74 <__fxstatat@plt+0x2964>  // b.any
  405e6c:	mov	w0, #0x1                   	// #1
  405e70:	b	405e78 <__fxstatat@plt+0x2968>
  405e74:	mov	w0, #0x0                   	// #0
  405e78:	and	w0, w0, #0x1
  405e7c:	and	w0, w0, #0xff
  405e80:	b	405e88 <__fxstatat@plt+0x2978>
  405e84:	mov	w0, #0x0                   	// #0
  405e88:	add	sp, sp, #0x20
  405e8c:	ret
  405e90:	sub	sp, sp, #0x20
  405e94:	str	x0, [sp, #8]
  405e98:	str	x1, [sp]
  405e9c:	ldr	x0, [sp, #8]
  405ea0:	str	x0, [sp, #24]
  405ea4:	ldr	x0, [sp]
  405ea8:	sub	x0, x0, #0x1
  405eac:	ldr	x1, [sp, #24]
  405eb0:	add	x0, x1, x0
  405eb4:	str	x0, [sp, #16]
  405eb8:	ldr	x0, [sp, #16]
  405ebc:	ldr	x1, [sp]
  405ec0:	udiv	x2, x0, x1
  405ec4:	ldr	x1, [sp]
  405ec8:	mul	x1, x2, x1
  405ecc:	sub	x0, x0, x1
  405ed0:	neg	x0, x0
  405ed4:	ldr	x1, [sp, #16]
  405ed8:	add	x0, x1, x0
  405edc:	add	sp, sp, #0x20
  405ee0:	ret
  405ee4:	stp	x29, x30, [sp, #-48]!
  405ee8:	mov	x29, sp
  405eec:	str	x0, [sp, #24]
  405ef0:	str	x1, [sp, #16]
  405ef4:	ldr	x0, [sp, #24]
  405ef8:	str	x0, [sp, #40]
  405efc:	ldr	x0, [sp, #16]
  405f00:	cmp	x0, #0x0
  405f04:	b.ne	405f10 <__fxstatat@plt+0x2a00>  // b.any
  405f08:	mov	w0, #0x1                   	// #1
  405f0c:	b	405f94 <__fxstatat@plt+0x2a84>
  405f10:	nop
  405f14:	ldr	x0, [sp, #40]
  405f18:	ldrb	w0, [x0]
  405f1c:	strb	w0, [sp, #39]
  405f20:	ldrb	w0, [sp, #39]
  405f24:	cmp	w0, #0x0
  405f28:	b.eq	405f34 <__fxstatat@plt+0x2a24>  // b.none
  405f2c:	mov	w0, #0x0                   	// #0
  405f30:	b	405f94 <__fxstatat@plt+0x2a84>
  405f34:	ldr	x0, [sp, #40]
  405f38:	add	x0, x0, #0x1
  405f3c:	str	x0, [sp, #40]
  405f40:	ldr	x0, [sp, #16]
  405f44:	sub	x0, x0, #0x1
  405f48:	str	x0, [sp, #16]
  405f4c:	ldr	x0, [sp, #16]
  405f50:	cmp	x0, #0x0
  405f54:	b.ne	405f60 <__fxstatat@plt+0x2a50>  // b.any
  405f58:	mov	w0, #0x1                   	// #1
  405f5c:	b	405f94 <__fxstatat@plt+0x2a84>
  405f60:	ldr	x0, [sp, #16]
  405f64:	and	x0, x0, #0xf
  405f68:	cmp	x0, #0x0
  405f6c:	b.eq	405f74 <__fxstatat@plt+0x2a64>  // b.none
  405f70:	b	405f14 <__fxstatat@plt+0x2a04>
  405f74:	nop
  405f78:	ldr	x2, [sp, #16]
  405f7c:	ldr	x1, [sp, #40]
  405f80:	ldr	x0, [sp, #24]
  405f84:	bl	4030f0 <memcmp@plt>
  405f88:	cmp	w0, #0x0
  405f8c:	cset	w0, eq  // eq = none
  405f90:	and	w0, w0, #0xff
  405f94:	ldp	x29, x30, [sp], #48
  405f98:	ret
  405f9c:	sub	sp, sp, #0x10
  405fa0:	str	w0, [sp, #12]
  405fa4:	ldr	w0, [sp, #12]
  405fa8:	cmp	w0, #0x5f
  405fac:	cset	w0, eq  // eq = none
  405fb0:	and	w0, w0, #0xff
  405fb4:	add	sp, sp, #0x10
  405fb8:	ret
  405fbc:	stp	x29, x30, [sp, #-32]!
  405fc0:	mov	x29, sp
  405fc4:	str	x0, [sp, #24]
  405fc8:	ldr	x0, [sp, #24]
  405fcc:	ldr	x0, [x0, #40]
  405fd0:	bl	4031c0 <free@plt>
  405fd4:	ldr	x0, [sp, #24]
  405fd8:	str	xzr, [x0, #40]
  405fdc:	ldr	x0, [sp, #24]
  405fe0:	str	xzr, [x0, #24]
  405fe4:	nop
  405fe8:	ldp	x29, x30, [sp], #32
  405fec:	ret
  405ff0:	str	x19, [sp, #-16]!
  405ff4:	mov	x19, x0
  405ff8:	ldr	w0, [x19, #56]
  405ffc:	cmp	w0, #0x0
  406000:	b.le	40604c <__fxstatat@plt+0x2b3c>
  406004:	ldr	w0, [x19, #56]
  406008:	cmp	w0, #0x0
  40600c:	b.lt	40604c <__fxstatat@plt+0x2b3c>  // b.tstop
  406010:	ldr	w1, [x19, #56]
  406014:	mov	w0, #0x1ffff               	// #131071
  406018:	cmp	w1, w0
  40601c:	b.le	40604c <__fxstatat@plt+0x2b3c>
  406020:	ldr	w0, [x19, #56]
  406024:	cmp	w0, #0x0
  406028:	b.le	406044 <__fxstatat@plt+0x2b34>
  40602c:	ldr	w0, [x19, #56]
  406030:	cmp	w0, #0x0
  406034:	b.lt	406044 <__fxstatat@plt+0x2b34>  // b.tstop
  406038:	ldr	w0, [x19, #56]
  40603c:	sxtw	x0, w0
  406040:	b	406050 <__fxstatat@plt+0x2b40>
  406044:	mov	x0, #0x200                 	// #512
  406048:	b	406050 <__fxstatat@plt+0x2b40>
  40604c:	mov	x0, #0x20000               	// #131072
  406050:	ldr	x19, [sp], #16
  406054:	ret
  406058:	sub	sp, sp, #0x10
  40605c:	str	w0, [sp, #12]
  406060:	ldr	w0, [sp, #12]
  406064:	cmp	w0, #0x5f
  406068:	b.eq	406078 <__fxstatat@plt+0x2b68>  // b.none
  40606c:	ldr	w0, [sp, #12]
  406070:	cmp	w0, #0x3d
  406074:	b.ne	406080 <__fxstatat@plt+0x2b70>  // b.any
  406078:	mov	w0, #0x1                   	// #1
  40607c:	b	406084 <__fxstatat@plt+0x2b74>
  406080:	mov	w0, #0x0                   	// #0
  406084:	and	w0, w0, #0x1
  406088:	and	w0, w0, #0xff
  40608c:	add	sp, sp, #0x10
  406090:	ret
  406094:	stp	x29, x30, [sp, #-32]!
  406098:	mov	x29, sp
  40609c:	str	x0, [sp, #24]
  4060a0:	strb	w1, [sp, #23]
  4060a4:	strb	w2, [sp, #22]
  4060a8:	bl	403420 <__errno_location@plt>
  4060ac:	mov	x1, x0
  4060b0:	mov	w0, #0x5f                  	// #95
  4060b4:	str	w0, [x1]
  4060b8:	mov	w0, #0x0                   	// #0
  4060bc:	ldp	x29, x30, [sp], #32
  4060c0:	ret
  4060c4:	stp	x29, x30, [sp, #-32]!
  4060c8:	mov	x29, sp
  4060cc:	str	x0, [sp, #24]
  4060d0:	str	w1, [sp, #20]
  4060d4:	bl	403420 <__errno_location@plt>
  4060d8:	mov	x1, x0
  4060dc:	mov	w0, #0x5f                  	// #95
  4060e0:	str	w0, [x1]
  4060e4:	mov	w0, #0xffffffff            	// #-1
  4060e8:	ldp	x29, x30, [sp], #32
  4060ec:	ret
  4060f0:	stp	x29, x30, [sp, #-48]!
  4060f4:	mov	x29, sp
  4060f8:	str	x0, [sp, #24]
  4060fc:	str	x1, [sp, #16]
  406100:	ldr	x1, [sp, #16]
  406104:	ldr	x0, [sp, #24]
  406108:	bl	4168a0 <__fxstatat@plt+0x13390>
  40610c:	str	w0, [sp, #44]
  406110:	ldr	w0, [sp, #44]
  406114:	cmp	w0, #0x0
  406118:	b.eq	406130 <__fxstatat@plt+0x2c20>  // b.none
  40611c:	bl	403420 <__errno_location@plt>
  406120:	ldr	w0, [x0]
  406124:	cmp	w0, #0x26
  406128:	b.ne	406130 <__fxstatat@plt+0x2c20>  // b.any
  40612c:	str	wzr, [sp, #44]
  406130:	ldr	w0, [sp, #44]
  406134:	ldp	x29, x30, [sp], #48
  406138:	ret
  40613c:	stp	x29, x30, [sp, #-64]!
  406140:	mov	x29, sp
  406144:	str	w0, [sp, #44]
  406148:	str	x1, [sp, #32]
  40614c:	str	x2, [sp, #24]
  406150:	str	wzr, [sp, #60]
  406154:	ldr	x3, [sp, #24]
  406158:	ldr	x2, [sp, #32]
  40615c:	mov	w1, #0x3                   	// #3
  406160:	ldr	w0, [sp, #44]
  406164:	bl	4033b0 <fallocate@plt>
  406168:	str	w0, [sp, #60]
  40616c:	ldr	w0, [sp, #60]
  406170:	cmp	w0, #0x0
  406174:	b.ge	4061a4 <__fxstatat@plt+0x2c94>  // b.tcont
  406178:	bl	403420 <__errno_location@plt>
  40617c:	ldr	w0, [x0]
  406180:	bl	405f9c <__fxstatat@plt+0x2a8c>
  406184:	and	w0, w0, #0xff
  406188:	cmp	w0, #0x0
  40618c:	b.ne	4061a0 <__fxstatat@plt+0x2c90>  // b.any
  406190:	bl	403420 <__errno_location@plt>
  406194:	ldr	w0, [x0]
  406198:	cmp	w0, #0x26
  40619c:	b.ne	4061a4 <__fxstatat@plt+0x2c94>  // b.any
  4061a0:	str	wzr, [sp, #60]
  4061a4:	ldr	w0, [sp, #60]
  4061a8:	ldp	x29, x30, [sp], #64
  4061ac:	ret
  4061b0:	stp	x29, x30, [sp, #-80]!
  4061b4:	mov	x29, sp
  4061b8:	stp	x19, x20, [sp, #16]
  4061bc:	str	w0, [sp, #60]
  4061c0:	str	x1, [sp, #48]
  4061c4:	strb	w2, [sp, #59]
  4061c8:	str	x3, [sp, #40]
  4061cc:	mov	w2, #0x1                   	// #1
  4061d0:	ldr	x1, [sp, #40]
  4061d4:	ldr	w0, [sp, #60]
  4061d8:	bl	402e00 <lseek@plt>
  4061dc:	str	x0, [sp, #72]
  4061e0:	ldr	x0, [sp, #72]
  4061e4:	cmp	x0, #0x0
  4061e8:	b.ge	40622c <__fxstatat@plt+0x2d1c>  // b.tcont
  4061ec:	bl	403420 <__errno_location@plt>
  4061f0:	ldr	w19, [x0]
  4061f4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4061f8:	add	x0, x0, #0x748
  4061fc:	bl	403490 <gettext@plt>
  406200:	mov	x20, x0
  406204:	ldr	x1, [sp, #48]
  406208:	mov	w0, #0x4                   	// #4
  40620c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406210:	mov	x3, x0
  406214:	mov	x2, x20
  406218:	mov	w1, w19
  40621c:	mov	w0, #0x0                   	// #0
  406220:	bl	402cb0 <error@plt>
  406224:	mov	w0, #0x0                   	// #0
  406228:	b	4062a0 <__fxstatat@plt+0x2d90>
  40622c:	ldrb	w0, [sp, #59]
  406230:	cmp	w0, #0x0
  406234:	b.eq	40629c <__fxstatat@plt+0x2d8c>  // b.none
  406238:	ldr	x1, [sp, #72]
  40623c:	ldr	x0, [sp, #40]
  406240:	sub	x0, x1, x0
  406244:	ldr	x2, [sp, #40]
  406248:	mov	x1, x0
  40624c:	ldr	w0, [sp, #60]
  406250:	bl	40613c <__fxstatat@plt+0x2c2c>
  406254:	cmp	w0, #0x0
  406258:	b.ge	40629c <__fxstatat@plt+0x2d8c>  // b.tcont
  40625c:	bl	403420 <__errno_location@plt>
  406260:	ldr	w19, [x0]
  406264:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  406268:	add	x0, x0, #0x758
  40626c:	bl	403490 <gettext@plt>
  406270:	mov	x20, x0
  406274:	ldr	x1, [sp, #48]
  406278:	mov	w0, #0x4                   	// #4
  40627c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406280:	mov	x3, x0
  406284:	mov	x2, x20
  406288:	mov	w1, w19
  40628c:	mov	w0, #0x0                   	// #0
  406290:	bl	402cb0 <error@plt>
  406294:	mov	w0, #0x0                   	// #0
  406298:	b	4062a0 <__fxstatat@plt+0x2d90>
  40629c:	mov	w0, #0x1                   	// #1
  4062a0:	ldp	x19, x20, [sp, #16]
  4062a4:	ldp	x29, x30, [sp], #80
  4062a8:	ret
  4062ac:	stp	x29, x30, [sp, #-160]!
  4062b0:	mov	x29, sp
  4062b4:	stp	x19, x20, [sp, #16]
  4062b8:	str	w0, [sp, #92]
  4062bc:	str	w1, [sp, #88]
  4062c0:	str	x2, [sp, #80]
  4062c4:	str	x3, [sp, #72]
  4062c8:	str	x4, [sp, #64]
  4062cc:	strb	w5, [sp, #63]
  4062d0:	str	x6, [sp, #48]
  4062d4:	str	x7, [sp, #40]
  4062d8:	ldr	x0, [sp, #176]
  4062dc:	strb	wzr, [x0]
  4062e0:	ldr	x0, [sp, #168]
  4062e4:	str	xzr, [x0]
  4062e8:	strb	wzr, [sp, #159]
  4062ec:	str	xzr, [sp, #144]
  4062f0:	b	406674 <__fxstatat@plt+0x3164>
  4062f4:	ldr	x0, [sp, #160]
  4062f8:	ldr	x2, [sp, #72]
  4062fc:	ldr	x1, [sp, #72]
  406300:	cmp	x2, x0
  406304:	csel	x0, x1, x0, ls  // ls = plast
  406308:	mov	x2, x0
  40630c:	ldr	x1, [sp, #80]
  406310:	ldr	w0, [sp, #92]
  406314:	bl	403320 <read@plt>
  406318:	str	x0, [sp, #136]
  40631c:	ldr	x0, [sp, #136]
  406320:	cmp	x0, #0x0
  406324:	b.ge	40637c <__fxstatat@plt+0x2e6c>  // b.tcont
  406328:	bl	403420 <__errno_location@plt>
  40632c:	ldr	w0, [x0]
  406330:	cmp	w0, #0x4
  406334:	b.ne	40633c <__fxstatat@plt+0x2e2c>  // b.any
  406338:	b	406674 <__fxstatat@plt+0x3164>
  40633c:	bl	403420 <__errno_location@plt>
  406340:	ldr	w19, [x0]
  406344:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  406348:	add	x0, x0, #0x770
  40634c:	bl	403490 <gettext@plt>
  406350:	mov	x20, x0
  406354:	ldr	x1, [sp, #48]
  406358:	mov	w0, #0x4                   	// #4
  40635c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406360:	mov	x3, x0
  406364:	mov	x2, x20
  406368:	mov	w1, w19
  40636c:	mov	w0, #0x0                   	// #0
  406370:	bl	402cb0 <error@plt>
  406374:	mov	w0, #0x0                   	// #0
  406378:	b	4066c8 <__fxstatat@plt+0x31b8>
  40637c:	ldr	x0, [sp, #136]
  406380:	cmp	x0, #0x0
  406384:	b.eq	406684 <__fxstatat@plt+0x3174>  // b.none
  406388:	ldr	x0, [sp, #136]
  40638c:	ldr	x1, [sp, #160]
  406390:	sub	x0, x1, x0
  406394:	str	x0, [sp, #160]
  406398:	ldr	x0, [sp, #168]
  40639c:	ldr	x1, [x0]
  4063a0:	ldr	x0, [sp, #136]
  4063a4:	add	x1, x1, x0
  4063a8:	ldr	x0, [sp, #168]
  4063ac:	str	x1, [x0]
  4063b0:	ldr	x0, [sp, #64]
  4063b4:	cmp	x0, #0x0
  4063b8:	b.eq	4063c4 <__fxstatat@plt+0x2eb4>  // b.none
  4063bc:	ldr	x0, [sp, #64]
  4063c0:	b	4063c8 <__fxstatat@plt+0x2eb8>
  4063c4:	ldr	x0, [sp, #72]
  4063c8:	str	x0, [sp, #128]
  4063cc:	ldr	x0, [sp, #80]
  4063d0:	str	x0, [sp, #120]
  4063d4:	ldr	x0, [sp, #80]
  4063d8:	str	x0, [sp, #112]
  4063dc:	b	40665c <__fxstatat@plt+0x314c>
  4063e0:	ldrb	w0, [sp, #159]
  4063e4:	strb	w0, [sp, #111]
  4063e8:	ldr	x0, [sp, #136]
  4063ec:	ldr	x2, [sp, #128]
  4063f0:	ldr	x1, [sp, #128]
  4063f4:	cmp	x2, x0
  4063f8:	csel	x0, x1, x0, ls  // ls = plast
  4063fc:	str	x0, [sp, #128]
  406400:	ldr	x0, [sp, #64]
  406404:	cmp	x0, #0x0
  406408:	b.eq	406428 <__fxstatat@plt+0x2f18>  // b.none
  40640c:	ldr	x0, [sp, #128]
  406410:	cmp	x0, #0x0
  406414:	b.eq	406428 <__fxstatat@plt+0x2f18>  // b.none
  406418:	ldr	x1, [sp, #128]
  40641c:	ldr	x0, [sp, #120]
  406420:	bl	405ee4 <__fxstatat@plt+0x29d4>
  406424:	strb	w0, [sp, #159]
  406428:	ldrb	w1, [sp, #159]
  40642c:	ldrb	w0, [sp, #111]
  406430:	cmp	w1, w0
  406434:	b.eq	40644c <__fxstatat@plt+0x2f3c>  // b.none
  406438:	ldr	x0, [sp, #144]
  40643c:	cmp	x0, #0x0
  406440:	b.eq	40644c <__fxstatat@plt+0x2f3c>  // b.none
  406444:	mov	w0, #0x1                   	// #1
  406448:	b	406450 <__fxstatat@plt+0x2f40>
  40644c:	mov	w0, #0x0                   	// #0
  406450:	strb	w0, [sp, #110]
  406454:	ldrb	w0, [sp, #110]
  406458:	and	w0, w0, #0x1
  40645c:	strb	w0, [sp, #110]
  406460:	ldr	x0, [sp, #128]
  406464:	ldr	x1, [sp, #136]
  406468:	cmp	x1, x0
  40646c:	b.ne	406484 <__fxstatat@plt+0x2f74>  // b.any
  406470:	ldrb	w0, [sp, #159]
  406474:	eor	w0, w0, #0x1
  406478:	and	w0, w0, #0xff
  40647c:	cmp	w0, #0x0
  406480:	b.ne	406490 <__fxstatat@plt+0x2f80>  // b.any
  406484:	ldr	x0, [sp, #128]
  406488:	cmp	x0, #0x0
  40648c:	b.ne	406498 <__fxstatat@plt+0x2f88>  // b.any
  406490:	mov	w0, #0x1                   	// #1
  406494:	b	40649c <__fxstatat@plt+0x2f8c>
  406498:	mov	w0, #0x0                   	// #0
  40649c:	strb	w0, [sp, #109]
  4064a0:	ldrb	w0, [sp, #109]
  4064a4:	and	w0, w0, #0x1
  4064a8:	strb	w0, [sp, #109]
  4064ac:	ldrb	w0, [sp, #110]
  4064b0:	cmp	w0, #0x0
  4064b4:	b.ne	4064c4 <__fxstatat@plt+0x2fb4>  // b.any
  4064b8:	ldrb	w0, [sp, #109]
  4064bc:	cmp	w0, #0x0
  4064c0:	b.eq	4065d8 <__fxstatat@plt+0x30c8>  // b.none
  4064c4:	ldrb	w0, [sp, #110]
  4064c8:	eor	w0, w0, #0x1
  4064cc:	and	w0, w0, #0xff
  4064d0:	cmp	w0, #0x0
  4064d4:	b.eq	4064e8 <__fxstatat@plt+0x2fd8>  // b.none
  4064d8:	ldr	x1, [sp, #144]
  4064dc:	ldr	x0, [sp, #128]
  4064e0:	add	x0, x1, x0
  4064e4:	str	x0, [sp, #144]
  4064e8:	ldrb	w0, [sp, #111]
  4064ec:	eor	w0, w0, #0x1
  4064f0:	and	w0, w0, #0xff
  4064f4:	cmp	w0, #0x0
  4064f8:	b.eq	406560 <__fxstatat@plt+0x3050>  // b.none
  4064fc:	ldr	x0, [sp, #144]
  406500:	mov	x2, x0
  406504:	ldr	x1, [sp, #112]
  406508:	ldr	w0, [sp, #88]
  40650c:	bl	40eac0 <__fxstatat@plt+0xb5b0>
  406510:	mov	x1, x0
  406514:	ldr	x0, [sp, #144]
  406518:	cmp	x1, x0
  40651c:	b.eq	406590 <__fxstatat@plt+0x3080>  // b.none
  406520:	bl	403420 <__errno_location@plt>
  406524:	ldr	w19, [x0]
  406528:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40652c:	add	x0, x0, #0x788
  406530:	bl	403490 <gettext@plt>
  406534:	mov	x20, x0
  406538:	ldr	x1, [sp, #40]
  40653c:	mov	w0, #0x4                   	// #4
  406540:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406544:	mov	x3, x0
  406548:	mov	x2, x20
  40654c:	mov	w1, w19
  406550:	mov	w0, #0x0                   	// #0
  406554:	bl	402cb0 <error@plt>
  406558:	mov	w0, #0x0                   	// #0
  40655c:	b	4066c8 <__fxstatat@plt+0x31b8>
  406560:	ldr	x3, [sp, #144]
  406564:	ldrb	w2, [sp, #63]
  406568:	ldr	x1, [sp, #40]
  40656c:	ldr	w0, [sp, #88]
  406570:	bl	4061b0 <__fxstatat@plt+0x2ca0>
  406574:	and	w0, w0, #0xff
  406578:	eor	w0, w0, #0x1
  40657c:	and	w0, w0, #0xff
  406580:	cmp	w0, #0x0
  406584:	b.eq	406590 <__fxstatat@plt+0x3080>  // b.none
  406588:	mov	w0, #0x0                   	// #0
  40658c:	b	4066c8 <__fxstatat@plt+0x31b8>
  406590:	ldr	x0, [sp, #120]
  406594:	str	x0, [sp, #112]
  406598:	ldr	x0, [sp, #128]
  40659c:	str	x0, [sp, #144]
  4065a0:	ldrb	w0, [sp, #109]
  4065a4:	cmp	w0, #0x0
  4065a8:	b.eq	40663c <__fxstatat@plt+0x312c>  // b.none
  4065ac:	ldr	x0, [sp, #128]
  4065b0:	cmp	x0, #0x0
  4065b4:	b.ne	4065bc <__fxstatat@plt+0x30ac>  // b.any
  4065b8:	str	xzr, [sp, #136]
  4065bc:	ldrb	w0, [sp, #110]
  4065c0:	cmp	w0, #0x0
  4065c4:	b.eq	4065d0 <__fxstatat@plt+0x30c0>  // b.none
  4065c8:	str	xzr, [sp, #128]
  4065cc:	b	40663c <__fxstatat@plt+0x312c>
  4065d0:	str	xzr, [sp, #144]
  4065d4:	b	40663c <__fxstatat@plt+0x312c>
  4065d8:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4065dc:	ldr	x0, [sp, #128]
  4065e0:	sub	x1, x1, x0
  4065e4:	ldr	x0, [sp, #144]
  4065e8:	cmp	x1, x0
  4065ec:	b.cc	406604 <__fxstatat@plt+0x30f4>  // b.lo, b.ul, b.last
  4065f0:	ldr	x1, [sp, #144]
  4065f4:	ldr	x0, [sp, #128]
  4065f8:	add	x0, x1, x0
  4065fc:	str	x0, [sp, #144]
  406600:	b	40663c <__fxstatat@plt+0x312c>
  406604:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  406608:	add	x0, x0, #0x7a0
  40660c:	bl	403490 <gettext@plt>
  406610:	mov	x19, x0
  406614:	ldr	x1, [sp, #48]
  406618:	mov	w0, #0x4                   	// #4
  40661c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406620:	mov	x3, x0
  406624:	mov	x2, x19
  406628:	mov	w1, #0x0                   	// #0
  40662c:	mov	w0, #0x0                   	// #0
  406630:	bl	402cb0 <error@plt>
  406634:	mov	w0, #0x0                   	// #0
  406638:	b	4066c8 <__fxstatat@plt+0x31b8>
  40663c:	ldr	x1, [sp, #136]
  406640:	ldr	x0, [sp, #128]
  406644:	sub	x0, x1, x0
  406648:	str	x0, [sp, #136]
  40664c:	ldr	x1, [sp, #120]
  406650:	ldr	x0, [sp, #128]
  406654:	add	x0, x1, x0
  406658:	str	x0, [sp, #120]
  40665c:	ldr	x0, [sp, #136]
  406660:	cmp	x0, #0x0
  406664:	b.ne	4063e0 <__fxstatat@plt+0x2ed0>  // b.any
  406668:	ldr	x0, [sp, #176]
  40666c:	ldrb	w1, [sp, #159]
  406670:	strb	w1, [x0]
  406674:	ldr	x0, [sp, #160]
  406678:	cmp	x0, #0x0
  40667c:	b.ne	4062f4 <__fxstatat@plt+0x2de4>  // b.any
  406680:	b	406688 <__fxstatat@plt+0x3178>
  406684:	nop
  406688:	ldrb	w0, [sp, #159]
  40668c:	cmp	w0, #0x0
  406690:	b.eq	4066c4 <__fxstatat@plt+0x31b4>  // b.none
  406694:	ldr	x3, [sp, #144]
  406698:	ldrb	w2, [sp, #63]
  40669c:	ldr	x1, [sp, #40]
  4066a0:	ldr	w0, [sp, #88]
  4066a4:	bl	4061b0 <__fxstatat@plt+0x2ca0>
  4066a8:	and	w0, w0, #0xff
  4066ac:	eor	w0, w0, #0x1
  4066b0:	and	w0, w0, #0xff
  4066b4:	cmp	w0, #0x0
  4066b8:	b.eq	4066c4 <__fxstatat@plt+0x31b4>  // b.none
  4066bc:	mov	w0, #0x0                   	// #0
  4066c0:	b	4066c8 <__fxstatat@plt+0x31b8>
  4066c4:	mov	w0, #0x1                   	// #1
  4066c8:	ldp	x19, x20, [sp, #16]
  4066cc:	ldp	x29, x30, [sp], #160
  4066d0:	ret
  4066d4:	stp	x29, x30, [sp, #-32]!
  4066d8:	mov	x29, sp
  4066dc:	str	w0, [sp, #28]
  4066e0:	str	w1, [sp, #24]
  4066e4:	ldr	w2, [sp, #24]
  4066e8:	mov	x1, #0x9409                	// #37897
  4066ec:	movk	x1, #0x4004, lsl #16
  4066f0:	ldr	w0, [sp, #28]
  4066f4:	bl	4034e0 <ioctl@plt>
  4066f8:	ldp	x29, x30, [sp], #32
  4066fc:	ret
  406700:	stp	x29, x30, [sp, #-48]!
  406704:	mov	x29, sp
  406708:	str	w0, [sp, #28]
  40670c:	str	x1, [sp, #16]
  406710:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  406714:	add	x0, x0, #0x5a8
  406718:	ldr	x0, [x0]
  40671c:	cmp	x0, #0x0
  406720:	b.ne	4067e4 <__fxstatat@plt+0x32d4>  // b.any
  406724:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  406728:	add	x0, x0, #0x4b0
  40672c:	ldr	x0, [x0]
  406730:	mov	x1, #0x1                   	// #1
  406734:	bl	402fc0 <calloc@plt>
  406738:	mov	x1, x0
  40673c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  406740:	add	x0, x0, #0x5a8
  406744:	str	x1, [x0]
  406748:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40674c:	add	x0, x0, #0x5a8
  406750:	ldr	x0, [x0]
  406754:	cmp	x0, #0x0
  406758:	b.ne	4067e4 <__fxstatat@plt+0x32d4>  // b.any
  40675c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  406760:	add	x0, x0, #0x5a8
  406764:	adrp	x1, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  406768:	add	x1, x1, #0x5b0
  40676c:	str	x1, [x0]
  406770:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  406774:	add	x0, x0, #0x4b0
  406778:	mov	x1, #0x400                 	// #1024
  40677c:	str	x1, [x0]
  406780:	b	4067e4 <__fxstatat@plt+0x32d4>
  406784:	ldr	x1, [sp, #16]
  406788:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40678c:	add	x0, x0, #0x4b0
  406790:	ldr	x0, [x0]
  406794:	cmp	x1, x0
  406798:	csel	x0, x1, x0, ls  // ls = plast
  40679c:	str	x0, [sp, #40]
  4067a0:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4067a4:	add	x0, x0, #0x5a8
  4067a8:	ldr	x0, [x0]
  4067ac:	ldr	x2, [sp, #40]
  4067b0:	mov	x1, x0
  4067b4:	ldr	w0, [sp, #28]
  4067b8:	bl	40eac0 <__fxstatat@plt+0xb5b0>
  4067bc:	mov	x1, x0
  4067c0:	ldr	x0, [sp, #40]
  4067c4:	cmp	x0, x1
  4067c8:	b.eq	4067d4 <__fxstatat@plt+0x32c4>  // b.none
  4067cc:	mov	w0, #0x0                   	// #0
  4067d0:	b	4067f4 <__fxstatat@plt+0x32e4>
  4067d4:	ldr	x1, [sp, #16]
  4067d8:	ldr	x0, [sp, #40]
  4067dc:	sub	x0, x1, x0
  4067e0:	str	x0, [sp, #16]
  4067e4:	ldr	x0, [sp, #16]
  4067e8:	cmp	x0, #0x0
  4067ec:	b.ne	406784 <__fxstatat@plt+0x3274>  // b.any
  4067f0:	mov	w0, #0x1                   	// #1
  4067f4:	ldp	x29, x30, [sp], #48
  4067f8:	ret
  4067fc:	sub	sp, sp, #0x110
  406800:	stp	x29, x30, [sp, #32]
  406804:	add	x29, sp, #0x20
  406808:	stp	x19, x20, [sp, #48]
  40680c:	str	w0, [sp, #124]
  406810:	str	w1, [sp, #120]
  406814:	str	x2, [sp, #112]
  406818:	str	x3, [sp, #104]
  40681c:	str	x4, [sp, #96]
  406820:	str	x5, [sp, #88]
  406824:	str	w6, [sp, #84]
  406828:	str	x7, [sp, #72]
  40682c:	str	xzr, [sp, #264]
  406830:	str	xzr, [sp, #256]
  406834:	str	xzr, [sp, #248]
  406838:	add	x0, sp, #0x98
  40683c:	mov	x1, x0
  406840:	ldr	w0, [sp, #124]
  406844:	bl	40c344 <__fxstatat@plt+0x8e34>
  406848:	ldr	x0, [sp, #280]
  40684c:	strb	wzr, [x0]
  406850:	mov	w0, #0x1                   	// #1
  406854:	strb	w0, [sp, #247]
  406858:	add	x0, sp, #0x98
  40685c:	bl	40c3a8 <__fxstatat@plt+0x8e98>
  406860:	strb	w0, [sp, #215]
  406864:	ldrb	w0, [sp, #215]
  406868:	eor	w0, w0, #0x1
  40686c:	and	w0, w0, #0xff
  406870:	cmp	w0, #0x0
  406874:	b.eq	4068e8 <__fxstatat@plt+0x33d8>  // b.none
  406878:	ldrb	w0, [sp, #185]
  40687c:	cmp	w0, #0x0
  406880:	b.ne	406c90 <__fxstatat@plt+0x3780>  // b.any
  406884:	ldrb	w0, [sp, #184]
  406888:	cmp	w0, #0x0
  40688c:	b.eq	4068a4 <__fxstatat@plt+0x3394>  // b.none
  406890:	ldr	x0, [sp, #280]
  406894:	mov	w1, #0x1                   	// #1
  406898:	strb	w1, [x0]
  40689c:	mov	w0, #0x0                   	// #0
  4068a0:	b	406dc8 <__fxstatat@plt+0x38b8>
  4068a4:	bl	403420 <__errno_location@plt>
  4068a8:	ldr	w19, [x0]
  4068ac:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4068b0:	add	x0, x0, #0x7b8
  4068b4:	bl	403490 <gettext@plt>
  4068b8:	mov	x20, x0
  4068bc:	ldr	x2, [sp, #72]
  4068c0:	mov	w1, #0x3                   	// #3
  4068c4:	mov	w0, #0x0                   	// #0
  4068c8:	bl	41380c <__fxstatat@plt+0x102fc>
  4068cc:	mov	x3, x0
  4068d0:	mov	x2, x20
  4068d4:	mov	w1, w19
  4068d8:	mov	w0, #0x0                   	// #0
  4068dc:	bl	402cb0 <error@plt>
  4068e0:	mov	w0, #0x0                   	// #0
  4068e4:	b	406dc8 <__fxstatat@plt+0x38b8>
  4068e8:	strb	wzr, [sp, #246]
  4068ec:	str	wzr, [sp, #240]
  4068f0:	b	406c54 <__fxstatat@plt+0x3744>
  4068f4:	ldr	w1, [sp, #240]
  4068f8:	ldr	x0, [sp, #176]
  4068fc:	cmp	x1, x0
  406900:	b.cs	406950 <__fxstatat@plt+0x3440>  // b.hs, b.nlast
  406904:	ldr	x2, [sp, #192]
  406908:	ldr	w1, [sp, #240]
  40690c:	mov	x0, x1
  406910:	lsl	x0, x0, #1
  406914:	add	x0, x0, x1
  406918:	lsl	x0, x0, #3
  40691c:	add	x0, x2, x0
  406920:	ldr	x0, [x0]
  406924:	str	x0, [sp, #232]
  406928:	ldr	x2, [sp, #192]
  40692c:	ldr	w1, [sp, #240]
  406930:	mov	x0, x1
  406934:	lsl	x0, x0, #1
  406938:	add	x0, x0, x1
  40693c:	lsl	x0, x0, #3
  406940:	add	x0, x2, x0
  406944:	ldr	x0, [x0, #8]
  406948:	str	x0, [sp, #224]
  40694c:	b	40698c <__fxstatat@plt+0x347c>
  406950:	ldr	w0, [sp, #240]
  406954:	sub	w0, w0, #0x1
  406958:	str	w0, [sp, #240]
  40695c:	ldr	x2, [sp, #192]
  406960:	ldr	w1, [sp, #240]
  406964:	mov	x0, x1
  406968:	lsl	x0, x0, #1
  40696c:	add	x0, x0, x1
  406970:	lsl	x0, x0, #3
  406974:	add	x0, x2, x0
  406978:	ldr	x0, [x0, #8]
  40697c:	ldr	x1, [sp, #264]
  406980:	add	x0, x1, x0
  406984:	str	x0, [sp, #232]
  406988:	str	xzr, [sp, #224]
  40698c:	ldr	x1, [sp, #232]
  406990:	ldr	x0, [sp, #224]
  406994:	add	x0, x1, x0
  406998:	ldr	x1, [sp, #88]
  40699c:	cmp	x1, x0
  4069a0:	b.ge	4069cc <__fxstatat@plt+0x34bc>  // b.tcont
  4069a4:	ldr	x1, [sp, #88]
  4069a8:	ldr	x0, [sp, #232]
  4069ac:	cmp	x1, x0
  4069b0:	b.ge	4069bc <__fxstatat@plt+0x34ac>  // b.tcont
  4069b4:	ldr	x0, [sp, #88]
  4069b8:	str	x0, [sp, #232]
  4069bc:	ldr	x1, [sp, #88]
  4069c0:	ldr	x0, [sp, #232]
  4069c4:	sub	x0, x1, x0
  4069c8:	str	x0, [sp, #224]
  4069cc:	ldr	x1, [sp, #232]
  4069d0:	ldr	x0, [sp, #264]
  4069d4:	sub	x1, x1, x0
  4069d8:	ldr	x0, [sp, #256]
  4069dc:	sub	x0, x1, x0
  4069e0:	str	x0, [sp, #200]
  4069e4:	strb	wzr, [sp, #247]
  4069e8:	ldr	x0, [sp, #200]
  4069ec:	cmp	x0, #0x0
  4069f0:	b.eq	406b8c <__fxstatat@plt+0x367c>  // b.none
  4069f4:	mov	w2, #0x0                   	// #0
  4069f8:	ldr	x1, [sp, #232]
  4069fc:	ldr	w0, [sp, #124]
  406a00:	bl	402e00 <lseek@plt>
  406a04:	cmp	x0, #0x0
  406a08:	b.ge	406a64 <__fxstatat@plt+0x3554>  // b.tcont
  406a0c:	bl	403420 <__errno_location@plt>
  406a10:	ldr	w19, [x0]
  406a14:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  406a18:	add	x0, x0, #0x748
  406a1c:	bl	403490 <gettext@plt>
  406a20:	mov	x20, x0
  406a24:	ldr	x1, [sp, #72]
  406a28:	mov	w0, #0x4                   	// #4
  406a2c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406a30:	mov	x3, x0
  406a34:	mov	x2, x20
  406a38:	mov	w1, w19
  406a3c:	mov	w0, #0x0                   	// #0
  406a40:	bl	402cb0 <error@plt>
  406a44:	b	406a54 <__fxstatat@plt+0x3544>
  406a48:	nop
  406a4c:	b	406a54 <__fxstatat@plt+0x3544>
  406a50:	nop
  406a54:	add	x0, sp, #0x98
  406a58:	bl	405fbc <__fxstatat@plt+0x2aac>
  406a5c:	mov	w0, #0x0                   	// #0
  406a60:	b	406dc8 <__fxstatat@plt+0x38b8>
  406a64:	ldrb	w0, [sp, #246]
  406a68:	cmp	w0, #0x0
  406a6c:	b.eq	406a7c <__fxstatat@plt+0x356c>  // b.none
  406a70:	ldr	w0, [sp, #84]
  406a74:	cmp	w0, #0x3
  406a78:	b.eq	406a9c <__fxstatat@plt+0x358c>  // b.none
  406a7c:	ldrb	w0, [sp, #246]
  406a80:	eor	w0, w0, #0x1
  406a84:	and	w0, w0, #0xff
  406a88:	cmp	w0, #0x0
  406a8c:	b.eq	406ae0 <__fxstatat@plt+0x35d0>  // b.none
  406a90:	ldr	w0, [sp, #84]
  406a94:	cmp	w0, #0x1
  406a98:	b.eq	406ae0 <__fxstatat@plt+0x35d0>  // b.none
  406a9c:	ldr	w0, [sp, #84]
  406aa0:	cmp	w0, #0x3
  406aa4:	cset	w0, eq  // eq = none
  406aa8:	and	w0, w0, #0xff
  406aac:	ldr	x3, [sp, #200]
  406ab0:	mov	w2, w0
  406ab4:	ldr	x1, [sp, #272]
  406ab8:	ldr	w0, [sp, #120]
  406abc:	bl	4061b0 <__fxstatat@plt+0x2ca0>
  406ac0:	and	w0, w0, #0xff
  406ac4:	eor	w0, w0, #0x1
  406ac8:	and	w0, w0, #0xff
  406acc:	cmp	w0, #0x0
  406ad0:	b.ne	406a48 <__fxstatat@plt+0x3538>  // b.any
  406ad4:	mov	w0, #0x1                   	// #1
  406ad8:	strb	w0, [sp, #247]
  406adc:	b	406b8c <__fxstatat@plt+0x367c>
  406ae0:	ldr	x0, [sp, #200]
  406ae4:	str	x0, [sp, #216]
  406ae8:	ldrb	w0, [sp, #246]
  406aec:	cmp	w0, #0x0
  406af0:	b.eq	406b14 <__fxstatat@plt+0x3604>  // b.none
  406af4:	ldr	x1, [sp, #88]
  406af8:	ldr	x0, [sp, #248]
  406afc:	sub	x0, x1, x0
  406b00:	ldr	x2, [sp, #200]
  406b04:	ldr	x1, [sp, #200]
  406b08:	cmp	x2, x0
  406b0c:	csel	x0, x1, x0, le
  406b10:	str	x0, [sp, #216]
  406b14:	ldr	x1, [sp, #216]
  406b18:	ldr	w0, [sp, #120]
  406b1c:	bl	406700 <__fxstatat@plt+0x31f0>
  406b20:	and	w0, w0, #0xff
  406b24:	eor	w0, w0, #0x1
  406b28:	and	w0, w0, #0xff
  406b2c:	cmp	w0, #0x0
  406b30:	b.eq	406b74 <__fxstatat@plt+0x3664>  // b.none
  406b34:	bl	403420 <__errno_location@plt>
  406b38:	ldr	w19, [x0]
  406b3c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  406b40:	add	x0, x0, #0x7d8
  406b44:	bl	403490 <gettext@plt>
  406b48:	mov	x20, x0
  406b4c:	ldr	x2, [sp, #272]
  406b50:	mov	w1, #0x3                   	// #3
  406b54:	mov	w0, #0x0                   	// #0
  406b58:	bl	41380c <__fxstatat@plt+0x102fc>
  406b5c:	mov	x3, x0
  406b60:	mov	x2, x20
  406b64:	mov	w1, w19
  406b68:	mov	w0, #0x0                   	// #0
  406b6c:	bl	402cb0 <error@plt>
  406b70:	b	406a54 <__fxstatat@plt+0x3544>
  406b74:	ldr	x0, [sp, #88]
  406b78:	ldr	x2, [sp, #232]
  406b7c:	ldr	x1, [sp, #232]
  406b80:	cmp	x2, x0
  406b84:	csel	x0, x1, x0, le
  406b88:	str	x0, [sp, #248]
  406b8c:	ldr	x0, [sp, #232]
  406b90:	str	x0, [sp, #264]
  406b94:	strb	wzr, [sp, #246]
  406b98:	ldr	x0, [sp, #224]
  406b9c:	str	x0, [sp, #256]
  406ba0:	ldr	w0, [sp, #84]
  406ba4:	cmp	w0, #0x3
  406ba8:	b.ne	406bb4 <__fxstatat@plt+0x36a4>  // b.any
  406bac:	ldr	x0, [sp, #96]
  406bb0:	b	406bb8 <__fxstatat@plt+0x36a8>
  406bb4:	mov	x0, #0x0                   	// #0
  406bb8:	ldr	x1, [sp, #224]
  406bbc:	add	x2, sp, #0x8f
  406bc0:	str	x2, [sp, #16]
  406bc4:	add	x2, sp, #0x90
  406bc8:	str	x2, [sp, #8]
  406bcc:	str	x1, [sp]
  406bd0:	ldr	x7, [sp, #272]
  406bd4:	ldr	x6, [sp, #72]
  406bd8:	mov	w5, #0x1                   	// #1
  406bdc:	mov	x4, x0
  406be0:	ldr	x3, [sp, #104]
  406be4:	ldr	x2, [sp, #112]
  406be8:	ldr	w1, [sp, #120]
  406bec:	ldr	w0, [sp, #124]
  406bf0:	bl	4062ac <__fxstatat@plt+0x2d9c>
  406bf4:	and	w0, w0, #0xff
  406bf8:	eor	w0, w0, #0x1
  406bfc:	and	w0, w0, #0xff
  406c00:	cmp	w0, #0x0
  406c04:	b.ne	406a50 <__fxstatat@plt+0x3540>  // b.any
  406c08:	ldr	x0, [sp, #144]
  406c0c:	ldr	x1, [sp, #232]
  406c10:	add	x0, x1, x0
  406c14:	str	x0, [sp, #248]
  406c18:	ldr	x0, [sp, #144]
  406c1c:	cmp	x0, #0x0
  406c20:	b.eq	406c2c <__fxstatat@plt+0x371c>  // b.none
  406c24:	ldrb	w0, [sp, #143]
  406c28:	strb	w0, [sp, #247]
  406c2c:	ldr	x1, [sp, #248]
  406c30:	ldr	x0, [sp, #88]
  406c34:	cmp	x1, x0
  406c38:	b.ne	406c48 <__fxstatat@plt+0x3738>  // b.any
  406c3c:	mov	w0, #0x1                   	// #1
  406c40:	strb	w0, [sp, #185]
  406c44:	b	406c70 <__fxstatat@plt+0x3760>
  406c48:	ldr	w0, [sp, #240]
  406c4c:	add	w0, w0, #0x1
  406c50:	str	w0, [sp, #240]
  406c54:	ldr	w1, [sp, #240]
  406c58:	ldr	x0, [sp, #176]
  406c5c:	cmp	x1, x0
  406c60:	b.cc	4068f4 <__fxstatat@plt+0x33e4>  // b.lo, b.ul, b.last
  406c64:	ldrb	w0, [sp, #246]
  406c68:	cmp	w0, #0x0
  406c6c:	b.ne	4068f4 <__fxstatat@plt+0x33e4>  // b.any
  406c70:	add	x0, sp, #0x98
  406c74:	bl	405fbc <__fxstatat@plt+0x2aac>
  406c78:	ldrb	w0, [sp, #185]
  406c7c:	eor	w0, w0, #0x1
  406c80:	and	w0, w0, #0xff
  406c84:	cmp	w0, #0x0
  406c88:	b.ne	406858 <__fxstatat@plt+0x3348>  // b.any
  406c8c:	b	406c94 <__fxstatat@plt+0x3784>
  406c90:	nop
  406c94:	ldr	x1, [sp, #248]
  406c98:	ldr	x0, [sp, #88]
  406c9c:	cmp	x1, x0
  406ca0:	b.lt	406cb0 <__fxstatat@plt+0x37a0>  // b.tstop
  406ca4:	ldrb	w0, [sp, #247]
  406ca8:	cmp	w0, #0x0
  406cac:	b.eq	406d44 <__fxstatat@plt+0x3834>  // b.none
  406cb0:	ldr	w0, [sp, #84]
  406cb4:	cmp	w0, #0x1
  406cb8:	b.eq	406cd8 <__fxstatat@plt+0x37c8>  // b.none
  406cbc:	ldr	x1, [sp, #88]
  406cc0:	ldr	w0, [sp, #120]
  406cc4:	bl	403390 <ftruncate@plt>
  406cc8:	cmp	w0, #0x0
  406ccc:	cset	w0, ne  // ne = any
  406cd0:	and	w0, w0, #0xff
  406cd4:	b	406cfc <__fxstatat@plt+0x37ec>
  406cd8:	ldr	x1, [sp, #88]
  406cdc:	ldr	x0, [sp, #248]
  406ce0:	sub	x0, x1, x0
  406ce4:	mov	x1, x0
  406ce8:	ldr	w0, [sp, #120]
  406cec:	bl	406700 <__fxstatat@plt+0x31f0>
  406cf0:	and	w0, w0, #0xff
  406cf4:	eor	w0, w0, #0x1
  406cf8:	and	w0, w0, #0xff
  406cfc:	cmp	w0, #0x0
  406d00:	b.eq	406d44 <__fxstatat@plt+0x3834>  // b.none
  406d04:	bl	403420 <__errno_location@plt>
  406d08:	ldr	w19, [x0]
  406d0c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  406d10:	add	x0, x0, #0x7f0
  406d14:	bl	403490 <gettext@plt>
  406d18:	mov	x20, x0
  406d1c:	ldr	x1, [sp, #272]
  406d20:	mov	w0, #0x4                   	// #4
  406d24:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406d28:	mov	x3, x0
  406d2c:	mov	x2, x20
  406d30:	mov	w1, w19
  406d34:	mov	w0, #0x0                   	// #0
  406d38:	bl	402cb0 <error@plt>
  406d3c:	mov	w0, #0x0                   	// #0
  406d40:	b	406dc8 <__fxstatat@plt+0x38b8>
  406d44:	ldr	w0, [sp, #84]
  406d48:	cmp	w0, #0x3
  406d4c:	b.ne	406dc4 <__fxstatat@plt+0x38b4>  // b.any
  406d50:	ldr	x1, [sp, #248]
  406d54:	ldr	x0, [sp, #88]
  406d58:	cmp	x1, x0
  406d5c:	b.ge	406dc4 <__fxstatat@plt+0x38b4>  // b.tcont
  406d60:	ldr	x1, [sp, #88]
  406d64:	ldr	x0, [sp, #248]
  406d68:	sub	x0, x1, x0
  406d6c:	mov	x2, x0
  406d70:	ldr	x1, [sp, #248]
  406d74:	ldr	w0, [sp, #120]
  406d78:	bl	40613c <__fxstatat@plt+0x2c2c>
  406d7c:	cmp	w0, #0x0
  406d80:	b.ge	406dc4 <__fxstatat@plt+0x38b4>  // b.tcont
  406d84:	bl	403420 <__errno_location@plt>
  406d88:	ldr	w19, [x0]
  406d8c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  406d90:	add	x0, x0, #0x758
  406d94:	bl	403490 <gettext@plt>
  406d98:	mov	x20, x0
  406d9c:	ldr	x1, [sp, #272]
  406da0:	mov	w0, #0x4                   	// #4
  406da4:	bl	4136d4 <__fxstatat@plt+0x101c4>
  406da8:	mov	x3, x0
  406dac:	mov	x2, x20
  406db0:	mov	w1, w19
  406db4:	mov	w0, #0x0                   	// #0
  406db8:	bl	402cb0 <error@plt>
  406dbc:	mov	w0, #0x0                   	// #0
  406dc0:	b	406dc8 <__fxstatat@plt+0x38b8>
  406dc4:	mov	w0, #0x1                   	// #1
  406dc8:	ldp	x19, x20, [sp, #48]
  406dcc:	ldp	x29, x30, [sp, #32]
  406dd0:	add	sp, sp, #0x110
  406dd4:	ret
  406dd8:	sub	sp, sp, #0x10
  406ddc:	str	x0, [sp, #8]
  406de0:	str	x1, [sp]
  406de4:	b	406e2c <__fxstatat@plt+0x391c>
  406de8:	ldr	x0, [sp]
  406dec:	ldr	x1, [x0, #8]
  406df0:	ldr	x0, [sp, #8]
  406df4:	ldr	x0, [x0, #8]
  406df8:	cmp	x1, x0
  406dfc:	b.ne	406e20 <__fxstatat@plt+0x3910>  // b.any
  406e00:	ldr	x0, [sp]
  406e04:	ldr	x1, [x0, #16]
  406e08:	ldr	x0, [sp, #8]
  406e0c:	ldr	x0, [x0]
  406e10:	cmp	x1, x0
  406e14:	b.ne	406e20 <__fxstatat@plt+0x3910>  // b.any
  406e18:	mov	w0, #0x1                   	// #1
  406e1c:	b	406e3c <__fxstatat@plt+0x392c>
  406e20:	ldr	x0, [sp]
  406e24:	ldr	x0, [x0]
  406e28:	str	x0, [sp]
  406e2c:	ldr	x0, [sp]
  406e30:	cmp	x0, #0x0
  406e34:	b.ne	406de8 <__fxstatat@plt+0x38d8>  // b.any
  406e38:	mov	w0, #0x0                   	// #0
  406e3c:	add	sp, sp, #0x10
  406e40:	ret
  406e44:	sub	sp, sp, #0x10
  406e48:	str	w0, [sp, #12]
  406e4c:	ldr	w0, [sp, #12]
  406e50:	cmp	w0, #0x5f
  406e54:	b.eq	406e64 <__fxstatat@plt+0x3954>  // b.none
  406e58:	ldr	w0, [sp, #12]
  406e5c:	cmp	w0, #0x3d
  406e60:	b.ne	406e6c <__fxstatat@plt+0x395c>  // b.any
  406e64:	mov	w0, #0x1                   	// #1
  406e68:	b	406e70 <__fxstatat@plt+0x3960>
  406e6c:	mov	w0, #0x0                   	// #0
  406e70:	and	w0, w0, #0x1
  406e74:	and	w0, w0, #0xff
  406e78:	add	sp, sp, #0x10
  406e7c:	ret
  406e80:	stp	x29, x30, [sp, #-288]!
  406e84:	mov	x29, sp
  406e88:	str	x0, [sp, #56]
  406e8c:	str	x1, [sp, #48]
  406e90:	str	x2, [sp, #240]
  406e94:	str	x3, [sp, #248]
  406e98:	str	x4, [sp, #256]
  406e9c:	str	x5, [sp, #264]
  406ea0:	str	x6, [sp, #272]
  406ea4:	str	x7, [sp, #280]
  406ea8:	str	q0, [sp, #112]
  406eac:	str	q1, [sp, #128]
  406eb0:	str	q2, [sp, #144]
  406eb4:	str	q3, [sp, #160]
  406eb8:	str	q4, [sp, #176]
  406ebc:	str	q5, [sp, #192]
  406ec0:	str	q6, [sp, #208]
  406ec4:	str	q7, [sp, #224]
  406ec8:	bl	403420 <__errno_location@plt>
  406ecc:	ldr	w0, [x0]
  406ed0:	bl	406e44 <__fxstatat@plt+0x3934>
  406ed4:	and	w0, w0, #0xff
  406ed8:	eor	w0, w0, #0x1
  406edc:	and	w0, w0, #0xff
  406ee0:	cmp	w0, #0x0
  406ee4:	b.eq	406f4c <__fxstatat@plt+0x3a3c>  // b.none
  406ee8:	bl	403420 <__errno_location@plt>
  406eec:	ldr	w0, [x0]
  406ef0:	str	w0, [sp, #108]
  406ef4:	add	x0, sp, #0x120
  406ef8:	str	x0, [sp, #72]
  406efc:	add	x0, sp, #0x120
  406f00:	str	x0, [sp, #80]
  406f04:	add	x0, sp, #0xf0
  406f08:	str	x0, [sp, #88]
  406f0c:	mov	w0, #0xffffffd0            	// #-48
  406f10:	str	w0, [sp, #96]
  406f14:	mov	w0, #0xffffff80            	// #-128
  406f18:	str	w0, [sp, #100]
  406f1c:	add	x2, sp, #0x10
  406f20:	add	x3, sp, #0x48
  406f24:	ldp	x0, x1, [x3]
  406f28:	stp	x0, x1, [x2]
  406f2c:	ldp	x0, x1, [x3, #16]
  406f30:	stp	x0, x1, [x2, #16]
  406f34:	add	x0, sp, #0x10
  406f38:	mov	x3, x0
  406f3c:	ldr	x2, [sp, #48]
  406f40:	ldr	w1, [sp, #108]
  406f44:	mov	w0, #0x0                   	// #0
  406f48:	bl	416b1c <__fxstatat@plt+0x1360c>
  406f4c:	nop
  406f50:	ldp	x29, x30, [sp], #288
  406f54:	ret
  406f58:	stp	x29, x30, [sp, #-288]!
  406f5c:	mov	x29, sp
  406f60:	str	x0, [sp, #56]
  406f64:	str	x1, [sp, #48]
  406f68:	str	x2, [sp, #240]
  406f6c:	str	x3, [sp, #248]
  406f70:	str	x4, [sp, #256]
  406f74:	str	x5, [sp, #264]
  406f78:	str	x6, [sp, #272]
  406f7c:	str	x7, [sp, #280]
  406f80:	str	q0, [sp, #112]
  406f84:	str	q1, [sp, #128]
  406f88:	str	q2, [sp, #144]
  406f8c:	str	q3, [sp, #160]
  406f90:	str	q4, [sp, #176]
  406f94:	str	q5, [sp, #192]
  406f98:	str	q6, [sp, #208]
  406f9c:	str	q7, [sp, #224]
  406fa0:	bl	403420 <__errno_location@plt>
  406fa4:	ldr	w0, [x0]
  406fa8:	str	w0, [sp, #108]
  406fac:	add	x0, sp, #0x120
  406fb0:	str	x0, [sp, #72]
  406fb4:	add	x0, sp, #0x120
  406fb8:	str	x0, [sp, #80]
  406fbc:	add	x0, sp, #0xf0
  406fc0:	str	x0, [sp, #88]
  406fc4:	mov	w0, #0xffffffd0            	// #-48
  406fc8:	str	w0, [sp, #96]
  406fcc:	mov	w0, #0xffffff80            	// #-128
  406fd0:	str	w0, [sp, #100]
  406fd4:	add	x2, sp, #0x10
  406fd8:	add	x3, sp, #0x48
  406fdc:	ldp	x0, x1, [x3]
  406fe0:	stp	x0, x1, [x2]
  406fe4:	ldp	x0, x1, [x3, #16]
  406fe8:	stp	x0, x1, [x2, #16]
  406fec:	add	x0, sp, #0x10
  406ff0:	mov	x3, x0
  406ff4:	ldr	x2, [sp, #48]
  406ff8:	ldr	w1, [sp, #108]
  406ffc:	mov	w0, #0x0                   	// #0
  407000:	bl	416b1c <__fxstatat@plt+0x1360c>
  407004:	nop
  407008:	ldp	x29, x30, [sp], #288
  40700c:	ret
  407010:	stp	x29, x30, [sp, #-32]!
  407014:	mov	x29, sp
  407018:	str	x0, [sp, #24]
  40701c:	str	x1, [sp, #16]
  407020:	ldr	x1, [sp, #16]
  407024:	mov	w0, #0x4                   	// #4
  407028:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40702c:	ldp	x29, x30, [sp], #32
  407030:	ret
  407034:	sub	sp, sp, #0x10
  407038:	str	x0, [sp, #8]
  40703c:	str	x1, [sp]
  407040:	nop
  407044:	add	sp, sp, #0x10
  407048:	ret
  40704c:	stp	x29, x30, [sp, #-32]!
  407050:	mov	x29, sp
  407054:	str	x0, [sp, #24]
  407058:	str	x1, [sp, #16]
  40705c:	mov	x2, #0x10                  	// #16
  407060:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407064:	add	x1, x0, #0x808
  407068:	ldr	x0, [sp, #24]
  40706c:	bl	402f20 <strncmp@plt>
  407070:	cmp	w0, #0x0
  407074:	b.eq	407094 <__fxstatat@plt+0x3b84>  // b.none
  407078:	ldr	x1, [sp, #16]
  40707c:	ldr	x0, [sp, #24]
  407080:	bl	4032d0 <attr_copy_check_permissions@plt>
  407084:	cmp	w0, #0x0
  407088:	b.eq	407094 <__fxstatat@plt+0x3b84>  // b.none
  40708c:	mov	w0, #0x1                   	// #1
  407090:	b	407098 <__fxstatat@plt+0x3b88>
  407094:	mov	w0, #0x0                   	// #0
  407098:	ldp	x29, x30, [sp], #32
  40709c:	ret
  4070a0:	stp	x29, x30, [sp, #-80]!
  4070a4:	mov	x29, sp
  4070a8:	str	x0, [sp, #40]
  4070ac:	str	w1, [sp, #36]
  4070b0:	str	x2, [sp, #24]
  4070b4:	str	w3, [sp, #32]
  4070b8:	str	x4, [sp, #16]
  4070bc:	ldr	x0, [sp, #16]
  4070c0:	ldrb	w0, [x0, #35]
  4070c4:	eor	w0, w0, #0x1
  4070c8:	and	w0, w0, #0xff
  4070cc:	cmp	w0, #0x0
  4070d0:	b.ne	4070e4 <__fxstatat@plt+0x3bd4>  // b.any
  4070d4:	ldr	x0, [sp, #16]
  4070d8:	ldrb	w0, [x0, #40]
  4070dc:	cmp	w0, #0x0
  4070e0:	b.eq	4070ec <__fxstatat@plt+0x3bdc>  // b.none
  4070e4:	mov	w0, #0x1                   	// #1
  4070e8:	b	4070f0 <__fxstatat@plt+0x3be0>
  4070ec:	mov	w0, #0x0                   	// #0
  4070f0:	strb	w0, [sp, #75]
  4070f4:	ldrb	w0, [sp, #75]
  4070f8:	and	w0, w0, #0x1
  4070fc:	strb	w0, [sp, #75]
  407100:	ldrb	w0, [sp, #75]
  407104:	eor	w0, w0, #0x1
  407108:	and	w0, w0, #0xff
  40710c:	cmp	w0, #0x0
  407110:	b.eq	407134 <__fxstatat@plt+0x3c24>  // b.none
  407114:	ldr	x0, [sp, #16]
  407118:	ldrb	w0, [x0, #41]
  40711c:	eor	w0, w0, #0x1
  407120:	and	w0, w0, #0xff
  407124:	cmp	w0, #0x0
  407128:	b.eq	407134 <__fxstatat@plt+0x3c24>  // b.none
  40712c:	mov	w0, #0x1                   	// #1
  407130:	b	407138 <__fxstatat@plt+0x3c28>
  407134:	mov	w0, #0x0                   	// #0
  407138:	strb	w0, [sp, #74]
  40713c:	ldrb	w0, [sp, #74]
  407140:	and	w0, w0, #0x1
  407144:	strb	w0, [sp, #74]
  407148:	ldr	x0, [sp, #16]
  40714c:	ldrb	w0, [x0, #37]
  407150:	cmp	w0, #0x0
  407154:	b.ne	407168 <__fxstatat@plt+0x3c58>  // b.any
  407158:	ldr	x0, [sp, #16]
  40715c:	ldrb	w0, [x0, #33]
  407160:	cmp	w0, #0x0
  407164:	b.eq	407170 <__fxstatat@plt+0x3c60>  // b.none
  407168:	mov	w0, #0x1                   	// #1
  40716c:	b	407174 <__fxstatat@plt+0x3c64>
  407170:	mov	w0, #0x0                   	// #0
  407174:	strb	w0, [sp, #73]
  407178:	ldrb	w0, [sp, #73]
  40717c:	and	w0, w0, #0x1
  407180:	strb	w0, [sp, #73]
  407184:	ldrb	w0, [sp, #75]
  407188:	cmp	w0, #0x0
  40718c:	b.eq	40719c <__fxstatat@plt+0x3c8c>  // b.none
  407190:	adrp	x0, 406000 <__fxstatat@plt+0x2af0>
  407194:	add	x0, x0, #0xf58
  407198:	b	4071a4 <__fxstatat@plt+0x3c94>
  40719c:	adrp	x0, 406000 <__fxstatat@plt+0x2af0>
  4071a0:	add	x0, x0, #0xe80
  4071a4:	str	x0, [sp, #48]
  4071a8:	adrp	x0, 407000 <__fxstatat@plt+0x3af0>
  4071ac:	add	x0, x0, #0x10
  4071b0:	str	x0, [sp, #56]
  4071b4:	adrp	x0, 407000 <__fxstatat@plt+0x3af0>
  4071b8:	add	x0, x0, #0x34
  4071bc:	str	x0, [sp, #64]
  4071c0:	ldr	w0, [sp, #36]
  4071c4:	cmp	w0, #0x0
  4071c8:	b.lt	40723c <__fxstatat@plt+0x3d2c>  // b.tstop
  4071cc:	ldr	w0, [sp, #32]
  4071d0:	cmp	w0, #0x0
  4071d4:	b.lt	40723c <__fxstatat@plt+0x3d2c>  // b.tstop
  4071d8:	ldrb	w0, [sp, #73]
  4071dc:	cmp	w0, #0x0
  4071e0:	b.eq	4071f0 <__fxstatat@plt+0x3ce0>  // b.none
  4071e4:	adrp	x0, 407000 <__fxstatat@plt+0x3af0>
  4071e8:	add	x0, x0, #0x4c
  4071ec:	b	4071f4 <__fxstatat@plt+0x3ce4>
  4071f0:	mov	x0, #0x0                   	// #0
  4071f4:	ldrb	w1, [sp, #75]
  4071f8:	cmp	w1, #0x0
  4071fc:	b.ne	40720c <__fxstatat@plt+0x3cfc>  // b.any
  407200:	ldrb	w1, [sp, #74]
  407204:	cmp	w1, #0x0
  407208:	b.eq	407214 <__fxstatat@plt+0x3d04>  // b.none
  40720c:	add	x1, sp, #0x30
  407210:	b	407218 <__fxstatat@plt+0x3d08>
  407214:	mov	x1, #0x0                   	// #0
  407218:	mov	x5, x1
  40721c:	mov	x4, x0
  407220:	ldr	w3, [sp, #32]
  407224:	ldr	x2, [sp, #24]
  407228:	ldr	w1, [sp, #36]
  40722c:	ldr	x0, [sp, #40]
  407230:	bl	403200 <attr_copy_fd@plt>
  407234:	str	w0, [sp, #76]
  407238:	b	407294 <__fxstatat@plt+0x3d84>
  40723c:	ldrb	w0, [sp, #73]
  407240:	cmp	w0, #0x0
  407244:	b.eq	407254 <__fxstatat@plt+0x3d44>  // b.none
  407248:	adrp	x0, 407000 <__fxstatat@plt+0x3af0>
  40724c:	add	x0, x0, #0x4c
  407250:	b	407258 <__fxstatat@plt+0x3d48>
  407254:	mov	x0, #0x0                   	// #0
  407258:	ldrb	w1, [sp, #75]
  40725c:	cmp	w1, #0x0
  407260:	b.ne	407270 <__fxstatat@plt+0x3d60>  // b.any
  407264:	ldrb	w1, [sp, #74]
  407268:	cmp	w1, #0x0
  40726c:	b.eq	407278 <__fxstatat@plt+0x3d68>  // b.none
  407270:	add	x1, sp, #0x30
  407274:	b	40727c <__fxstatat@plt+0x3d6c>
  407278:	mov	x1, #0x0                   	// #0
  40727c:	mov	x3, x1
  407280:	mov	x2, x0
  407284:	ldr	x1, [sp, #24]
  407288:	ldr	x0, [sp, #40]
  40728c:	bl	4032b0 <attr_copy_file@plt>
  407290:	str	w0, [sp, #76]
  407294:	ldr	w0, [sp, #76]
  407298:	cmp	w0, #0x0
  40729c:	cset	w0, eq  // eq = none
  4072a0:	and	w0, w0, #0xff
  4072a4:	ldp	x29, x30, [sp], #80
  4072a8:	ret
  4072ac:	sub	sp, sp, #0xf0
  4072b0:	stp	x29, x30, [sp, #16]
  4072b4:	add	x29, sp, #0x10
  4072b8:	stp	x19, x20, [sp, #32]
  4072bc:	str	x0, [sp, #104]
  4072c0:	str	x1, [sp, #96]
  4072c4:	strb	w2, [sp, #95]
  4072c8:	str	x3, [sp, #80]
  4072cc:	str	x4, [sp, #72]
  4072d0:	str	x5, [sp, #64]
  4072d4:	str	x6, [sp, #56]
  4072d8:	str	x7, [sp, #48]
  4072dc:	ldr	x1, [sp, #64]
  4072e0:	add	x0, sp, #0x78
  4072e4:	ldp	x2, x3, [x1]
  4072e8:	stp	x2, x3, [x0]
  4072ec:	ldp	x2, x3, [x1, #16]
  4072f0:	stp	x2, x3, [x0, #16]
  4072f4:	ldp	x2, x3, [x1, #32]
  4072f8:	stp	x2, x3, [x0, #32]
  4072fc:	ldp	x2, x3, [x1, #48]
  407300:	stp	x2, x3, [x0, #48]
  407304:	ldp	x2, x3, [x1, #64]
  407308:	stp	x2, x3, [x0, #64]
  40730c:	mov	w0, #0x1                   	// #1
  407310:	strb	w0, [sp, #231]
  407314:	mov	w1, #0x2                   	// #2
  407318:	ldr	x0, [sp, #104]
  40731c:	bl	414478 <__fxstatat@plt+0x10f68>
  407320:	str	x0, [sp, #216]
  407324:	ldr	x0, [sp, #216]
  407328:	cmp	x0, #0x0
  40732c:	b.ne	407370 <__fxstatat@plt+0x3e60>  // b.any
  407330:	bl	403420 <__errno_location@plt>
  407334:	ldr	w19, [x0]
  407338:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40733c:	add	x0, x0, #0x820
  407340:	bl	403490 <gettext@plt>
  407344:	mov	x20, x0
  407348:	ldr	x1, [sp, #104]
  40734c:	mov	w0, #0x4                   	// #4
  407350:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407354:	mov	x3, x0
  407358:	mov	x2, x20
  40735c:	mov	w1, w19
  407360:	mov	w0, #0x0                   	// #0
  407364:	bl	402cb0 <error@plt>
  407368:	mov	w0, #0x0                   	// #0
  40736c:	b	4074c4 <__fxstatat@plt+0x3fb4>
  407370:	ldr	x0, [sp, #64]
  407374:	ldr	w0, [x0, #4]
  407378:	cmp	w0, #0x3
  40737c:	b.ne	407388 <__fxstatat@plt+0x3e78>  // b.any
  407380:	mov	w0, #0x2                   	// #2
  407384:	str	w0, [sp, #124]
  407388:	strb	wzr, [sp, #230]
  40738c:	ldr	x0, [sp, #216]
  407390:	str	x0, [sp, #232]
  407394:	b	407494 <__fxstatat@plt+0x3f84>
  407398:	mov	x2, #0x0                   	// #0
  40739c:	ldr	x1, [sp, #232]
  4073a0:	ldr	x0, [sp, #104]
  4073a4:	bl	40e858 <__fxstatat@plt+0xb348>
  4073a8:	str	x0, [sp, #208]
  4073ac:	mov	x2, #0x0                   	// #0
  4073b0:	ldr	x1, [sp, #232]
  4073b4:	ldr	x0, [sp, #96]
  4073b8:	bl	40e858 <__fxstatat@plt+0xb348>
  4073bc:	str	x0, [sp, #200]
  4073c0:	ldr	x0, [sp, #56]
  4073c4:	ldrb	w0, [x0]
  4073c8:	strb	w0, [sp, #118]
  4073cc:	add	x2, sp, #0x76
  4073d0:	add	x1, sp, #0x78
  4073d4:	str	xzr, [sp, #8]
  4073d8:	add	x0, sp, #0x77
  4073dc:	str	x0, [sp]
  4073e0:	mov	x7, x2
  4073e4:	mov	w6, #0x0                   	// #0
  4073e8:	mov	x5, x1
  4073ec:	ldr	x4, [sp, #72]
  4073f0:	ldr	x3, [sp, #80]
  4073f4:	ldrb	w2, [sp, #95]
  4073f8:	ldr	x1, [sp, #200]
  4073fc:	ldr	x0, [sp, #208]
  407400:	bl	40983c <__fxstatat@plt+0x632c>
  407404:	and	w1, w0, #0xff
  407408:	ldrb	w0, [sp, #231]
  40740c:	and	w0, w0, w1
  407410:	cmp	w0, #0x0
  407414:	cset	w0, ne  // ne = any
  407418:	strb	w0, [sp, #231]
  40741c:	ldr	x0, [sp, #48]
  407420:	ldrb	w1, [x0]
  407424:	ldrb	w0, [sp, #119]
  407428:	orr	w0, w1, w0
  40742c:	and	w0, w0, #0xff
  407430:	cmp	w0, #0x0
  407434:	cset	w0, ne  // ne = any
  407438:	and	w1, w0, #0xff
  40743c:	ldr	x0, [sp, #48]
  407440:	strb	w1, [x0]
  407444:	ldr	x0, [sp, #200]
  407448:	bl	4031c0 <free@plt>
  40744c:	ldr	x0, [sp, #208]
  407450:	bl	4031c0 <free@plt>
  407454:	ldrb	w0, [sp, #119]
  407458:	cmp	w0, #0x0
  40745c:	b.ne	4074a8 <__fxstatat@plt+0x3f98>  // b.any
  407460:	ldrb	w1, [sp, #118]
  407464:	ldrb	w0, [sp, #230]
  407468:	orr	w0, w1, w0
  40746c:	and	w0, w0, #0xff
  407470:	cmp	w0, #0x0
  407474:	cset	w0, ne  // ne = any
  407478:	strb	w0, [sp, #230]
  40747c:	ldr	x0, [sp, #232]
  407480:	bl	402c70 <strlen@plt>
  407484:	add	x0, x0, #0x1
  407488:	ldr	x1, [sp, #232]
  40748c:	add	x0, x1, x0
  407490:	str	x0, [sp, #232]
  407494:	ldr	x0, [sp, #232]
  407498:	ldrb	w0, [x0]
  40749c:	cmp	w0, #0x0
  4074a0:	b.ne	407398 <__fxstatat@plt+0x3e88>  // b.any
  4074a4:	b	4074ac <__fxstatat@plt+0x3f9c>
  4074a8:	nop
  4074ac:	ldr	x0, [sp, #216]
  4074b0:	bl	4031c0 <free@plt>
  4074b4:	ldr	x0, [sp, #56]
  4074b8:	ldrb	w1, [sp, #230]
  4074bc:	strb	w1, [x0]
  4074c0:	ldrb	w0, [sp, #231]
  4074c4:	ldp	x19, x20, [sp, #32]
  4074c8:	ldp	x29, x30, [sp, #16]
  4074cc:	add	sp, sp, #0xf0
  4074d0:	ret
  4074d4:	stp	x29, x30, [sp, #-128]!
  4074d8:	mov	x29, sp
  4074dc:	stp	x19, x20, [sp, #16]
  4074e0:	str	x0, [sp, #72]
  4074e4:	str	x1, [sp, #64]
  4074e8:	str	w2, [sp, #60]
  4074ec:	str	x3, [sp, #48]
  4074f0:	strb	w4, [sp, #59]
  4074f4:	str	x5, [sp, #40]
  4074f8:	ldr	x0, [sp, #48]
  4074fc:	ldr	w0, [x0, #24]
  407500:	str	w0, [sp, #124]
  407504:	ldr	x0, [sp, #48]
  407508:	ldr	w0, [x0, #28]
  40750c:	str	w0, [sp, #120]
  407510:	ldrb	w0, [sp, #59]
  407514:	eor	w0, w0, #0x1
  407518:	and	w0, w0, #0xff
  40751c:	cmp	w0, #0x0
  407520:	b.eq	407628 <__fxstatat@plt+0x4118>  // b.none
  407524:	ldr	x0, [sp, #72]
  407528:	ldrb	w0, [x0, #30]
  40752c:	cmp	w0, #0x0
  407530:	b.ne	407554 <__fxstatat@plt+0x4044>  // b.any
  407534:	ldr	x0, [sp, #72]
  407538:	ldrb	w0, [x0, #24]
  40753c:	cmp	w0, #0x0
  407540:	b.ne	407554 <__fxstatat@plt+0x4044>  // b.any
  407544:	ldr	x0, [sp, #72]
  407548:	ldrb	w0, [x0, #43]
  40754c:	cmp	w0, #0x0
  407550:	b.eq	407628 <__fxstatat@plt+0x4118>  // b.none
  407554:	ldr	x0, [sp, #40]
  407558:	ldr	w0, [x0, #16]
  40755c:	str	w0, [sp, #116]
  407560:	ldr	x0, [sp, #72]
  407564:	ldrb	w0, [x0, #30]
  407568:	cmp	w0, #0x0
  40756c:	b.ne	407580 <__fxstatat@plt+0x4070>  // b.any
  407570:	ldr	x0, [sp, #72]
  407574:	ldrb	w0, [x0, #24]
  407578:	cmp	w0, #0x0
  40757c:	b.eq	40758c <__fxstatat@plt+0x407c>  // b.none
  407580:	ldr	x0, [sp, #48]
  407584:	ldr	w0, [x0, #16]
  407588:	b	407594 <__fxstatat@plt+0x4084>
  40758c:	ldr	x0, [sp, #72]
  407590:	ldr	w0, [x0, #16]
  407594:	str	w0, [sp, #112]
  407598:	ldr	w1, [sp, #116]
  40759c:	ldr	w0, [sp, #112]
  4075a0:	and	w0, w1, w0
  4075a4:	and	w0, w0, #0x1c0
  4075a8:	str	w0, [sp, #108]
  4075ac:	ldr	w2, [sp, #108]
  4075b0:	ldr	w1, [sp, #60]
  4075b4:	ldr	x0, [sp, #64]
  4075b8:	bl	4117cc <__fxstatat@plt+0xe2bc>
  4075bc:	cmp	w0, #0x0
  4075c0:	b.eq	407628 <__fxstatat@plt+0x4118>  // b.none
  4075c4:	ldr	x0, [sp, #72]
  4075c8:	bl	40bfd0 <__fxstatat@plt+0x8ac0>
  4075cc:	and	w0, w0, #0xff
  4075d0:	eor	w0, w0, #0x1
  4075d4:	and	w0, w0, #0xff
  4075d8:	cmp	w0, #0x0
  4075dc:	b.eq	407618 <__fxstatat@plt+0x4108>  // b.none
  4075e0:	bl	403420 <__errno_location@plt>
  4075e4:	ldr	w19, [x0]
  4075e8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4075ec:	add	x0, x0, #0x838
  4075f0:	bl	403490 <gettext@plt>
  4075f4:	mov	x20, x0
  4075f8:	ldr	x1, [sp, #64]
  4075fc:	mov	w0, #0x4                   	// #4
  407600:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407604:	mov	x3, x0
  407608:	mov	x2, x20
  40760c:	mov	w1, w19
  407610:	mov	w0, #0x0                   	// #0
  407614:	bl	402cb0 <error@plt>
  407618:	ldr	x0, [sp, #72]
  40761c:	ldrb	w0, [x0, #36]
  407620:	neg	w0, w0
  407624:	b	407788 <__fxstatat@plt+0x4278>
  407628:	ldr	w0, [sp, #60]
  40762c:	cmn	w0, #0x1
  407630:	b.eq	4076a8 <__fxstatat@plt+0x4198>  // b.none
  407634:	ldr	w2, [sp, #120]
  407638:	ldr	w1, [sp, #124]
  40763c:	ldr	w0, [sp, #60]
  407640:	bl	4034a0 <fchown@plt>
  407644:	cmp	w0, #0x0
  407648:	b.ne	407654 <__fxstatat@plt+0x4144>  // b.any
  40764c:	mov	w0, #0x1                   	// #1
  407650:	b	407788 <__fxstatat@plt+0x4278>
  407654:	bl	403420 <__errno_location@plt>
  407658:	ldr	w0, [x0]
  40765c:	cmp	w0, #0x1
  407660:	b.eq	407674 <__fxstatat@plt+0x4164>  // b.none
  407664:	bl	403420 <__errno_location@plt>
  407668:	ldr	w0, [x0]
  40766c:	cmp	w0, #0x16
  407670:	b.ne	407718 <__fxstatat@plt+0x4208>  // b.any
  407674:	bl	403420 <__errno_location@plt>
  407678:	ldr	w0, [x0]
  40767c:	str	w0, [sp, #96]
  407680:	ldr	w2, [sp, #120]
  407684:	mov	w1, #0xffffffff            	// #-1
  407688:	ldr	w0, [sp, #60]
  40768c:	bl	4034a0 <fchown@plt>
  407690:	str	w0, [sp, #92]
  407694:	bl	403420 <__errno_location@plt>
  407698:	mov	x1, x0
  40769c:	ldr	w0, [sp, #96]
  4076a0:	str	w0, [x1]
  4076a4:	b	407718 <__fxstatat@plt+0x4208>
  4076a8:	ldr	w2, [sp, #120]
  4076ac:	ldr	w1, [sp, #124]
  4076b0:	ldr	x0, [sp, #64]
  4076b4:	bl	403170 <lchown@plt>
  4076b8:	cmp	w0, #0x0
  4076bc:	b.ne	4076c8 <__fxstatat@plt+0x41b8>  // b.any
  4076c0:	mov	w0, #0x1                   	// #1
  4076c4:	b	407788 <__fxstatat@plt+0x4278>
  4076c8:	bl	403420 <__errno_location@plt>
  4076cc:	ldr	w0, [x0]
  4076d0:	cmp	w0, #0x1
  4076d4:	b.eq	4076e8 <__fxstatat@plt+0x41d8>  // b.none
  4076d8:	bl	403420 <__errno_location@plt>
  4076dc:	ldr	w0, [x0]
  4076e0:	cmp	w0, #0x16
  4076e4:	b.ne	407718 <__fxstatat@plt+0x4208>  // b.any
  4076e8:	bl	403420 <__errno_location@plt>
  4076ec:	ldr	w0, [x0]
  4076f0:	str	w0, [sp, #104]
  4076f4:	ldr	w2, [sp, #120]
  4076f8:	mov	w1, #0xffffffff            	// #-1
  4076fc:	ldr	x0, [sp, #64]
  407700:	bl	403170 <lchown@plt>
  407704:	str	w0, [sp, #100]
  407708:	bl	403420 <__errno_location@plt>
  40770c:	mov	x1, x0
  407710:	ldr	w0, [sp, #104]
  407714:	str	w0, [x1]
  407718:	ldr	x0, [sp, #72]
  40771c:	bl	40bf70 <__fxstatat@plt+0x8a60>
  407720:	and	w0, w0, #0xff
  407724:	eor	w0, w0, #0x1
  407728:	and	w0, w0, #0xff
  40772c:	cmp	w0, #0x0
  407730:	b.eq	407784 <__fxstatat@plt+0x4274>  // b.none
  407734:	bl	403420 <__errno_location@plt>
  407738:	ldr	w19, [x0]
  40773c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407740:	add	x0, x0, #0x858
  407744:	bl	403490 <gettext@plt>
  407748:	mov	x20, x0
  40774c:	ldr	x1, [sp, #64]
  407750:	mov	w0, #0x4                   	// #4
  407754:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407758:	mov	x3, x0
  40775c:	mov	x2, x20
  407760:	mov	w1, w19
  407764:	mov	w0, #0x0                   	// #0
  407768:	bl	402cb0 <error@plt>
  40776c:	ldr	x0, [sp, #72]
  407770:	ldrb	w0, [x0, #36]
  407774:	cmp	w0, #0x0
  407778:	b.eq	407784 <__fxstatat@plt+0x4274>  // b.none
  40777c:	mov	w0, #0xffffffff            	// #-1
  407780:	b	407788 <__fxstatat@plt+0x4278>
  407784:	mov	w0, #0x0                   	// #0
  407788:	ldp	x19, x20, [sp, #16]
  40778c:	ldp	x29, x30, [sp], #128
  407790:	ret
  407794:	sub	sp, sp, #0x20
  407798:	str	x0, [sp, #24]
  40779c:	str	w1, [sp, #20]
  4077a0:	str	x2, [sp, #8]
  4077a4:	nop
  4077a8:	add	sp, sp, #0x20
  4077ac:	ret
  4077b0:	stp	x29, x30, [sp, #-80]!
  4077b4:	mov	x29, sp
  4077b8:	stp	x19, x20, [sp, #16]
  4077bc:	str	x0, [sp, #56]
  4077c0:	str	x1, [sp, #48]
  4077c4:	str	w2, [sp, #44]
  4077c8:	strb	w3, [sp, #43]
  4077cc:	str	x4, [sp, #32]
  4077d0:	ldr	x0, [sp, #32]
  4077d4:	ldrb	w0, [x0, #37]
  4077d8:	cmp	w0, #0x0
  4077dc:	b.eq	4079b4 <__fxstatat@plt+0x44a4>  // b.none
  4077e0:	ldr	x0, [sp, #32]
  4077e4:	ldrb	w0, [x0, #35]
  4077e8:	eor	w0, w0, #0x1
  4077ec:	and	w0, w0, #0xff
  4077f0:	cmp	w0, #0x0
  4077f4:	b.ne	407808 <__fxstatat@plt+0x42f8>  // b.any
  4077f8:	ldr	x0, [sp, #32]
  4077fc:	ldrb	w0, [x0, #38]
  407800:	cmp	w0, #0x0
  407804:	b.eq	407810 <__fxstatat@plt+0x4300>  // b.none
  407808:	mov	w0, #0x1                   	// #1
  40780c:	b	407814 <__fxstatat@plt+0x4304>
  407810:	mov	w0, #0x0                   	// #0
  407814:	strb	w0, [sp, #79]
  407818:	ldrb	w0, [sp, #79]
  40781c:	and	w0, w0, #0x1
  407820:	strb	w0, [sp, #79]
  407824:	ldrb	w0, [sp, #79]
  407828:	eor	w0, w0, #0x1
  40782c:	and	w0, w0, #0xff
  407830:	cmp	w0, #0x0
  407834:	b.eq	407858 <__fxstatat@plt+0x4348>  // b.none
  407838:	ldr	x0, [sp, #32]
  40783c:	ldrb	w0, [x0, #41]
  407840:	eor	w0, w0, #0x1
  407844:	and	w0, w0, #0xff
  407848:	cmp	w0, #0x0
  40784c:	b.eq	407858 <__fxstatat@plt+0x4348>  // b.none
  407850:	mov	w0, #0x1                   	// #1
  407854:	b	40785c <__fxstatat@plt+0x434c>
  407858:	mov	w0, #0x0                   	// #0
  40785c:	strb	w0, [sp, #78]
  407860:	ldrb	w0, [sp, #78]
  407864:	and	w0, w0, #0x1
  407868:	strb	w0, [sp, #78]
  40786c:	add	x0, sp, #0x40
  407870:	mov	x1, x0
  407874:	ldr	x0, [sp, #56]
  407878:	bl	414e40 <__fxstatat@plt+0x11930>
  40787c:	cmp	w0, #0x0
  407880:	b.lt	40792c <__fxstatat@plt+0x441c>  // b.tstop
  407884:	ldr	x0, [sp, #64]
  407888:	bl	414dbc <__fxstatat@plt+0x118ac>
  40788c:	cmp	w0, #0x0
  407890:	b.ge	407920 <__fxstatat@plt+0x4410>  // b.tcont
  407894:	ldrb	w0, [sp, #79]
  407898:	cmp	w0, #0x0
  40789c:	b.ne	4078cc <__fxstatat@plt+0x43bc>  // b.any
  4078a0:	ldrb	w0, [sp, #78]
  4078a4:	cmp	w0, #0x0
  4078a8:	b.eq	407900 <__fxstatat@plt+0x43f0>  // b.none
  4078ac:	bl	403420 <__errno_location@plt>
  4078b0:	ldr	w0, [x0]
  4078b4:	bl	406e44 <__fxstatat@plt+0x3934>
  4078b8:	and	w0, w0, #0xff
  4078bc:	eor	w0, w0, #0x1
  4078c0:	and	w0, w0, #0xff
  4078c4:	cmp	w0, #0x0
  4078c8:	b.eq	407900 <__fxstatat@plt+0x43f0>  // b.none
  4078cc:	bl	403420 <__errno_location@plt>
  4078d0:	ldr	w19, [x0]
  4078d4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4078d8:	add	x0, x0, #0x880
  4078dc:	bl	403490 <gettext@plt>
  4078e0:	mov	x20, x0
  4078e4:	ldr	x0, [sp, #64]
  4078e8:	bl	413a24 <__fxstatat@plt+0x10514>
  4078ec:	mov	x3, x0
  4078f0:	mov	x2, x20
  4078f4:	mov	w1, w19
  4078f8:	mov	w0, #0x0                   	// #0
  4078fc:	bl	402cb0 <error@plt>
  407900:	ldr	x0, [sp, #32]
  407904:	ldrb	w0, [x0, #38]
  407908:	cmp	w0, #0x0
  40790c:	b.eq	407920 <__fxstatat@plt+0x4410>  // b.none
  407910:	ldr	x0, [sp, #64]
  407914:	bl	414d80 <__fxstatat@plt+0x11870>
  407918:	mov	w0, #0x0                   	// #0
  40791c:	b	407a40 <__fxstatat@plt+0x4530>
  407920:	ldr	x0, [sp, #64]
  407924:	bl	414d80 <__fxstatat@plt+0x11870>
  407928:	b	407a3c <__fxstatat@plt+0x452c>
  40792c:	ldrb	w0, [sp, #79]
  407930:	cmp	w0, #0x0
  407934:	b.ne	407964 <__fxstatat@plt+0x4454>  // b.any
  407938:	ldrb	w0, [sp, #78]
  40793c:	cmp	w0, #0x0
  407940:	b.eq	40799c <__fxstatat@plt+0x448c>  // b.none
  407944:	bl	403420 <__errno_location@plt>
  407948:	ldr	w0, [x0]
  40794c:	bl	406e44 <__fxstatat@plt+0x3934>
  407950:	and	w0, w0, #0xff
  407954:	eor	w0, w0, #0x1
  407958:	and	w0, w0, #0xff
  40795c:	cmp	w0, #0x0
  407960:	b.eq	40799c <__fxstatat@plt+0x448c>  // b.none
  407964:	bl	403420 <__errno_location@plt>
  407968:	ldr	w19, [x0]
  40796c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407970:	add	x0, x0, #0x8b8
  407974:	bl	403490 <gettext@plt>
  407978:	mov	x20, x0
  40797c:	ldr	x1, [sp, #56]
  407980:	mov	w0, #0x4                   	// #4
  407984:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407988:	mov	x3, x0
  40798c:	mov	x2, x20
  407990:	mov	w1, w19
  407994:	mov	w0, #0x0                   	// #0
  407998:	bl	402cb0 <error@plt>
  40799c:	ldr	x0, [sp, #32]
  4079a0:	ldrb	w0, [x0, #38]
  4079a4:	cmp	w0, #0x0
  4079a8:	b.eq	407a3c <__fxstatat@plt+0x452c>  // b.none
  4079ac:	mov	w0, #0x0                   	// #0
  4079b0:	b	407a40 <__fxstatat@plt+0x4530>
  4079b4:	ldr	x0, [sp, #32]
  4079b8:	ldrb	w0, [x0, #33]
  4079bc:	cmp	w0, #0x0
  4079c0:	b.eq	407a3c <__fxstatat@plt+0x452c>  // b.none
  4079c4:	ldrb	w0, [sp, #43]
  4079c8:	cmp	w0, #0x0
  4079cc:	b.eq	407a3c <__fxstatat@plt+0x452c>  // b.none
  4079d0:	ldr	w1, [sp, #44]
  4079d4:	ldr	x0, [sp, #48]
  4079d8:	bl	4060c4 <__fxstatat@plt+0x2bb4>
  4079dc:	cmp	w0, #0x0
  4079e0:	b.ge	407a3c <__fxstatat@plt+0x452c>  // b.tcont
  4079e4:	bl	403420 <__errno_location@plt>
  4079e8:	ldr	w0, [x0]
  4079ec:	bl	406058 <__fxstatat@plt+0x2b48>
  4079f0:	and	w0, w0, #0xff
  4079f4:	eor	w0, w0, #0x1
  4079f8:	and	w0, w0, #0xff
  4079fc:	cmp	w0, #0x0
  407a00:	b.eq	407a3c <__fxstatat@plt+0x452c>  // b.none
  407a04:	bl	403420 <__errno_location@plt>
  407a08:	ldr	w19, [x0]
  407a0c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407a10:	add	x0, x0, #0x8e0
  407a14:	bl	403490 <gettext@plt>
  407a18:	mov	x20, x0
  407a1c:	ldr	x1, [sp, #48]
  407a20:	mov	w0, #0x4                   	// #4
  407a24:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407a28:	mov	x3, x0
  407a2c:	mov	x2, x20
  407a30:	mov	w1, w19
  407a34:	mov	w0, #0x0                   	// #0
  407a38:	bl	402cb0 <error@plt>
  407a3c:	mov	w0, #0x1                   	// #1
  407a40:	ldp	x19, x20, [sp, #16]
  407a44:	ldp	x29, x30, [sp], #80
  407a48:	ret
  407a4c:	stp	x29, x30, [sp, #-80]!
  407a50:	mov	x29, sp
  407a54:	stp	x19, x20, [sp, #16]
  407a58:	str	x0, [sp, #56]
  407a5c:	strb	w1, [sp, #55]
  407a60:	strb	w2, [sp, #54]
  407a64:	str	x3, [sp, #40]
  407a68:	ldr	x0, [sp, #40]
  407a6c:	ldrb	w0, [x0, #35]
  407a70:	eor	w0, w0, #0x1
  407a74:	and	w0, w0, #0xff
  407a78:	cmp	w0, #0x0
  407a7c:	b.ne	407a90 <__fxstatat@plt+0x4580>  // b.any
  407a80:	ldr	x0, [sp, #40]
  407a84:	ldrb	w0, [x0, #38]
  407a88:	cmp	w0, #0x0
  407a8c:	b.eq	407a98 <__fxstatat@plt+0x4588>  // b.none
  407a90:	mov	w0, #0x1                   	// #1
  407a94:	b	407a9c <__fxstatat@plt+0x458c>
  407a98:	mov	w0, #0x0                   	// #0
  407a9c:	strb	w0, [sp, #79]
  407aa0:	ldrb	w0, [sp, #79]
  407aa4:	and	w0, w0, #0x1
  407aa8:	strb	w0, [sp, #79]
  407aac:	ldrb	w0, [sp, #79]
  407ab0:	eor	w0, w0, #0x1
  407ab4:	and	w0, w0, #0xff
  407ab8:	cmp	w0, #0x0
  407abc:	b.eq	407ae0 <__fxstatat@plt+0x45d0>  // b.none
  407ac0:	ldr	x0, [sp, #40]
  407ac4:	ldrb	w0, [x0, #41]
  407ac8:	eor	w0, w0, #0x1
  407acc:	and	w0, w0, #0xff
  407ad0:	cmp	w0, #0x0
  407ad4:	b.eq	407ae0 <__fxstatat@plt+0x45d0>  // b.none
  407ad8:	mov	w0, #0x1                   	// #1
  407adc:	b	407ae4 <__fxstatat@plt+0x45d4>
  407ae0:	mov	w0, #0x0                   	// #0
  407ae4:	strb	w0, [sp, #78]
  407ae8:	ldrb	w0, [sp, #78]
  407aec:	and	w0, w0, #0x1
  407af0:	strb	w0, [sp, #78]
  407af4:	ldrb	w2, [sp, #55]
  407af8:	ldrb	w1, [sp, #54]
  407afc:	ldr	x0, [sp, #56]
  407b00:	bl	406094 <__fxstatat@plt+0x2b84>
  407b04:	and	w0, w0, #0xff
  407b08:	eor	w0, w0, #0x1
  407b0c:	and	w0, w0, #0xff
  407b10:	cmp	w0, #0x0
  407b14:	b.eq	407b94 <__fxstatat@plt+0x4684>  // b.none
  407b18:	ldrb	w0, [sp, #79]
  407b1c:	cmp	w0, #0x0
  407b20:	b.ne	407b50 <__fxstatat@plt+0x4640>  // b.any
  407b24:	ldrb	w0, [sp, #78]
  407b28:	cmp	w0, #0x0
  407b2c:	b.eq	407b8c <__fxstatat@plt+0x467c>  // b.none
  407b30:	bl	403420 <__errno_location@plt>
  407b34:	ldr	w0, [x0]
  407b38:	bl	406e44 <__fxstatat@plt+0x3934>
  407b3c:	and	w0, w0, #0xff
  407b40:	eor	w0, w0, #0x1
  407b44:	and	w0, w0, #0xff
  407b48:	cmp	w0, #0x0
  407b4c:	b.eq	407b8c <__fxstatat@plt+0x467c>  // b.none
  407b50:	bl	403420 <__errno_location@plt>
  407b54:	ldr	w19, [x0]
  407b58:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407b5c:	add	x0, x0, #0x918
  407b60:	bl	403490 <gettext@plt>
  407b64:	mov	x20, x0
  407b68:	ldr	x2, [sp, #56]
  407b6c:	mov	w1, #0x4                   	// #4
  407b70:	mov	w0, #0x0                   	// #0
  407b74:	bl	413648 <__fxstatat@plt+0x10138>
  407b78:	mov	x3, x0
  407b7c:	mov	x2, x20
  407b80:	mov	w1, w19
  407b84:	mov	w0, #0x0                   	// #0
  407b88:	bl	402cb0 <error@plt>
  407b8c:	mov	w0, #0x0                   	// #0
  407b90:	b	407b98 <__fxstatat@plt+0x4688>
  407b94:	mov	w0, #0x1                   	// #1
  407b98:	ldp	x19, x20, [sp, #16]
  407b9c:	ldp	x29, x30, [sp], #80
  407ba0:	ret
  407ba4:	stp	x29, x30, [sp, #-32]!
  407ba8:	mov	x29, sp
  407bac:	str	w0, [sp, #28]
  407bb0:	str	x1, [sp, #16]
  407bb4:	str	w2, [sp, #24]
  407bb8:	ldr	w0, [sp, #28]
  407bbc:	cmp	w0, #0x0
  407bc0:	b.lt	407bd4 <__fxstatat@plt+0x46c4>  // b.tstop
  407bc4:	ldr	w1, [sp, #24]
  407bc8:	ldr	w0, [sp, #28]
  407bcc:	bl	402fa0 <fchmod@plt>
  407bd0:	b	407be0 <__fxstatat@plt+0x46d0>
  407bd4:	ldr	w1, [sp, #24]
  407bd8:	ldr	x0, [sp, #16]
  407bdc:	bl	402ee0 <chmod@plt>
  407be0:	ldp	x29, x30, [sp], #32
  407be4:	ret
  407be8:	sub	sp, sp, #0x10
  407bec:	str	x0, [sp, #8]
  407bf0:	ldr	x0, [sp, #8]
  407bf4:	ldr	w0, [x0, #16]
  407bf8:	and	w0, w0, #0xf000
  407bfc:	cmp	w0, #0x8, lsl #12
  407c00:	b.ne	407c34 <__fxstatat@plt+0x4724>  // b.any
  407c04:	ldr	x0, [sp, #8]
  407c08:	ldr	x1, [x0, #64]
  407c0c:	ldr	x0, [sp, #8]
  407c10:	ldr	x0, [x0, #48]
  407c14:	add	x2, x0, #0x1ff
  407c18:	cmp	x0, #0x0
  407c1c:	csel	x0, x2, x0, lt  // lt = tstop
  407c20:	asr	x0, x0, #9
  407c24:	cmp	x1, x0
  407c28:	b.ge	407c34 <__fxstatat@plt+0x4724>  // b.tcont
  407c2c:	mov	w0, #0x1                   	// #1
  407c30:	b	407c38 <__fxstatat@plt+0x4728>
  407c34:	mov	w0, #0x0                   	// #0
  407c38:	and	w0, w0, #0x1
  407c3c:	and	w0, w0, #0xff
  407c40:	add	sp, sp, #0x10
  407c44:	ret
  407c48:	sub	sp, sp, #0x300
  407c4c:	stp	x29, x30, [sp, #32]
  407c50:	add	x29, sp, #0x20
  407c54:	stp	x19, x20, [sp, #48]
  407c58:	str	x21, [sp, #64]
  407c5c:	str	x0, [sp, #248]
  407c60:	str	x1, [sp, #240]
  407c64:	str	x2, [sp, #232]
  407c68:	str	w3, [sp, #228]
  407c6c:	str	w4, [sp, #224]
  407c70:	str	x5, [sp, #216]
  407c74:	str	x6, [sp, #208]
  407c78:	str	xzr, [sp, #760]
  407c7c:	str	xzr, [sp, #720]
  407c80:	ldr	x0, [sp, #208]
  407c84:	ldr	w0, [x0, #16]
  407c88:	str	w0, [sp, #748]
  407c8c:	mov	w0, #0x1                   	// #1
  407c90:	strb	w0, [sp, #747]
  407c94:	ldr	x0, [sp, #232]
  407c98:	ldrb	w0, [x0, #35]
  407c9c:	strb	w0, [sp, #746]
  407ca0:	ldr	x0, [sp, #232]
  407ca4:	ldr	w0, [x0, #4]
  407ca8:	cmp	w0, #0x2
  407cac:	b.ne	407cb8 <__fxstatat@plt+0x47a8>  // b.any
  407cb0:	mov	w0, #0x8000                	// #32768
  407cb4:	b	407cbc <__fxstatat@plt+0x47ac>
  407cb8:	mov	w0, #0x0                   	// #0
  407cbc:	mov	w1, w0
  407cc0:	ldr	x0, [sp, #248]
  407cc4:	bl	40e320 <__fxstatat@plt+0xae10>
  407cc8:	str	w0, [sp, #716]
  407ccc:	ldr	w0, [sp, #716]
  407cd0:	cmp	w0, #0x0
  407cd4:	b.ge	407d18 <__fxstatat@plt+0x4808>  // b.tcont
  407cd8:	bl	403420 <__errno_location@plt>
  407cdc:	ldr	w19, [x0]
  407ce0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407ce4:	add	x0, x0, #0x948
  407ce8:	bl	403490 <gettext@plt>
  407cec:	mov	x20, x0
  407cf0:	ldr	x1, [sp, #248]
  407cf4:	mov	w0, #0x4                   	// #4
  407cf8:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407cfc:	mov	x3, x0
  407d00:	mov	x2, x20
  407d04:	mov	w1, w19
  407d08:	mov	w0, #0x0                   	// #0
  407d0c:	bl	402cb0 <error@plt>
  407d10:	mov	w0, #0x0                   	// #0
  407d14:	b	408a90 <__fxstatat@plt+0x5580>
  407d18:	add	x0, sp, #0x190
  407d1c:	mov	x1, x0
  407d20:	ldr	w0, [sp, #716]
  407d24:	bl	41bdb0 <__fxstatat@plt+0x188a0>
  407d28:	cmp	w0, #0x0
  407d2c:	b.eq	407d70 <__fxstatat@plt+0x4860>  // b.none
  407d30:	bl	403420 <__errno_location@plt>
  407d34:	ldr	w19, [x0]
  407d38:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407d3c:	add	x0, x0, #0x968
  407d40:	bl	403490 <gettext@plt>
  407d44:	mov	x20, x0
  407d48:	ldr	x1, [sp, #248]
  407d4c:	mov	w0, #0x4                   	// #4
  407d50:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407d54:	mov	x3, x0
  407d58:	mov	x2, x20
  407d5c:	mov	w1, w19
  407d60:	mov	w0, #0x0                   	// #0
  407d64:	bl	402cb0 <error@plt>
  407d68:	strb	wzr, [sp, #747]
  407d6c:	b	408a30 <__fxstatat@plt+0x5520>
  407d70:	ldr	x0, [sp, #208]
  407d74:	ldr	x1, [x0, #8]
  407d78:	ldr	x0, [sp, #408]
  407d7c:	cmp	x1, x0
  407d80:	b.ne	407d98 <__fxstatat@plt+0x4888>  // b.any
  407d84:	ldr	x0, [sp, #208]
  407d88:	ldr	x1, [x0]
  407d8c:	ldr	x0, [sp, #400]
  407d90:	cmp	x1, x0
  407d94:	b.eq	407dd0 <__fxstatat@plt+0x48c0>  // b.none
  407d98:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407d9c:	add	x0, x0, #0x978
  407da0:	bl	403490 <gettext@plt>
  407da4:	mov	x19, x0
  407da8:	ldr	x1, [sp, #248]
  407dac:	mov	w0, #0x4                   	// #4
  407db0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407db4:	mov	x3, x0
  407db8:	mov	x2, x19
  407dbc:	mov	w1, #0x0                   	// #0
  407dc0:	mov	w0, #0x0                   	// #0
  407dc4:	bl	402cb0 <error@plt>
  407dc8:	strb	wzr, [sp, #747]
  407dcc:	b	408a30 <__fxstatat@plt+0x5520>
  407dd0:	ldr	x0, [sp, #216]
  407dd4:	ldrb	w0, [x0]
  407dd8:	eor	w0, w0, #0x1
  407ddc:	and	w0, w0, #0xff
  407de0:	cmp	w0, #0x0
  407de4:	b.eq	407f94 <__fxstatat@plt+0x4a84>  // b.none
  407de8:	ldr	x0, [sp, #232]
  407dec:	ldrb	w0, [x0, #35]
  407df0:	cmp	w0, #0x0
  407df4:	b.eq	407e00 <__fxstatat@plt+0x48f0>  // b.none
  407df8:	mov	w0, #0x201                 	// #513
  407dfc:	b	407e04 <__fxstatat@plt+0x48f4>
  407e00:	mov	w0, #0x1                   	// #1
  407e04:	str	w0, [sp, #712]
  407e08:	ldr	w1, [sp, #712]
  407e0c:	ldr	x0, [sp, #240]
  407e10:	bl	40e320 <__fxstatat@plt+0xae10>
  407e14:	str	w0, [sp, #756]
  407e18:	bl	403420 <__errno_location@plt>
  407e1c:	ldr	w0, [x0]
  407e20:	str	w0, [sp, #752]
  407e24:	ldr	x0, [sp, #232]
  407e28:	ldrb	w0, [x0, #33]
  407e2c:	cmp	w0, #0x0
  407e30:	b.ne	407e44 <__fxstatat@plt+0x4934>  // b.any
  407e34:	ldr	x0, [sp, #232]
  407e38:	ldrb	w0, [x0, #37]
  407e3c:	cmp	w0, #0x0
  407e40:	b.eq	407e98 <__fxstatat@plt+0x4988>  // b.none
  407e44:	ldr	w0, [sp, #756]
  407e48:	cmp	w0, #0x0
  407e4c:	b.lt	407e98 <__fxstatat@plt+0x4988>  // b.tstop
  407e50:	ldr	x0, [sp, #232]
  407e54:	ldrb	w0, [x0, #37]
  407e58:	ldr	x3, [sp, #232]
  407e5c:	mov	w2, #0x0                   	// #0
  407e60:	mov	w1, w0
  407e64:	ldr	x0, [sp, #240]
  407e68:	bl	407a4c <__fxstatat@plt+0x453c>
  407e6c:	and	w0, w0, #0xff
  407e70:	eor	w0, w0, #0x1
  407e74:	and	w0, w0, #0xff
  407e78:	cmp	w0, #0x0
  407e7c:	b.eq	407e98 <__fxstatat@plt+0x4988>  // b.none
  407e80:	ldr	x0, [sp, #232]
  407e84:	ldrb	w0, [x0, #38]
  407e88:	cmp	w0, #0x0
  407e8c:	b.eq	407e98 <__fxstatat@plt+0x4988>  // b.none
  407e90:	strb	wzr, [sp, #747]
  407e94:	b	4089dc <__fxstatat@plt+0x54cc>
  407e98:	ldr	w0, [sp, #756]
  407e9c:	cmp	w0, #0x0
  407ea0:	b.ge	407f94 <__fxstatat@plt+0x4a84>  // b.tcont
  407ea4:	ldr	x0, [sp, #232]
  407ea8:	ldrb	w0, [x0, #22]
  407eac:	cmp	w0, #0x0
  407eb0:	b.eq	407f94 <__fxstatat@plt+0x4a84>  // b.none
  407eb4:	ldr	x0, [sp, #240]
  407eb8:	bl	403480 <unlink@plt>
  407ebc:	cmp	w0, #0x0
  407ec0:	b.eq	407f04 <__fxstatat@plt+0x49f4>  // b.none
  407ec4:	bl	403420 <__errno_location@plt>
  407ec8:	ldr	w19, [x0]
  407ecc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407ed0:	add	x0, x0, #0x9b0
  407ed4:	bl	403490 <gettext@plt>
  407ed8:	mov	x20, x0
  407edc:	ldr	x1, [sp, #240]
  407ee0:	mov	w0, #0x4                   	// #4
  407ee4:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407ee8:	mov	x3, x0
  407eec:	mov	x2, x20
  407ef0:	mov	w1, w19
  407ef4:	mov	w0, #0x0                   	// #0
  407ef8:	bl	402cb0 <error@plt>
  407efc:	strb	wzr, [sp, #747]
  407f00:	b	408a30 <__fxstatat@plt+0x5520>
  407f04:	ldr	x0, [sp, #232]
  407f08:	ldrb	w0, [x0, #46]
  407f0c:	cmp	w0, #0x0
  407f10:	b.eq	407f3c <__fxstatat@plt+0x4a2c>  // b.none
  407f14:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  407f18:	add	x0, x0, #0x9c8
  407f1c:	bl	403490 <gettext@plt>
  407f20:	mov	x19, x0
  407f24:	ldr	x1, [sp, #240]
  407f28:	mov	w0, #0x4                   	// #4
  407f2c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  407f30:	mov	x1, x0
  407f34:	mov	x0, x19
  407f38:	bl	403400 <printf@plt>
  407f3c:	ldr	x0, [sp, #216]
  407f40:	mov	w1, #0x1                   	// #1
  407f44:	strb	w1, [x0]
  407f48:	ldr	x0, [sp, #232]
  407f4c:	ldrb	w0, [x0, #33]
  407f50:	cmp	w0, #0x0
  407f54:	b.eq	407f94 <__fxstatat@plt+0x4a84>  // b.none
  407f58:	ldr	x0, [sp, #216]
  407f5c:	ldrb	w0, [x0]
  407f60:	ldr	x4, [sp, #232]
  407f64:	mov	w3, w0
  407f68:	ldr	w2, [sp, #228]
  407f6c:	ldr	x1, [sp, #240]
  407f70:	ldr	x0, [sp, #248]
  407f74:	bl	4077b0 <__fxstatat@plt+0x42a0>
  407f78:	and	w0, w0, #0xff
  407f7c:	eor	w0, w0, #0x1
  407f80:	and	w0, w0, #0xff
  407f84:	cmp	w0, #0x0
  407f88:	b.eq	407f94 <__fxstatat@plt+0x4a84>  // b.none
  407f8c:	strb	wzr, [sp, #747]
  407f90:	b	408a30 <__fxstatat@plt+0x5520>
  407f94:	ldr	x0, [sp, #216]
  407f98:	ldrb	w0, [x0]
  407f9c:	cmp	w0, #0x0
  407fa0:	b.eq	408110 <__fxstatat@plt+0x4c00>  // b.none
  407fa4:	nop
  407fa8:	mov	w0, #0x41                  	// #65
  407fac:	str	w0, [sp, #708]
  407fb0:	ldr	w0, [sp, #708]
  407fb4:	orr	w3, w0, #0x80
  407fb8:	ldr	w0, [sp, #224]
  407fbc:	mvn	w1, w0
  407fc0:	ldr	w0, [sp, #228]
  407fc4:	and	w0, w1, w0
  407fc8:	mov	w2, w0
  407fcc:	mov	w1, w3
  407fd0:	ldr	x0, [sp, #240]
  407fd4:	bl	40e320 <__fxstatat@plt+0xae10>
  407fd8:	str	w0, [sp, #756]
  407fdc:	bl	403420 <__errno_location@plt>
  407fe0:	ldr	w0, [x0]
  407fe4:	str	w0, [sp, #752]
  407fe8:	ldr	w0, [sp, #756]
  407fec:	cmp	w0, #0x0
  407ff0:	b.ge	4080bc <__fxstatat@plt+0x4bac>  // b.tcont
  407ff4:	ldr	w0, [sp, #752]
  407ff8:	cmp	w0, #0x11
  407ffc:	b.ne	4080bc <__fxstatat@plt+0x4bac>  // b.any
  408000:	ldr	x0, [sp, #232]
  408004:	ldrb	w0, [x0, #24]
  408008:	eor	w0, w0, #0x1
  40800c:	and	w0, w0, #0xff
  408010:	cmp	w0, #0x0
  408014:	b.eq	4080bc <__fxstatat@plt+0x4bac>  // b.none
  408018:	add	x0, sp, #0x100
  40801c:	mov	x1, x0
  408020:	ldr	x0, [sp, #240]
  408024:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  408028:	cmp	w0, #0x0
  40802c:	b.ne	4080bc <__fxstatat@plt+0x4bac>  // b.any
  408030:	ldr	w0, [sp, #272]
  408034:	and	w0, w0, #0xf000
  408038:	cmp	w0, #0xa, lsl #12
  40803c:	b.ne	4080bc <__fxstatat@plt+0x4bac>  // b.any
  408040:	ldr	x0, [sp, #232]
  408044:	ldrb	w0, [x0, #48]
  408048:	cmp	w0, #0x0
  40804c:	b.eq	408084 <__fxstatat@plt+0x4b74>  // b.none
  408050:	ldr	w0, [sp, #224]
  408054:	mvn	w1, w0
  408058:	ldr	w0, [sp, #228]
  40805c:	and	w0, w1, w0
  408060:	mov	w2, w0
  408064:	ldr	w1, [sp, #708]
  408068:	ldr	x0, [sp, #240]
  40806c:	bl	40e320 <__fxstatat@plt+0xae10>
  408070:	str	w0, [sp, #756]
  408074:	bl	403420 <__errno_location@plt>
  408078:	ldr	w0, [x0]
  40807c:	str	w0, [sp, #752]
  408080:	b	4080bc <__fxstatat@plt+0x4bac>
  408084:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  408088:	add	x0, x0, #0x9d8
  40808c:	bl	403490 <gettext@plt>
  408090:	mov	x19, x0
  408094:	ldr	x1, [sp, #240]
  408098:	mov	w0, #0x4                   	// #4
  40809c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4080a0:	mov	x3, x0
  4080a4:	mov	x2, x19
  4080a8:	mov	w1, #0x0                   	// #0
  4080ac:	mov	w0, #0x0                   	// #0
  4080b0:	bl	402cb0 <error@plt>
  4080b4:	strb	wzr, [sp, #747]
  4080b8:	b	408a30 <__fxstatat@plt+0x5520>
  4080bc:	ldr	w0, [sp, #756]
  4080c0:	cmp	w0, #0x0
  4080c4:	b.ge	408114 <__fxstatat@plt+0x4c04>  // b.tcont
  4080c8:	ldr	w0, [sp, #752]
  4080cc:	cmp	w0, #0x15
  4080d0:	b.ne	408114 <__fxstatat@plt+0x4c04>  // b.any
  4080d4:	ldr	x0, [sp, #240]
  4080d8:	ldrb	w0, [x0]
  4080dc:	cmp	w0, #0x0
  4080e0:	b.eq	408114 <__fxstatat@plt+0x4c04>  // b.none
  4080e4:	ldr	x0, [sp, #240]
  4080e8:	bl	402c70 <strlen@plt>
  4080ec:	sub	x0, x0, #0x1
  4080f0:	ldr	x1, [sp, #240]
  4080f4:	add	x0, x1, x0
  4080f8:	ldrb	w0, [x0]
  4080fc:	cmp	w0, #0x2f
  408100:	b.ne	408114 <__fxstatat@plt+0x4c04>  // b.any
  408104:	mov	w0, #0x14                  	// #20
  408108:	str	w0, [sp, #752]
  40810c:	b	408114 <__fxstatat@plt+0x4c04>
  408110:	str	wzr, [sp, #224]
  408114:	ldr	w0, [sp, #756]
  408118:	cmp	w0, #0x0
  40811c:	b.ge	4081a4 <__fxstatat@plt+0x4c94>  // b.tcont
  408120:	ldr	w0, [sp, #752]
  408124:	cmp	w0, #0x2
  408128:	b.ne	40816c <__fxstatat@plt+0x4c5c>  // b.any
  40812c:	ldr	x0, [sp, #216]
  408130:	ldrb	w0, [x0]
  408134:	eor	w0, w0, #0x1
  408138:	and	w0, w0, #0xff
  40813c:	cmp	w0, #0x0
  408140:	b.eq	40816c <__fxstatat@plt+0x4c5c>  // b.none
  408144:	ldr	x0, [sp, #232]
  408148:	ldrb	w0, [x0, #24]
  40814c:	eor	w0, w0, #0x1
  408150:	and	w0, w0, #0xff
  408154:	cmp	w0, #0x0
  408158:	b.eq	40816c <__fxstatat@plt+0x4c5c>  // b.none
  40815c:	ldr	x0, [sp, #216]
  408160:	mov	w1, #0x1                   	// #1
  408164:	strb	w1, [x0]
  408168:	b	407fa8 <__fxstatat@plt+0x4a98>
  40816c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  408170:	add	x0, x0, #0xa00
  408174:	bl	403490 <gettext@plt>
  408178:	mov	x19, x0
  40817c:	ldr	x1, [sp, #240]
  408180:	mov	w0, #0x4                   	// #4
  408184:	bl	4136d4 <__fxstatat@plt+0x101c4>
  408188:	mov	x3, x0
  40818c:	mov	x2, x19
  408190:	ldr	w1, [sp, #752]
  408194:	mov	w0, #0x0                   	// #0
  408198:	bl	402cb0 <error@plt>
  40819c:	strb	wzr, [sp, #747]
  4081a0:	b	408a30 <__fxstatat@plt+0x5520>
  4081a4:	add	x0, sp, #0x210
  4081a8:	mov	x1, x0
  4081ac:	ldr	w0, [sp, #756]
  4081b0:	bl	41bdb0 <__fxstatat@plt+0x188a0>
  4081b4:	cmp	w0, #0x0
  4081b8:	b.eq	4081fc <__fxstatat@plt+0x4cec>  // b.none
  4081bc:	bl	403420 <__errno_location@plt>
  4081c0:	ldr	w19, [x0]
  4081c4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4081c8:	add	x0, x0, #0x968
  4081cc:	bl	403490 <gettext@plt>
  4081d0:	mov	x20, x0
  4081d4:	ldr	x1, [sp, #240]
  4081d8:	mov	w0, #0x4                   	// #4
  4081dc:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4081e0:	mov	x3, x0
  4081e4:	mov	x2, x20
  4081e8:	mov	w1, w19
  4081ec:	mov	w0, #0x0                   	// #0
  4081f0:	bl	402cb0 <error@plt>
  4081f4:	strb	wzr, [sp, #747]
  4081f8:	b	4089dc <__fxstatat@plt+0x54cc>
  4081fc:	ldrb	w0, [sp, #746]
  408200:	cmp	w0, #0x0
  408204:	b.eq	4082c0 <__fxstatat@plt+0x4db0>  // b.none
  408208:	ldr	x0, [sp, #232]
  40820c:	ldr	w0, [x0, #56]
  408210:	cmp	w0, #0x0
  408214:	b.eq	4082c0 <__fxstatat@plt+0x4db0>  // b.none
  408218:	ldr	w1, [sp, #716]
  40821c:	ldr	w0, [sp, #756]
  408220:	bl	4066d4 <__fxstatat@plt+0x31c4>
  408224:	cmp	w0, #0x0
  408228:	cset	w0, eq  // eq = none
  40822c:	strb	w0, [sp, #707]
  408230:	ldrb	w0, [sp, #707]
  408234:	cmp	w0, #0x0
  408238:	b.ne	40824c <__fxstatat@plt+0x4d3c>  // b.any
  40823c:	ldr	x0, [sp, #232]
  408240:	ldr	w0, [x0, #56]
  408244:	cmp	w0, #0x2
  408248:	b.ne	4082c0 <__fxstatat@plt+0x4db0>  // b.any
  40824c:	ldrb	w0, [sp, #707]
  408250:	eor	w0, w0, #0x1
  408254:	and	w0, w0, #0xff
  408258:	cmp	w0, #0x0
  40825c:	b.eq	4082bc <__fxstatat@plt+0x4dac>  // b.none
  408260:	bl	403420 <__errno_location@plt>
  408264:	ldr	w19, [x0]
  408268:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40826c:	add	x0, x0, #0xa20
  408270:	bl	403490 <gettext@plt>
  408274:	mov	x20, x0
  408278:	ldr	x2, [sp, #240]
  40827c:	mov	w1, #0x4                   	// #4
  408280:	mov	w0, #0x0                   	// #0
  408284:	bl	413648 <__fxstatat@plt+0x10138>
  408288:	mov	x21, x0
  40828c:	ldr	x2, [sp, #248]
  408290:	mov	w1, #0x4                   	// #4
  408294:	mov	w0, #0x1                   	// #1
  408298:	bl	413648 <__fxstatat@plt+0x10138>
  40829c:	mov	x4, x0
  4082a0:	mov	x3, x21
  4082a4:	mov	x2, x20
  4082a8:	mov	w1, w19
  4082ac:	mov	w0, #0x0                   	// #0
  4082b0:	bl	402cb0 <error@plt>
  4082b4:	strb	wzr, [sp, #747]
  4082b8:	b	4089dc <__fxstatat@plt+0x54cc>
  4082bc:	strb	wzr, [sp, #746]
  4082c0:	ldrb	w0, [sp, #746]
  4082c4:	cmp	w0, #0x0
  4082c8:	b.eq	40866c <__fxstatat@plt+0x515c>  // b.none
  4082cc:	bl	403000 <getpagesize@plt>
  4082d0:	sxtw	x0, w0
  4082d4:	str	x0, [sp, #696]
  4082d8:	add	x0, sp, #0x50
  4082dc:	add	x1, sp, #0x210
  4082e0:	ldp	x2, x3, [x1]
  4082e4:	stp	x2, x3, [x0]
  4082e8:	ldp	x2, x3, [x1, #16]
  4082ec:	stp	x2, x3, [x0, #16]
  4082f0:	ldp	x2, x3, [x1, #32]
  4082f4:	stp	x2, x3, [x0, #32]
  4082f8:	ldp	x2, x3, [x1, #48]
  4082fc:	stp	x2, x3, [x0, #48]
  408300:	ldp	x2, x3, [x1, #64]
  408304:	stp	x2, x3, [x0, #64]
  408308:	ldp	x2, x3, [x1, #80]
  40830c:	stp	x2, x3, [x0, #80]
  408310:	ldp	x2, x3, [x1, #96]
  408314:	stp	x2, x3, [x0, #96]
  408318:	ldp	x2, x3, [x1, #112]
  40831c:	stp	x2, x3, [x0, #112]
  408320:	add	x0, sp, #0x50
  408324:	bl	405ff0 <__fxstatat@plt+0x2ae0>
  408328:	str	x0, [sp, #736]
  40832c:	ldr	w0, [sp, #584]
  408330:	cmp	w0, #0x0
  408334:	b.le	408350 <__fxstatat@plt+0x4e40>
  408338:	ldr	w0, [sp, #584]
  40833c:	cmp	w0, #0x0
  408340:	b.lt	408350 <__fxstatat@plt+0x4e40>  // b.tstop
  408344:	ldr	w0, [sp, #584]
  408348:	sxtw	x0, w0
  40834c:	b	408354 <__fxstatat@plt+0x4e44>
  408350:	mov	x0, #0x200                 	// #512
  408354:	str	x0, [sp, #688]
  408358:	mov	w3, #0x2                   	// #2
  40835c:	mov	x2, #0x0                   	// #0
  408360:	mov	x1, #0x0                   	// #0
  408364:	ldr	w0, [sp, #716]
  408368:	bl	40e2a0 <__fxstatat@plt+0xad90>
  40836c:	strb	wzr, [sp, #735]
  408370:	add	x0, sp, #0x190
  408374:	bl	407be8 <__fxstatat@plt+0x46d8>
  408378:	strb	w0, [sp, #687]
  40837c:	ldr	w0, [sp, #544]
  408380:	and	w0, w0, #0xf000
  408384:	cmp	w0, #0x8, lsl #12
  408388:	b.ne	4083c8 <__fxstatat@plt+0x4eb8>  // b.any
  40838c:	ldr	x0, [sp, #232]
  408390:	ldr	w0, [x0, #12]
  408394:	cmp	w0, #0x3
  408398:	b.ne	4083a4 <__fxstatat@plt+0x4e94>  // b.any
  40839c:	mov	w0, #0x1                   	// #1
  4083a0:	strb	w0, [sp, #735]
  4083a4:	ldr	x0, [sp, #232]
  4083a8:	ldr	w0, [x0, #12]
  4083ac:	cmp	w0, #0x2
  4083b0:	b.ne	4083c8 <__fxstatat@plt+0x4eb8>  // b.any
  4083b4:	ldrb	w0, [sp, #687]
  4083b8:	cmp	w0, #0x0
  4083bc:	b.eq	4083c8 <__fxstatat@plt+0x4eb8>  // b.none
  4083c0:	mov	w0, #0x1                   	// #1
  4083c4:	strb	w0, [sp, #735]
  4083c8:	ldrb	w0, [sp, #735]
  4083cc:	eor	w0, w0, #0x1
  4083d0:	and	w0, w0, #0xff
  4083d4:	cmp	w0, #0x0
  4083d8:	b.eq	4084d8 <__fxstatat@plt+0x4fc8>  // b.none
  4083dc:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4083e0:	ldr	x0, [sp, #696]
  4083e4:	sub	x0, x1, x0
  4083e8:	str	x0, [sp, #672]
  4083ec:	add	x0, sp, #0x50
  4083f0:	add	x1, sp, #0x190
  4083f4:	ldp	x2, x3, [x1]
  4083f8:	stp	x2, x3, [x0]
  4083fc:	ldp	x2, x3, [x1, #16]
  408400:	stp	x2, x3, [x0, #16]
  408404:	ldp	x2, x3, [x1, #32]
  408408:	stp	x2, x3, [x0, #32]
  40840c:	ldp	x2, x3, [x1, #48]
  408410:	stp	x2, x3, [x0, #48]
  408414:	ldp	x2, x3, [x1, #64]
  408418:	stp	x2, x3, [x0, #64]
  40841c:	ldp	x2, x3, [x1, #80]
  408420:	stp	x2, x3, [x0, #80]
  408424:	ldp	x2, x3, [x1, #96]
  408428:	stp	x2, x3, [x0, #96]
  40842c:	ldp	x2, x3, [x1, #112]
  408430:	stp	x2, x3, [x0, #112]
  408434:	add	x0, sp, #0x50
  408438:	bl	405ff0 <__fxstatat@plt+0x2ae0>
  40843c:	ldr	x2, [sp, #672]
  408440:	ldr	x1, [sp, #736]
  408444:	bl	40dc54 <__fxstatat@plt+0xa744>
  408448:	str	x0, [sp, #664]
  40844c:	ldr	w0, [sp, #416]
  408450:	and	w0, w0, #0xf000
  408454:	cmp	w0, #0x8, lsl #12
  408458:	b.ne	40847c <__fxstatat@plt+0x4f6c>  // b.any
  40845c:	ldr	x0, [sp, #448]
  408460:	mov	x1, x0
  408464:	ldr	x0, [sp, #736]
  408468:	cmp	x0, x1
  40846c:	b.ls	40847c <__fxstatat@plt+0x4f6c>  // b.plast
  408470:	ldr	x0, [sp, #448]
  408474:	add	x0, x0, #0x1
  408478:	str	x0, [sp, #736]
  40847c:	ldr	x1, [sp, #664]
  408480:	ldr	x0, [sp, #736]
  408484:	add	x0, x1, x0
  408488:	sub	x0, x0, #0x1
  40848c:	str	x0, [sp, #736]
  408490:	ldr	x0, [sp, #736]
  408494:	ldr	x1, [sp, #664]
  408498:	udiv	x2, x0, x1
  40849c:	ldr	x1, [sp, #664]
  4084a0:	mul	x1, x2, x1
  4084a4:	sub	x0, x0, x1
  4084a8:	ldr	x1, [sp, #736]
  4084ac:	sub	x0, x1, x0
  4084b0:	str	x0, [sp, #736]
  4084b4:	ldr	x0, [sp, #736]
  4084b8:	cmp	x0, #0x0
  4084bc:	b.eq	4084d0 <__fxstatat@plt+0x4fc0>  // b.none
  4084c0:	ldr	x1, [sp, #672]
  4084c4:	ldr	x0, [sp, #736]
  4084c8:	cmp	x1, x0
  4084cc:	b.cs	4084d8 <__fxstatat@plt+0x4fc8>  // b.hs, b.nlast
  4084d0:	ldr	x0, [sp, #664]
  4084d4:	str	x0, [sp, #736]
  4084d8:	ldr	x1, [sp, #736]
  4084dc:	ldr	x0, [sp, #696]
  4084e0:	add	x0, x1, x0
  4084e4:	bl	41775c <__fxstatat@plt+0x1424c>
  4084e8:	str	x0, [sp, #760]
  4084ec:	ldr	x1, [sp, #696]
  4084f0:	ldr	x0, [sp, #760]
  4084f4:	bl	405e90 <__fxstatat@plt+0x2980>
  4084f8:	str	x0, [sp, #656]
  4084fc:	ldrb	w0, [sp, #687]
  408500:	cmp	w0, #0x0
  408504:	b.eq	408584 <__fxstatat@plt+0x5074>  // b.none
  408508:	ldr	x2, [sp, #448]
  40850c:	ldrb	w0, [sp, #735]
  408510:	cmp	w0, #0x0
  408514:	b.eq	408524 <__fxstatat@plt+0x5014>  // b.none
  408518:	ldr	x0, [sp, #232]
  40851c:	ldr	w0, [x0, #12]
  408520:	b	408528 <__fxstatat@plt+0x5018>
  408524:	mov	w0, #0x1                   	// #1
  408528:	add	x1, sp, #0x186
  40852c:	str	x1, [sp, #8]
  408530:	ldr	x1, [sp, #240]
  408534:	str	x1, [sp]
  408538:	ldr	x7, [sp, #248]
  40853c:	mov	w6, w0
  408540:	mov	x5, x2
  408544:	ldr	x4, [sp, #688]
  408548:	ldr	x3, [sp, #736]
  40854c:	ldr	x2, [sp, #656]
  408550:	ldr	w1, [sp, #756]
  408554:	ldr	w0, [sp, #716]
  408558:	bl	4067fc <__fxstatat@plt+0x32ec>
  40855c:	and	w0, w0, #0xff
  408560:	cmp	w0, #0x0
  408564:	b.ne	408670 <__fxstatat@plt+0x5160>  // b.any
  408568:	ldrb	w0, [sp, #390]
  40856c:	eor	w0, w0, #0x1
  408570:	and	w0, w0, #0xff
  408574:	cmp	w0, #0x0
  408578:	b.eq	408584 <__fxstatat@plt+0x5074>  // b.none
  40857c:	strb	wzr, [sp, #747]
  408580:	b	4089dc <__fxstatat@plt+0x54cc>
  408584:	ldrb	w0, [sp, #735]
  408588:	cmp	w0, #0x0
  40858c:	b.eq	408598 <__fxstatat@plt+0x5088>  // b.none
  408590:	ldr	x0, [sp, #688]
  408594:	b	40859c <__fxstatat@plt+0x508c>
  408598:	mov	x0, #0x0                   	// #0
  40859c:	ldr	x1, [sp, #232]
  4085a0:	ldr	w1, [x1, #12]
  4085a4:	cmp	w1, #0x3
  4085a8:	cset	w1, eq  // eq = none
  4085ac:	and	w2, w1, #0xff
  4085b0:	add	x1, sp, #0x187
  4085b4:	str	x1, [sp, #16]
  4085b8:	add	x1, sp, #0x188
  4085bc:	str	x1, [sp, #8]
  4085c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4085c4:	str	x1, [sp]
  4085c8:	ldr	x7, [sp, #240]
  4085cc:	ldr	x6, [sp, #248]
  4085d0:	mov	w5, w2
  4085d4:	mov	x4, x0
  4085d8:	ldr	x3, [sp, #736]
  4085dc:	ldr	x2, [sp, #656]
  4085e0:	ldr	w1, [sp, #756]
  4085e4:	ldr	w0, [sp, #716]
  4085e8:	bl	4062ac <__fxstatat@plt+0x2d9c>
  4085ec:	and	w0, w0, #0xff
  4085f0:	eor	w0, w0, #0x1
  4085f4:	and	w0, w0, #0xff
  4085f8:	cmp	w0, #0x0
  4085fc:	b.eq	408608 <__fxstatat@plt+0x50f8>  // b.none
  408600:	strb	wzr, [sp, #747]
  408604:	b	4089dc <__fxstatat@plt+0x54cc>
  408608:	ldrb	w0, [sp, #391]
  40860c:	cmp	w0, #0x0
  408610:	b.eq	408670 <__fxstatat@plt+0x5160>  // b.none
  408614:	ldr	x0, [sp, #392]
  408618:	mov	x1, x0
  40861c:	ldr	w0, [sp, #756]
  408620:	bl	403390 <ftruncate@plt>
  408624:	cmp	w0, #0x0
  408628:	b.ge	408670 <__fxstatat@plt+0x5160>  // b.tcont
  40862c:	bl	403420 <__errno_location@plt>
  408630:	ldr	w19, [x0]
  408634:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  408638:	add	x0, x0, #0x7f0
  40863c:	bl	403490 <gettext@plt>
  408640:	mov	x20, x0
  408644:	ldr	x1, [sp, #240]
  408648:	mov	w0, #0x4                   	// #4
  40864c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  408650:	mov	x3, x0
  408654:	mov	x2, x20
  408658:	mov	w1, w19
  40865c:	mov	w0, #0x0                   	// #0
  408660:	bl	402cb0 <error@plt>
  408664:	strb	wzr, [sp, #747]
  408668:	b	4089dc <__fxstatat@plt+0x54cc>
  40866c:	nop
  408670:	ldr	x0, [sp, #232]
  408674:	ldrb	w0, [x0, #31]
  408678:	cmp	w0, #0x0
  40867c:	b.eq	408704 <__fxstatat@plt+0x51f4>  // b.none
  408680:	ldr	x0, [sp, #208]
  408684:	bl	415078 <__fxstatat@plt+0x11b68>
  408688:	stp	x0, x1, [sp, #256]
  40868c:	ldr	x0, [sp, #208]
  408690:	bl	4150a8 <__fxstatat@plt+0x11b98>
  408694:	stp	x0, x1, [sp, #272]
  408698:	add	x0, sp, #0x100
  40869c:	mov	x2, x0
  4086a0:	ldr	x1, [sp, #240]
  4086a4:	ldr	w0, [sp, #756]
  4086a8:	bl	416300 <__fxstatat@plt+0x12df0>
  4086ac:	cmp	w0, #0x0
  4086b0:	b.eq	408704 <__fxstatat@plt+0x51f4>  // b.none
  4086b4:	bl	403420 <__errno_location@plt>
  4086b8:	ldr	w19, [x0]
  4086bc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4086c0:	add	x0, x0, #0xa40
  4086c4:	bl	403490 <gettext@plt>
  4086c8:	mov	x20, x0
  4086cc:	ldr	x1, [sp, #240]
  4086d0:	mov	w0, #0x4                   	// #4
  4086d4:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4086d8:	mov	x3, x0
  4086dc:	mov	x2, x20
  4086e0:	mov	w1, w19
  4086e4:	mov	w0, #0x0                   	// #0
  4086e8:	bl	402cb0 <error@plt>
  4086ec:	ldr	x0, [sp, #232]
  4086f0:	ldrb	w0, [x0, #36]
  4086f4:	cmp	w0, #0x0
  4086f8:	b.eq	408704 <__fxstatat@plt+0x51f4>  // b.none
  4086fc:	strb	wzr, [sp, #747]
  408700:	b	4089dc <__fxstatat@plt+0x54cc>
  408704:	ldr	x0, [sp, #232]
  408708:	ldrb	w0, [x0, #29]
  40870c:	cmp	w0, #0x0
  408710:	b.eq	408790 <__fxstatat@plt+0x5280>  // b.none
  408714:	ldr	x0, [sp, #208]
  408718:	ldr	w1, [x0, #24]
  40871c:	ldr	w0, [sp, #552]
  408720:	cmp	w1, w0
  408724:	b.ne	40873c <__fxstatat@plt+0x522c>  // b.any
  408728:	ldr	x0, [sp, #208]
  40872c:	ldr	w1, [x0, #28]
  408730:	ldr	w0, [sp, #556]
  408734:	cmp	w1, w0
  408738:	b.eq	408790 <__fxstatat@plt+0x5280>  // b.none
  40873c:	ldr	x0, [sp, #216]
  408740:	ldrb	w1, [x0]
  408744:	add	x0, sp, #0x210
  408748:	mov	x5, x0
  40874c:	mov	w4, w1
  408750:	ldr	x3, [sp, #208]
  408754:	ldr	w2, [sp, #756]
  408758:	ldr	x1, [sp, #240]
  40875c:	ldr	x0, [sp, #232]
  408760:	bl	4074d4 <__fxstatat@plt+0x3fc4>
  408764:	cmn	w0, #0x1
  408768:	b.eq	408778 <__fxstatat@plt+0x5268>  // b.none
  40876c:	cmp	w0, #0x0
  408770:	b.eq	408780 <__fxstatat@plt+0x5270>  // b.none
  408774:	b	408794 <__fxstatat@plt+0x5284>
  408778:	strb	wzr, [sp, #747]
  40877c:	b	4089dc <__fxstatat@plt+0x54cc>
  408780:	ldr	w0, [sp, #748]
  408784:	and	w0, w0, #0xfffff1ff
  408788:	str	w0, [sp, #748]
  40878c:	b	408794 <__fxstatat@plt+0x5284>
  408790:	nop
  408794:	ldr	x0, [sp, #232]
  408798:	ldrb	w0, [x0, #39]
  40879c:	cmp	w0, #0x0
  4087a0:	b.eq	40884c <__fxstatat@plt+0x533c>  // b.none
  4087a4:	strb	wzr, [sp, #734]
  4087a8:	ldr	w0, [sp, #544]
  4087ac:	and	w0, w0, #0x80
  4087b0:	cmp	w0, #0x0
  4087b4:	b.ne	4087e0 <__fxstatat@plt+0x52d0>  // b.any
  4087b8:	bl	402cf0 <geteuid@plt>
  4087bc:	cmp	w0, #0x0
  4087c0:	b.eq	4087e0 <__fxstatat@plt+0x52d0>  // b.none
  4087c4:	mov	w2, #0x180                 	// #384
  4087c8:	ldr	x1, [sp, #240]
  4087cc:	ldr	w0, [sp, #756]
  4087d0:	bl	407ba4 <__fxstatat@plt+0x4694>
  4087d4:	cmp	w0, #0x0
  4087d8:	cset	w0, eq  // eq = none
  4087dc:	strb	w0, [sp, #734]
  4087e0:	ldr	x4, [sp, #232]
  4087e4:	ldr	w3, [sp, #756]
  4087e8:	ldr	x2, [sp, #240]
  4087ec:	ldr	w1, [sp, #716]
  4087f0:	ldr	x0, [sp, #248]
  4087f4:	bl	4070a0 <__fxstatat@plt+0x3b90>
  4087f8:	and	w0, w0, #0xff
  4087fc:	eor	w0, w0, #0x1
  408800:	and	w0, w0, #0xff
  408804:	cmp	w0, #0x0
  408808:	b.eq	408820 <__fxstatat@plt+0x5310>  // b.none
  40880c:	ldr	x0, [sp, #232]
  408810:	ldrb	w0, [x0, #40]
  408814:	cmp	w0, #0x0
  408818:	b.eq	408820 <__fxstatat@plt+0x5310>  // b.none
  40881c:	strb	wzr, [sp, #747]
  408820:	ldrb	w0, [sp, #734]
  408824:	cmp	w0, #0x0
  408828:	b.eq	40884c <__fxstatat@plt+0x533c>  // b.none
  40882c:	ldr	w0, [sp, #224]
  408830:	mvn	w1, w0
  408834:	ldr	w0, [sp, #228]
  408838:	and	w0, w1, w0
  40883c:	mov	w2, w0
  408840:	ldr	x1, [sp, #240]
  408844:	ldr	w0, [sp, #756]
  408848:	bl	407ba4 <__fxstatat@plt+0x4694>
  40884c:	ldr	x2, [sp, #208]
  408850:	ldr	w1, [sp, #756]
  408854:	ldr	x0, [sp, #240]
  408858:	bl	407794 <__fxstatat@plt+0x4284>
  40885c:	ldr	x0, [sp, #232]
  408860:	ldrb	w0, [x0, #30]
  408864:	cmp	w0, #0x0
  408868:	b.ne	40887c <__fxstatat@plt+0x536c>  // b.any
  40886c:	ldr	x0, [sp, #232]
  408870:	ldrb	w0, [x0, #24]
  408874:	cmp	w0, #0x0
  408878:	b.eq	4088b4 <__fxstatat@plt+0x53a4>  // b.none
  40887c:	ldr	w4, [sp, #748]
  408880:	ldr	w3, [sp, #756]
  408884:	ldr	x2, [sp, #240]
  408888:	ldr	w1, [sp, #716]
  40888c:	ldr	x0, [sp, #248]
  408890:	bl	40ce90 <__fxstatat@plt+0x9980>
  408894:	cmp	w0, #0x0
  408898:	b.eq	4089d0 <__fxstatat@plt+0x54c0>  // b.none
  40889c:	ldr	x0, [sp, #232]
  4088a0:	ldrb	w0, [x0, #36]
  4088a4:	cmp	w0, #0x0
  4088a8:	b.eq	4089d0 <__fxstatat@plt+0x54c0>  // b.none
  4088ac:	strb	wzr, [sp, #747]
  4088b0:	b	4089d0 <__fxstatat@plt+0x54c0>
  4088b4:	ldr	x0, [sp, #232]
  4088b8:	ldrb	w0, [x0, #43]
  4088bc:	cmp	w0, #0x0
  4088c0:	b.eq	4088ec <__fxstatat@plt+0x53dc>  // b.none
  4088c4:	ldr	x0, [sp, #232]
  4088c8:	ldr	w0, [x0, #16]
  4088cc:	mov	w2, w0
  4088d0:	ldr	w1, [sp, #756]
  4088d4:	ldr	x0, [sp, #240]
  4088d8:	bl	40cf5c <__fxstatat@plt+0x9a4c>
  4088dc:	cmp	w0, #0x0
  4088e0:	b.eq	4089dc <__fxstatat@plt+0x54cc>  // b.none
  4088e4:	strb	wzr, [sp, #747]
  4088e8:	b	4089dc <__fxstatat@plt+0x54cc>
  4088ec:	ldr	x0, [sp, #232]
  4088f0:	ldrb	w0, [x0, #32]
  4088f4:	cmp	w0, #0x0
  4088f8:	b.eq	40893c <__fxstatat@plt+0x542c>  // b.none
  4088fc:	ldr	x0, [sp, #216]
  408900:	ldrb	w0, [x0]
  408904:	cmp	w0, #0x0
  408908:	b.eq	40893c <__fxstatat@plt+0x542c>  // b.none
  40890c:	bl	40c030 <__fxstatat@plt+0x8b20>
  408910:	mvn	w1, w0
  408914:	mov	w0, #0x1b6                 	// #438
  408918:	and	w0, w1, w0
  40891c:	mov	w2, w0
  408920:	ldr	w1, [sp, #756]
  408924:	ldr	x0, [sp, #240]
  408928:	bl	40cf5c <__fxstatat@plt+0x9a4c>
  40892c:	cmp	w0, #0x0
  408930:	b.eq	4089dc <__fxstatat@plt+0x54cc>  // b.none
  408934:	strb	wzr, [sp, #747]
  408938:	b	4089dc <__fxstatat@plt+0x54cc>
  40893c:	ldr	w0, [sp, #224]
  408940:	cmp	w0, #0x0
  408944:	b.eq	4089d8 <__fxstatat@plt+0x54c8>  // b.none
  408948:	bl	40c030 <__fxstatat@plt+0x8b20>
  40894c:	mvn	w0, w0
  408950:	ldr	w1, [sp, #224]
  408954:	and	w0, w1, w0
  408958:	str	w0, [sp, #224]
  40895c:	ldr	w0, [sp, #224]
  408960:	cmp	w0, #0x0
  408964:	b.eq	4089d8 <__fxstatat@plt+0x54c8>  // b.none
  408968:	ldr	w2, [sp, #228]
  40896c:	ldr	x1, [sp, #240]
  408970:	ldr	w0, [sp, #756]
  408974:	bl	407ba4 <__fxstatat@plt+0x4694>
  408978:	cmp	w0, #0x0
  40897c:	b.eq	4089d8 <__fxstatat@plt+0x54c8>  // b.none
  408980:	bl	403420 <__errno_location@plt>
  408984:	ldr	w19, [x0]
  408988:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40898c:	add	x0, x0, #0xa58
  408990:	bl	403490 <gettext@plt>
  408994:	mov	x20, x0
  408998:	ldr	x1, [sp, #240]
  40899c:	mov	w0, #0x4                   	// #4
  4089a0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4089a4:	mov	x3, x0
  4089a8:	mov	x2, x20
  4089ac:	mov	w1, w19
  4089b0:	mov	w0, #0x0                   	// #0
  4089b4:	bl	402cb0 <error@plt>
  4089b8:	ldr	x0, [sp, #232]
  4089bc:	ldrb	w0, [x0, #36]
  4089c0:	cmp	w0, #0x0
  4089c4:	b.eq	4089d8 <__fxstatat@plt+0x54c8>  // b.none
  4089c8:	strb	wzr, [sp, #747]
  4089cc:	b	4089dc <__fxstatat@plt+0x54cc>
  4089d0:	nop
  4089d4:	b	4089dc <__fxstatat@plt+0x54cc>
  4089d8:	nop
  4089dc:	ldr	w0, [sp, #756]
  4089e0:	bl	403040 <close@plt>
  4089e4:	cmp	w0, #0x0
  4089e8:	b.ge	408a2c <__fxstatat@plt+0x551c>  // b.tcont
  4089ec:	bl	403420 <__errno_location@plt>
  4089f0:	ldr	w19, [x0]
  4089f4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4089f8:	add	x0, x0, #0xa78
  4089fc:	bl	403490 <gettext@plt>
  408a00:	mov	x20, x0
  408a04:	ldr	x1, [sp, #240]
  408a08:	mov	w0, #0x4                   	// #4
  408a0c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  408a10:	mov	x3, x0
  408a14:	mov	x2, x20
  408a18:	mov	w1, w19
  408a1c:	mov	w0, #0x0                   	// #0
  408a20:	bl	402cb0 <error@plt>
  408a24:	strb	wzr, [sp, #747]
  408a28:	b	408a30 <__fxstatat@plt+0x5520>
  408a2c:	nop
  408a30:	ldr	w0, [sp, #716]
  408a34:	bl	403040 <close@plt>
  408a38:	cmp	w0, #0x0
  408a3c:	b.ge	408a7c <__fxstatat@plt+0x556c>  // b.tcont
  408a40:	bl	403420 <__errno_location@plt>
  408a44:	ldr	w19, [x0]
  408a48:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  408a4c:	add	x0, x0, #0xa78
  408a50:	bl	403490 <gettext@plt>
  408a54:	mov	x20, x0
  408a58:	ldr	x1, [sp, #248]
  408a5c:	mov	w0, #0x4                   	// #4
  408a60:	bl	4136d4 <__fxstatat@plt+0x101c4>
  408a64:	mov	x3, x0
  408a68:	mov	x2, x20
  408a6c:	mov	w1, w19
  408a70:	mov	w0, #0x0                   	// #0
  408a74:	bl	402cb0 <error@plt>
  408a78:	strb	wzr, [sp, #747]
  408a7c:	ldr	x0, [sp, #760]
  408a80:	bl	4031c0 <free@plt>
  408a84:	ldr	x0, [sp, #720]
  408a88:	bl	4031c0 <free@plt>
  408a8c:	ldrb	w0, [sp, #747]
  408a90:	ldp	x19, x20, [sp, #48]
  408a94:	ldr	x21, [sp, #64]
  408a98:	ldp	x29, x30, [sp, #32]
  408a9c:	add	sp, sp, #0x300
  408aa0:	ret
  408aa4:	stp	x29, x30, [sp, #-368]!
  408aa8:	mov	x29, sp
  408aac:	str	x0, [sp, #56]
  408ab0:	str	x1, [sp, #48]
  408ab4:	str	x2, [sp, #40]
  408ab8:	str	x3, [sp, #32]
  408abc:	str	x4, [sp, #24]
  408ac0:	str	x5, [sp, #16]
  408ac4:	ldr	x0, [sp, #48]
  408ac8:	ldr	x1, [x0, #8]
  408acc:	ldr	x0, [sp, #32]
  408ad0:	ldr	x0, [x0, #8]
  408ad4:	cmp	x1, x0
  408ad8:	b.ne	408afc <__fxstatat@plt+0x55ec>  // b.any
  408adc:	ldr	x0, [sp, #48]
  408ae0:	ldr	x1, [x0]
  408ae4:	ldr	x0, [sp, #32]
  408ae8:	ldr	x0, [x0]
  408aec:	cmp	x1, x0
  408af0:	b.ne	408afc <__fxstatat@plt+0x55ec>  // b.any
  408af4:	mov	w0, #0x1                   	// #1
  408af8:	b	408b00 <__fxstatat@plt+0x55f0>
  408afc:	mov	w0, #0x0                   	// #0
  408b00:	strb	w0, [sp, #350]
  408b04:	ldrb	w0, [sp, #350]
  408b08:	and	w0, w0, #0x1
  408b0c:	strb	w0, [sp, #350]
  408b10:	ldr	x0, [sp, #16]
  408b14:	strb	wzr, [x0]
  408b18:	ldrb	w0, [sp, #350]
  408b1c:	cmp	w0, #0x0
  408b20:	b.eq	408b48 <__fxstatat@plt+0x5638>  // b.none
  408b24:	ldr	x0, [sp, #24]
  408b28:	ldrb	w0, [x0, #23]
  408b2c:	cmp	w0, #0x0
  408b30:	b.eq	408b48 <__fxstatat@plt+0x5638>  // b.none
  408b34:	ldr	x0, [sp, #16]
  408b38:	mov	w1, #0x1                   	// #1
  408b3c:	strb	w1, [x0]
  408b40:	mov	w0, #0x1                   	// #1
  408b44:	b	409134 <__fxstatat@plt+0x5c24>
  408b48:	ldr	x0, [sp, #24]
  408b4c:	ldr	w0, [x0, #4]
  408b50:	cmp	w0, #0x2
  408b54:	b.ne	408c3c <__fxstatat@plt+0x572c>  // b.any
  408b58:	ldrb	w0, [sp, #350]
  408b5c:	strb	w0, [sp, #351]
  408b60:	ldr	x0, [sp, #48]
  408b64:	ldr	w0, [x0, #16]
  408b68:	and	w0, w0, #0xf000
  408b6c:	cmp	w0, #0xa, lsl #12
  408b70:	b.ne	408c28 <__fxstatat@plt+0x5718>  // b.any
  408b74:	ldr	x0, [sp, #32]
  408b78:	ldr	w0, [x0, #16]
  408b7c:	and	w0, w0, #0xf000
  408b80:	cmp	w0, #0xa, lsl #12
  408b84:	b.ne	408c28 <__fxstatat@plt+0x5718>  // b.any
  408b88:	ldr	x1, [sp, #40]
  408b8c:	ldr	x0, [sp, #56]
  408b90:	bl	413eb8 <__fxstatat@plt+0x109a8>
  408b94:	strb	w0, [sp, #349]
  408b98:	ldrb	w0, [sp, #349]
  408b9c:	eor	w0, w0, #0x1
  408ba0:	and	w0, w0, #0xff
  408ba4:	cmp	w0, #0x0
  408ba8:	b.eq	408c04 <__fxstatat@plt+0x56f4>  // b.none
  408bac:	ldr	x0, [sp, #24]
  408bb0:	ldr	w0, [x0]
  408bb4:	cmp	w0, #0x0
  408bb8:	b.eq	408bc4 <__fxstatat@plt+0x56b4>  // b.none
  408bbc:	mov	w0, #0x1                   	// #1
  408bc0:	b	409134 <__fxstatat@plt+0x5c24>
  408bc4:	ldrb	w0, [sp, #351]
  408bc8:	cmp	w0, #0x0
  408bcc:	b.eq	408c04 <__fxstatat@plt+0x56f4>  // b.none
  408bd0:	ldr	x0, [sp, #16]
  408bd4:	mov	w1, #0x1                   	// #1
  408bd8:	strb	w1, [x0]
  408bdc:	ldr	x0, [sp, #24]
  408be0:	ldrb	w0, [x0, #24]
  408be4:	cmp	w0, #0x0
  408be8:	cset	w0, ne  // ne = any
  408bec:	and	w0, w0, #0xff
  408bf0:	eor	w0, w0, #0x1
  408bf4:	and	w0, w0, #0xff
  408bf8:	and	w0, w0, #0x1
  408bfc:	and	w0, w0, #0xff
  408c00:	b	409134 <__fxstatat@plt+0x5c24>
  408c04:	ldrb	w0, [sp, #349]
  408c08:	cmp	w0, #0x0
  408c0c:	cset	w0, ne  // ne = any
  408c10:	and	w0, w0, #0xff
  408c14:	eor	w0, w0, #0x1
  408c18:	and	w0, w0, #0xff
  408c1c:	and	w0, w0, #0x1
  408c20:	and	w0, w0, #0xff
  408c24:	b	409134 <__fxstatat@plt+0x5c24>
  408c28:	ldr	x0, [sp, #48]
  408c2c:	str	x0, [sp, #360]
  408c30:	ldr	x0, [sp, #32]
  408c34:	str	x0, [sp, #352]
  408c38:	b	408d2c <__fxstatat@plt+0x581c>
  408c3c:	ldrb	w0, [sp, #350]
  408c40:	eor	w0, w0, #0x1
  408c44:	and	w0, w0, #0xff
  408c48:	cmp	w0, #0x0
  408c4c:	b.eq	408c58 <__fxstatat@plt+0x5748>  // b.none
  408c50:	mov	w0, #0x1                   	// #1
  408c54:	b	409134 <__fxstatat@plt+0x5c24>
  408c58:	add	x0, sp, #0xc8
  408c5c:	mov	x1, x0
  408c60:	ldr	x0, [sp, #40]
  408c64:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  408c68:	cmp	w0, #0x0
  408c6c:	b.ne	408c88 <__fxstatat@plt+0x5778>  // b.any
  408c70:	add	x0, sp, #0x48
  408c74:	mov	x1, x0
  408c78:	ldr	x0, [sp, #56]
  408c7c:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  408c80:	cmp	w0, #0x0
  408c84:	b.eq	408c90 <__fxstatat@plt+0x5780>  // b.none
  408c88:	mov	w0, #0x1                   	// #1
  408c8c:	b	409134 <__fxstatat@plt+0x5c24>
  408c90:	add	x0, sp, #0x48
  408c94:	str	x0, [sp, #360]
  408c98:	add	x0, sp, #0xc8
  408c9c:	str	x0, [sp, #352]
  408ca0:	ldr	x0, [sp, #360]
  408ca4:	ldr	x1, [x0, #8]
  408ca8:	ldr	x0, [sp, #352]
  408cac:	ldr	x0, [x0, #8]
  408cb0:	cmp	x1, x0
  408cb4:	b.ne	408cd8 <__fxstatat@plt+0x57c8>  // b.any
  408cb8:	ldr	x0, [sp, #360]
  408cbc:	ldr	x1, [x0]
  408cc0:	ldr	x0, [sp, #352]
  408cc4:	ldr	x0, [x0]
  408cc8:	cmp	x1, x0
  408ccc:	b.ne	408cd8 <__fxstatat@plt+0x57c8>  // b.any
  408cd0:	mov	w0, #0x1                   	// #1
  408cd4:	b	408cdc <__fxstatat@plt+0x57cc>
  408cd8:	mov	w0, #0x0                   	// #0
  408cdc:	strb	w0, [sp, #351]
  408ce0:	ldrb	w0, [sp, #351]
  408ce4:	and	w0, w0, #0x1
  408ce8:	strb	w0, [sp, #351]
  408cec:	ldr	x0, [sp, #360]
  408cf0:	ldr	w0, [x0, #16]
  408cf4:	and	w0, w0, #0xf000
  408cf8:	cmp	w0, #0xa, lsl #12
  408cfc:	b.ne	408d2c <__fxstatat@plt+0x581c>  // b.any
  408d00:	ldr	x0, [sp, #352]
  408d04:	ldr	w0, [x0, #16]
  408d08:	and	w0, w0, #0xf000
  408d0c:	cmp	w0, #0xa, lsl #12
  408d10:	b.ne	408d2c <__fxstatat@plt+0x581c>  // b.any
  408d14:	ldr	x0, [sp, #24]
  408d18:	ldrb	w0, [x0, #21]
  408d1c:	cmp	w0, #0x0
  408d20:	b.eq	408d2c <__fxstatat@plt+0x581c>  // b.none
  408d24:	mov	w0, #0x1                   	// #1
  408d28:	b	409134 <__fxstatat@plt+0x5c24>
  408d2c:	ldr	x0, [sp, #24]
  408d30:	ldr	w0, [x0]
  408d34:	cmp	w0, #0x0
  408d38:	b.eq	408de0 <__fxstatat@plt+0x58d0>  // b.none
  408d3c:	ldrb	w0, [sp, #351]
  408d40:	eor	w0, w0, #0x1
  408d44:	and	w0, w0, #0xff
  408d48:	cmp	w0, #0x0
  408d4c:	b.eq	408db0 <__fxstatat@plt+0x58a0>  // b.none
  408d50:	ldr	x0, [sp, #24]
  408d54:	ldrb	w0, [x0, #24]
  408d58:	eor	w0, w0, #0x1
  408d5c:	and	w0, w0, #0xff
  408d60:	cmp	w0, #0x0
  408d64:	b.eq	408da8 <__fxstatat@plt+0x5898>  // b.none
  408d68:	ldr	x0, [sp, #24]
  408d6c:	ldr	w0, [x0, #4]
  408d70:	cmp	w0, #0x2
  408d74:	b.eq	408da8 <__fxstatat@plt+0x5898>  // b.none
  408d78:	ldr	x0, [sp, #360]
  408d7c:	ldr	w0, [x0, #16]
  408d80:	and	w0, w0, #0xf000
  408d84:	cmp	w0, #0xa, lsl #12
  408d88:	b.ne	408da8 <__fxstatat@plt+0x5898>  // b.any
  408d8c:	ldr	x0, [sp, #352]
  408d90:	ldr	w0, [x0, #16]
  408d94:	and	w0, w0, #0xf000
  408d98:	cmp	w0, #0xa, lsl #12
  408d9c:	b.eq	408da8 <__fxstatat@plt+0x5898>  // b.none
  408da0:	mov	w0, #0x0                   	// #0
  408da4:	b	409134 <__fxstatat@plt+0x5c24>
  408da8:	mov	w0, #0x1                   	// #1
  408dac:	b	409134 <__fxstatat@plt+0x5c24>
  408db0:	ldr	x1, [sp, #40]
  408db4:	ldr	x0, [sp, #56]
  408db8:	bl	413eb8 <__fxstatat@plt+0x109a8>
  408dbc:	and	w0, w0, #0xff
  408dc0:	cmp	w0, #0x0
  408dc4:	cset	w0, ne  // ne = any
  408dc8:	and	w0, w0, #0xff
  408dcc:	eor	w0, w0, #0x1
  408dd0:	and	w0, w0, #0xff
  408dd4:	and	w0, w0, #0x1
  408dd8:	and	w0, w0, #0xff
  408ddc:	b	409134 <__fxstatat@plt+0x5c24>
  408de0:	ldr	x0, [sp, #24]
  408de4:	ldrb	w0, [x0, #24]
  408de8:	cmp	w0, #0x0
  408dec:	b.ne	408e00 <__fxstatat@plt+0x58f0>  // b.any
  408df0:	ldr	x0, [sp, #24]
  408df4:	ldrb	w0, [x0, #21]
  408df8:	cmp	w0, #0x0
  408dfc:	b.eq	408e80 <__fxstatat@plt+0x5970>  // b.none
  408e00:	ldr	x0, [sp, #352]
  408e04:	ldr	w0, [x0, #16]
  408e08:	and	w0, w0, #0xf000
  408e0c:	cmp	w0, #0xa, lsl #12
  408e10:	b.ne	408e1c <__fxstatat@plt+0x590c>  // b.any
  408e14:	mov	w0, #0x1                   	// #1
  408e18:	b	409134 <__fxstatat@plt+0x5c24>
  408e1c:	ldrb	w0, [sp, #351]
  408e20:	cmp	w0, #0x0
  408e24:	b.eq	408e80 <__fxstatat@plt+0x5970>  // b.none
  408e28:	ldr	x0, [sp, #352]
  408e2c:	ldr	w0, [x0, #20]
  408e30:	cmp	w0, #0x1
  408e34:	b.ls	408e80 <__fxstatat@plt+0x5970>  // b.plast
  408e38:	ldr	x1, [sp, #40]
  408e3c:	ldr	x0, [sp, #56]
  408e40:	bl	413eb8 <__fxstatat@plt+0x109a8>
  408e44:	and	w0, w0, #0xff
  408e48:	eor	w0, w0, #0x1
  408e4c:	and	w0, w0, #0xff
  408e50:	cmp	w0, #0x0
  408e54:	b.eq	408e80 <__fxstatat@plt+0x5970>  // b.none
  408e58:	ldr	x0, [sp, #24]
  408e5c:	ldrb	w0, [x0, #24]
  408e60:	cmp	w0, #0x0
  408e64:	cset	w0, ne  // ne = any
  408e68:	and	w0, w0, #0xff
  408e6c:	eor	w0, w0, #0x1
  408e70:	and	w0, w0, #0xff
  408e74:	and	w0, w0, #0x1
  408e78:	and	w0, w0, #0xff
  408e7c:	b	409134 <__fxstatat@plt+0x5c24>
  408e80:	ldr	x0, [sp, #360]
  408e84:	ldr	w0, [x0, #16]
  408e88:	and	w0, w0, #0xf000
  408e8c:	cmp	w0, #0xa, lsl #12
  408e90:	b.eq	408f04 <__fxstatat@plt+0x59f4>  // b.none
  408e94:	ldr	x0, [sp, #352]
  408e98:	ldr	w0, [x0, #16]
  408e9c:	and	w0, w0, #0xf000
  408ea0:	cmp	w0, #0xa, lsl #12
  408ea4:	b.eq	408f04 <__fxstatat@plt+0x59f4>  // b.none
  408ea8:	ldr	x0, [sp, #360]
  408eac:	ldr	x1, [x0, #8]
  408eb0:	ldr	x0, [sp, #352]
  408eb4:	ldr	x0, [x0, #8]
  408eb8:	cmp	x1, x0
  408ebc:	b.ne	408ed8 <__fxstatat@plt+0x59c8>  // b.any
  408ec0:	ldr	x0, [sp, #360]
  408ec4:	ldr	x1, [x0]
  408ec8:	ldr	x0, [sp, #352]
  408ecc:	ldr	x0, [x0]
  408ed0:	cmp	x1, x0
  408ed4:	b.eq	408ee0 <__fxstatat@plt+0x59d0>  // b.none
  408ed8:	mov	w0, #0x1                   	// #1
  408edc:	b	409134 <__fxstatat@plt+0x5c24>
  408ee0:	ldr	x0, [sp, #24]
  408ee4:	ldrb	w0, [x0, #23]
  408ee8:	cmp	w0, #0x0
  408eec:	b.eq	408f04 <__fxstatat@plt+0x59f4>  // b.none
  408ef0:	ldr	x0, [sp, #16]
  408ef4:	mov	w1, #0x1                   	// #1
  408ef8:	strb	w1, [x0]
  408efc:	mov	w0, #0x1                   	// #1
  408f00:	b	409134 <__fxstatat@plt+0x5c24>
  408f04:	ldr	x0, [sp, #24]
  408f08:	ldrb	w0, [x0, #24]
  408f0c:	cmp	w0, #0x0
  408f10:	b.eq	408f94 <__fxstatat@plt+0x5a84>  // b.none
  408f14:	ldr	x0, [sp, #48]
  408f18:	ldr	w0, [x0, #16]
  408f1c:	and	w0, w0, #0xf000
  408f20:	cmp	w0, #0xa, lsl #12
  408f24:	b.ne	408f94 <__fxstatat@plt+0x5a84>  // b.any
  408f28:	ldr	x0, [sp, #352]
  408f2c:	ldr	w0, [x0, #20]
  408f30:	cmp	w0, #0x1
  408f34:	b.ls	408f94 <__fxstatat@plt+0x5a84>  // b.plast
  408f38:	ldr	x0, [sp, #56]
  408f3c:	bl	4030e0 <canonicalize_file_name@plt>
  408f40:	str	x0, [sp, #336]
  408f44:	ldr	x0, [sp, #336]
  408f48:	cmp	x0, #0x0
  408f4c:	b.eq	408f94 <__fxstatat@plt+0x5a84>  // b.none
  408f50:	ldr	x1, [sp, #40]
  408f54:	ldr	x0, [sp, #336]
  408f58:	bl	413eb8 <__fxstatat@plt+0x109a8>
  408f5c:	and	w0, w0, #0xff
  408f60:	cmp	w0, #0x0
  408f64:	cset	w0, ne  // ne = any
  408f68:	and	w0, w0, #0xff
  408f6c:	eor	w0, w0, #0x1
  408f70:	and	w0, w0, #0xff
  408f74:	strb	w0, [sp, #335]
  408f78:	ldrb	w0, [sp, #335]
  408f7c:	and	w0, w0, #0x1
  408f80:	strb	w0, [sp, #335]
  408f84:	ldr	x0, [sp, #336]
  408f88:	bl	4031c0 <free@plt>
  408f8c:	ldrb	w0, [sp, #335]
  408f90:	b	409134 <__fxstatat@plt+0x5c24>
  408f94:	ldr	x0, [sp, #24]
  408f98:	ldrb	w0, [x0, #44]
  408f9c:	cmp	w0, #0x0
  408fa0:	b.eq	408fc0 <__fxstatat@plt+0x5ab0>  // b.none
  408fa4:	ldr	x0, [sp, #352]
  408fa8:	ldr	w0, [x0, #16]
  408fac:	and	w0, w0, #0xf000
  408fb0:	cmp	w0, #0xa, lsl #12
  408fb4:	b.ne	408fc0 <__fxstatat@plt+0x5ab0>  // b.any
  408fb8:	mov	w0, #0x1                   	// #1
  408fbc:	b	409134 <__fxstatat@plt+0x5c24>
  408fc0:	ldr	x0, [sp, #24]
  408fc4:	ldr	w0, [x0, #4]
  408fc8:	cmp	w0, #0x2
  408fcc:	b.ne	409130 <__fxstatat@plt+0x5c20>  // b.any
  408fd0:	ldr	x0, [sp, #360]
  408fd4:	ldr	w0, [x0, #16]
  408fd8:	and	w0, w0, #0xf000
  408fdc:	cmp	w0, #0xa, lsl #12
  408fe0:	b.eq	409030 <__fxstatat@plt+0x5b20>  // b.none
  408fe4:	ldr	x1, [sp, #360]
  408fe8:	add	x0, sp, #0x48
  408fec:	ldp	x2, x3, [x1]
  408ff0:	stp	x2, x3, [x0]
  408ff4:	ldp	x2, x3, [x1, #16]
  408ff8:	stp	x2, x3, [x0, #16]
  408ffc:	ldp	x2, x3, [x1, #32]
  409000:	stp	x2, x3, [x0, #32]
  409004:	ldp	x2, x3, [x1, #48]
  409008:	stp	x2, x3, [x0, #48]
  40900c:	ldp	x2, x3, [x1, #64]
  409010:	stp	x2, x3, [x0, #64]
  409014:	ldp	x2, x3, [x1, #80]
  409018:	stp	x2, x3, [x0, #80]
  40901c:	ldp	x2, x3, [x1, #96]
  409020:	stp	x2, x3, [x0, #96]
  409024:	ldp	x2, x3, [x1, #112]
  409028:	stp	x2, x3, [x0, #112]
  40902c:	b	409050 <__fxstatat@plt+0x5b40>
  409030:	add	x0, sp, #0x48
  409034:	mov	x1, x0
  409038:	ldr	x0, [sp, #56]
  40903c:	bl	41bda0 <__fxstatat@plt+0x18890>
  409040:	cmp	w0, #0x0
  409044:	b.eq	409050 <__fxstatat@plt+0x5b40>  // b.none
  409048:	mov	w0, #0x1                   	// #1
  40904c:	b	409134 <__fxstatat@plt+0x5c24>
  409050:	ldr	x0, [sp, #352]
  409054:	ldr	w0, [x0, #16]
  409058:	and	w0, w0, #0xf000
  40905c:	cmp	w0, #0xa, lsl #12
  409060:	b.eq	4090b0 <__fxstatat@plt+0x5ba0>  // b.none
  409064:	ldr	x1, [sp, #352]
  409068:	add	x0, sp, #0xc8
  40906c:	ldp	x2, x3, [x1]
  409070:	stp	x2, x3, [x0]
  409074:	ldp	x2, x3, [x1, #16]
  409078:	stp	x2, x3, [x0, #16]
  40907c:	ldp	x2, x3, [x1, #32]
  409080:	stp	x2, x3, [x0, #32]
  409084:	ldp	x2, x3, [x1, #48]
  409088:	stp	x2, x3, [x0, #48]
  40908c:	ldp	x2, x3, [x1, #64]
  409090:	stp	x2, x3, [x0, #64]
  409094:	ldp	x2, x3, [x1, #80]
  409098:	stp	x2, x3, [x0, #80]
  40909c:	ldp	x2, x3, [x1, #96]
  4090a0:	stp	x2, x3, [x0, #96]
  4090a4:	ldp	x2, x3, [x1, #112]
  4090a8:	stp	x2, x3, [x0, #112]
  4090ac:	b	4090d0 <__fxstatat@plt+0x5bc0>
  4090b0:	add	x0, sp, #0xc8
  4090b4:	mov	x1, x0
  4090b8:	ldr	x0, [sp, #40]
  4090bc:	bl	41bda0 <__fxstatat@plt+0x18890>
  4090c0:	cmp	w0, #0x0
  4090c4:	b.eq	4090d0 <__fxstatat@plt+0x5bc0>  // b.none
  4090c8:	mov	w0, #0x1                   	// #1
  4090cc:	b	409134 <__fxstatat@plt+0x5c24>
  4090d0:	ldr	x1, [sp, #80]
  4090d4:	ldr	x0, [sp, #208]
  4090d8:	cmp	x1, x0
  4090dc:	b.ne	4090f0 <__fxstatat@plt+0x5be0>  // b.any
  4090e0:	ldr	x1, [sp, #72]
  4090e4:	ldr	x0, [sp, #200]
  4090e8:	cmp	x1, x0
  4090ec:	b.eq	4090f8 <__fxstatat@plt+0x5be8>  // b.none
  4090f0:	mov	w0, #0x1                   	// #1
  4090f4:	b	409134 <__fxstatat@plt+0x5c24>
  4090f8:	ldr	x0, [sp, #24]
  4090fc:	ldrb	w0, [x0, #23]
  409100:	cmp	w0, #0x0
  409104:	b.eq	409130 <__fxstatat@plt+0x5c20>  // b.none
  409108:	ldr	x0, [sp, #352]
  40910c:	ldr	w0, [x0, #16]
  409110:	and	w0, w0, #0xf000
  409114:	cmp	w0, #0xa, lsl #12
  409118:	cset	w0, ne  // ne = any
  40911c:	and	w1, w0, #0xff
  409120:	ldr	x0, [sp, #16]
  409124:	strb	w1, [x0]
  409128:	mov	w0, #0x1                   	// #1
  40912c:	b	409134 <__fxstatat@plt+0x5c24>
  409130:	mov	w0, #0x0                   	// #0
  409134:	ldp	x29, x30, [sp], #368
  409138:	ret
  40913c:	stp	x29, x30, [sp, #-32]!
  409140:	mov	x29, sp
  409144:	str	x0, [sp, #24]
  409148:	str	w1, [sp, #20]
  40914c:	ldr	w0, [sp, #20]
  409150:	and	w0, w0, #0xf000
  409154:	cmp	w0, #0xa, lsl #12
  409158:	b.eq	409180 <__fxstatat@plt+0x5c70>  // b.none
  40915c:	bl	4174bc <__fxstatat@plt+0x13fac>
  409160:	and	w0, w0, #0xff
  409164:	cmp	w0, #0x0
  409168:	b.ne	409180 <__fxstatat@plt+0x5c70>  // b.any
  40916c:	mov	w1, #0x2                   	// #2
  409170:	ldr	x0, [sp, #24]
  409174:	bl	402dd0 <euidaccess@plt>
  409178:	cmp	w0, #0x0
  40917c:	b.ne	409188 <__fxstatat@plt+0x5c78>  // b.any
  409180:	mov	w0, #0x1                   	// #1
  409184:	b	40918c <__fxstatat@plt+0x5c7c>
  409188:	mov	w0, #0x0                   	// #0
  40918c:	and	w0, w0, #0x1
  409190:	and	w0, w0, #0xff
  409194:	ldp	x29, x30, [sp], #32
  409198:	ret
  40919c:	stp	x29, x30, [sp, #-96]!
  4091a0:	mov	x29, sp
  4091a4:	stp	x19, x20, [sp, #16]
  4091a8:	str	x21, [sp, #32]
  4091ac:	str	x0, [sp, #72]
  4091b0:	str	x1, [sp, #64]
  4091b4:	str	x2, [sp, #56]
  4091b8:	ldr	x0, [sp, #56]
  4091bc:	ldr	w0, [x0, #16]
  4091c0:	mov	w1, w0
  4091c4:	ldr	x0, [sp, #64]
  4091c8:	bl	40913c <__fxstatat@plt+0x5c2c>
  4091cc:	and	w0, w0, #0xff
  4091d0:	eor	w0, w0, #0x1
  4091d4:	and	w0, w0, #0xff
  4091d8:	cmp	w0, #0x0
  4091dc:	b.eq	4092a8 <__fxstatat@plt+0x5d98>  // b.none
  4091e0:	ldr	x0, [sp, #56]
  4091e4:	ldr	w0, [x0, #16]
  4091e8:	add	x1, sp, #0x50
  4091ec:	bl	40e5e8 <__fxstatat@plt+0xb0d8>
  4091f0:	strb	wzr, [sp, #90]
  4091f4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4091f8:	add	x0, x0, #0x538
  4091fc:	ldr	x20, [x0]
  409200:	ldr	x0, [sp, #72]
  409204:	ldrb	w0, [x0, #24]
  409208:	cmp	w0, #0x0
  40920c:	b.ne	409230 <__fxstatat@plt+0x5d20>  // b.any
  409210:	ldr	x0, [sp, #72]
  409214:	ldrb	w0, [x0, #21]
  409218:	cmp	w0, #0x0
  40921c:	b.ne	409230 <__fxstatat@plt+0x5d20>  // b.any
  409220:	ldr	x0, [sp, #72]
  409224:	ldrb	w0, [x0, #22]
  409228:	cmp	w0, #0x0
  40922c:	b.eq	409244 <__fxstatat@plt+0x5d34>  // b.none
  409230:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409234:	add	x0, x0, #0xa90
  409238:	bl	403490 <gettext@plt>
  40923c:	mov	x19, x0
  409240:	b	409254 <__fxstatat@plt+0x5d44>
  409244:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409248:	add	x0, x0, #0xac0
  40924c:	bl	403490 <gettext@plt>
  409250:	mov	x19, x0
  409254:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  409258:	add	x0, x0, #0x9d8
  40925c:	ldr	x21, [x0]
  409260:	ldr	x1, [sp, #64]
  409264:	mov	w0, #0x4                   	// #4
  409268:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40926c:	mov	x2, x0
  409270:	ldr	x0, [sp, #56]
  409274:	ldr	w0, [x0, #16]
  409278:	mov	w0, w0
  40927c:	and	x1, x0, #0xfff
  409280:	add	x0, sp, #0x50
  409284:	add	x0, x0, #0x1
  409288:	mov	x5, x0
  40928c:	mov	x4, x1
  409290:	mov	x3, x2
  409294:	mov	x2, x21
  409298:	mov	x1, x19
  40929c:	mov	x0, x20
  4092a0:	bl	4034d0 <fprintf@plt>
  4092a4:	b	4092f0 <__fxstatat@plt+0x5de0>
  4092a8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4092ac:	add	x0, x0, #0x538
  4092b0:	ldr	x19, [x0]
  4092b4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4092b8:	add	x0, x0, #0xaf8
  4092bc:	bl	403490 <gettext@plt>
  4092c0:	mov	x21, x0
  4092c4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4092c8:	add	x0, x0, #0x9d8
  4092cc:	ldr	x20, [x0]
  4092d0:	ldr	x1, [sp, #64]
  4092d4:	mov	w0, #0x4                   	// #4
  4092d8:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4092dc:	mov	x3, x0
  4092e0:	mov	x2, x20
  4092e4:	mov	x1, x21
  4092e8:	mov	x0, x19
  4092ec:	bl	4034d0 <fprintf@plt>
  4092f0:	bl	418290 <__fxstatat@plt+0x14d80>
  4092f4:	and	w0, w0, #0xff
  4092f8:	ldp	x19, x20, [sp, #16]
  4092fc:	ldr	x21, [sp, #32]
  409300:	ldp	x29, x30, [sp], #96
  409304:	ret
  409308:	stp	x29, x30, [sp, #-32]!
  40930c:	mov	x29, sp
  409310:	str	x0, [sp, #24]
  409314:	adrp	x0, 410000 <__fxstatat@plt+0xcaf0>
  409318:	add	x4, x0, #0x610
  40931c:	adrp	x0, 410000 <__fxstatat@plt+0xcaf0>
  409320:	add	x3, x0, #0x4ec
  409324:	adrp	x0, 410000 <__fxstatat@plt+0xcaf0>
  409328:	add	x2, x0, #0x45c
  40932c:	mov	x1, #0x0                   	// #0
  409330:	mov	x0, #0x3d                  	// #61
  409334:	bl	40f5cc <__fxstatat@plt+0xc0bc>
  409338:	mov	x1, x0
  40933c:	ldr	x0, [sp, #24]
  409340:	str	x1, [x0, #64]
  409344:	nop
  409348:	ldp	x29, x30, [sp], #32
  40934c:	ret
  409350:	stp	x29, x30, [sp, #-32]!
  409354:	mov	x29, sp
  409358:	str	x0, [sp, #24]
  40935c:	adrp	x0, 410000 <__fxstatat@plt+0xcaf0>
  409360:	add	x4, x0, #0x610
  409364:	adrp	x0, 410000 <__fxstatat@plt+0xcaf0>
  409368:	add	x3, x0, #0x4ec
  40936c:	adrp	x0, 410000 <__fxstatat@plt+0xcaf0>
  409370:	add	x2, x0, #0x4b4
  409374:	mov	x1, #0x0                   	// #0
  409378:	mov	x0, #0x3d                  	// #61
  40937c:	bl	40f5cc <__fxstatat@plt+0xc0bc>
  409380:	mov	x1, x0
  409384:	ldr	x0, [sp, #24]
  409388:	str	x1, [x0, #72]
  40938c:	nop
  409390:	ldp	x29, x30, [sp], #32
  409394:	ret
  409398:	stp	x29, x30, [sp, #-48]!
  40939c:	mov	x29, sp
  4093a0:	str	x0, [sp, #40]
  4093a4:	str	x1, [sp, #32]
  4093a8:	str	x2, [sp, #24]
  4093ac:	ldr	x0, [sp, #40]
  4093b0:	ldrb	w0, [x0, #24]
  4093b4:	cmp	w0, #0x0
  4093b8:	b.ne	4093dc <__fxstatat@plt+0x5ecc>  // b.any
  4093bc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4093c0:	add	x3, x0, #0x1f8
  4093c4:	mov	w2, #0x6d2                 	// #1746
  4093c8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4093cc:	add	x1, x0, #0xb10
  4093d0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4093d4:	add	x0, x0, #0xb20
  4093d8:	bl	403410 <__assert_fail@plt>
  4093dc:	ldr	x0, [sp, #40]
  4093e0:	ldr	w0, [x0, #8]
  4093e4:	cmp	w0, #0x2
  4093e8:	b.eq	409468 <__fxstatat@plt+0x5f58>  // b.none
  4093ec:	ldr	x0, [sp, #40]
  4093f0:	ldr	w0, [x0, #8]
  4093f4:	cmp	w0, #0x3
  4093f8:	b.eq	409444 <__fxstatat@plt+0x5f34>  // b.none
  4093fc:	ldr	x0, [sp, #40]
  409400:	ldr	w0, [x0, #8]
  409404:	cmp	w0, #0x4
  409408:	b.ne	409470 <__fxstatat@plt+0x5f60>  // b.any
  40940c:	ldr	x0, [sp, #40]
  409410:	ldrb	w0, [x0, #47]
  409414:	cmp	w0, #0x0
  409418:	b.eq	409470 <__fxstatat@plt+0x5f60>  // b.none
  40941c:	ldr	x0, [sp, #24]
  409420:	ldr	w0, [x0, #16]
  409424:	mov	w1, w0
  409428:	ldr	x0, [sp, #32]
  40942c:	bl	40913c <__fxstatat@plt+0x5c2c>
  409430:	and	w0, w0, #0xff
  409434:	eor	w0, w0, #0x1
  409438:	and	w0, w0, #0xff
  40943c:	cmp	w0, #0x0
  409440:	b.eq	409470 <__fxstatat@plt+0x5f60>  // b.none
  409444:	ldr	x2, [sp, #24]
  409448:	ldr	x1, [sp, #32]
  40944c:	ldr	x0, [sp, #40]
  409450:	bl	40919c <__fxstatat@plt+0x5c8c>
  409454:	and	w0, w0, #0xff
  409458:	eor	w0, w0, #0x1
  40945c:	and	w0, w0, #0xff
  409460:	cmp	w0, #0x0
  409464:	b.eq	409470 <__fxstatat@plt+0x5f60>  // b.none
  409468:	mov	w0, #0x1                   	// #1
  40946c:	b	409474 <__fxstatat@plt+0x5f64>
  409470:	mov	w0, #0x0                   	// #0
  409474:	and	w0, w0, #0x1
  409478:	and	w0, w0, #0xff
  40947c:	ldp	x29, x30, [sp], #48
  409480:	ret
  409484:	stp	x29, x30, [sp, #-64]!
  409488:	mov	x29, sp
  40948c:	str	x19, [sp, #16]
  409490:	str	x0, [sp, #56]
  409494:	str	x1, [sp, #48]
  409498:	str	x2, [sp, #40]
  40949c:	ldr	x2, [sp, #56]
  4094a0:	mov	w1, #0x4                   	// #4
  4094a4:	mov	w0, #0x0                   	// #0
  4094a8:	bl	413648 <__fxstatat@plt+0x10138>
  4094ac:	mov	x19, x0
  4094b0:	ldr	x2, [sp, #48]
  4094b4:	mov	w1, #0x4                   	// #4
  4094b8:	mov	w0, #0x1                   	// #1
  4094bc:	bl	413648 <__fxstatat@plt+0x10138>
  4094c0:	mov	x2, x0
  4094c4:	mov	x1, x19
  4094c8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4094cc:	add	x0, x0, #0xb30
  4094d0:	bl	403400 <printf@plt>
  4094d4:	ldr	x0, [sp, #40]
  4094d8:	cmp	x0, #0x0
  4094dc:	b.eq	409508 <__fxstatat@plt+0x5ff8>  // b.none
  4094e0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4094e4:	add	x0, x0, #0xb40
  4094e8:	bl	403490 <gettext@plt>
  4094ec:	mov	x19, x0
  4094f0:	ldr	x1, [sp, #40]
  4094f4:	mov	w0, #0x4                   	// #4
  4094f8:	bl	4136d4 <__fxstatat@plt+0x101c4>
  4094fc:	mov	x1, x0
  409500:	mov	x0, x19
  409504:	bl	403400 <printf@plt>
  409508:	mov	w0, #0xa                   	// #10
  40950c:	bl	402fb0 <putchar_unlocked@plt>
  409510:	nop
  409514:	ldr	x19, [sp, #16]
  409518:	ldp	x29, x30, [sp], #64
  40951c:	ret
  409520:	stp	x29, x30, [sp, #-32]!
  409524:	mov	x29, sp
  409528:	str	x19, [sp, #16]
  40952c:	mov	x0, #0x0                   	// #0
  409530:	bl	414dbc <__fxstatat@plt+0x118ac>
  409534:	cmp	w0, #0x0
  409538:	b.eq	409560 <__fxstatat@plt+0x6050>  // b.none
  40953c:	bl	403420 <__errno_location@plt>
  409540:	ldr	w19, [x0]
  409544:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409548:	add	x0, x0, #0xb50
  40954c:	bl	403490 <gettext@plt>
  409550:	mov	x2, x0
  409554:	mov	w1, w19
  409558:	mov	w0, #0x1                   	// #1
  40955c:	bl	402cb0 <error@plt>
  409560:	nop
  409564:	ldr	x19, [sp, #16]
  409568:	ldp	x29, x30, [sp], #32
  40956c:	ret
  409570:	stp	x29, x30, [sp, #-80]!
  409574:	mov	x29, sp
  409578:	stp	x19, x20, [sp, #16]
  40957c:	str	x0, [sp, #56]
  409580:	str	x1, [sp, #48]
  409584:	strb	w2, [sp, #47]
  409588:	strb	w3, [sp, #46]
  40958c:	strb	w4, [sp, #45]
  409590:	ldrb	w0, [sp, #45]
  409594:	cmp	w0, #0x0
  409598:	b.eq	4095a4 <__fxstatat@plt+0x6094>  // b.none
  40959c:	mov	w0, #0x400                 	// #1024
  4095a0:	b	4095a8 <__fxstatat@plt+0x6098>
  4095a4:	mov	w0, #0x0                   	// #0
  4095a8:	mov	w6, #0xffffffff            	// #-1
  4095ac:	ldrb	w5, [sp, #47]
  4095b0:	mov	w4, w0
  4095b4:	ldr	x3, [sp, #48]
  4095b8:	mov	w2, #0xffffff9c            	// #-100
  4095bc:	ldr	x1, [sp, #56]
  4095c0:	mov	w0, #0xffffff9c            	// #-100
  4095c4:	bl	40cb84 <__fxstatat@plt+0x9674>
  4095c8:	str	w0, [sp, #76]
  4095cc:	ldr	w0, [sp, #76]
  4095d0:	cmp	w0, #0x0
  4095d4:	b.le	40962c <__fxstatat@plt+0x611c>
  4095d8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4095dc:	add	x0, x0, #0xb88
  4095e0:	bl	403490 <gettext@plt>
  4095e4:	mov	x19, x0
  4095e8:	ldr	x2, [sp, #48]
  4095ec:	mov	w1, #0x4                   	// #4
  4095f0:	mov	w0, #0x0                   	// #0
  4095f4:	bl	413648 <__fxstatat@plt+0x10138>
  4095f8:	mov	x20, x0
  4095fc:	ldr	x2, [sp, #56]
  409600:	mov	w1, #0x4                   	// #4
  409604:	mov	w0, #0x1                   	// #1
  409608:	bl	413648 <__fxstatat@plt+0x10138>
  40960c:	mov	x4, x0
  409610:	mov	x3, x20
  409614:	mov	x2, x19
  409618:	ldr	w1, [sp, #76]
  40961c:	mov	w0, #0x0                   	// #0
  409620:	bl	402cb0 <error@plt>
  409624:	mov	w0, #0x0                   	// #0
  409628:	b	409670 <__fxstatat@plt+0x6160>
  40962c:	ldr	w0, [sp, #76]
  409630:	cmp	w0, #0x0
  409634:	b.ge	40966c <__fxstatat@plt+0x615c>  // b.tcont
  409638:	ldrb	w0, [sp, #46]
  40963c:	cmp	w0, #0x0
  409640:	b.eq	40966c <__fxstatat@plt+0x615c>  // b.none
  409644:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409648:	add	x0, x0, #0x9c8
  40964c:	bl	403490 <gettext@plt>
  409650:	mov	x19, x0
  409654:	ldr	x1, [sp, #48]
  409658:	mov	w0, #0x4                   	// #4
  40965c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  409660:	mov	x1, x0
  409664:	mov	x0, x19
  409668:	bl	403400 <printf@plt>
  40966c:	mov	w0, #0x1                   	// #1
  409670:	ldp	x19, x20, [sp, #16]
  409674:	ldp	x29, x30, [sp], #80
  409678:	ret
  40967c:	sub	sp, sp, #0x10
  409680:	str	x0, [sp, #8]
  409684:	strb	w1, [sp, #7]
  409688:	ldr	x0, [sp, #8]
  40968c:	ldr	w0, [x0, #4]
  409690:	cmp	w0, #0x4
  409694:	b.eq	4096b4 <__fxstatat@plt+0x61a4>  // b.none
  409698:	ldr	x0, [sp, #8]
  40969c:	ldr	w0, [x0, #4]
  4096a0:	cmp	w0, #0x3
  4096a4:	b.ne	4096bc <__fxstatat@plt+0x61ac>  // b.any
  4096a8:	ldrb	w0, [sp, #7]
  4096ac:	cmp	w0, #0x0
  4096b0:	b.eq	4096bc <__fxstatat@plt+0x61ac>  // b.none
  4096b4:	mov	w0, #0x1                   	// #1
  4096b8:	b	4096c0 <__fxstatat@plt+0x61b0>
  4096bc:	mov	w0, #0x0                   	// #0
  4096c0:	and	w0, w0, #0x1
  4096c4:	and	w0, w0, #0xff
  4096c8:	add	sp, sp, #0x10
  4096cc:	ret
  4096d0:	stp	x29, x30, [sp, #-240]!
  4096d4:	mov	x29, sp
  4096d8:	str	x0, [sp, #40]
  4096dc:	str	x1, [sp, #32]
  4096e0:	str	x2, [sp, #24]
  4096e4:	ldr	x0, [sp, #40]
  4096e8:	bl	402c70 <strlen@plt>
  4096ec:	str	x0, [sp, #232]
  4096f0:	ldr	x0, [sp, #24]
  4096f4:	bl	40e1a4 <__fxstatat@plt+0xac94>
  4096f8:	str	x0, [sp, #224]
  4096fc:	ldr	x0, [sp, #224]
  409700:	bl	402c70 <strlen@plt>
  409704:	str	x0, [sp, #216]
  409708:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40970c:	add	x0, x0, #0x9b8
  409710:	ldr	x0, [x0]
  409714:	bl	402c70 <strlen@plt>
  409718:	str	x0, [sp, #208]
  40971c:	ldr	x1, [sp, #216]
  409720:	ldr	x0, [sp, #208]
  409724:	add	x0, x1, x0
  409728:	ldr	x1, [sp, #232]
  40972c:	cmp	x1, x0
  409730:	b.ne	409778 <__fxstatat@plt+0x6268>  // b.any
  409734:	ldr	x2, [sp, #216]
  409738:	ldr	x1, [sp, #224]
  40973c:	ldr	x0, [sp, #40]
  409740:	bl	4030f0 <memcmp@plt>
  409744:	cmp	w0, #0x0
  409748:	b.ne	409778 <__fxstatat@plt+0x6268>  // b.any
  40974c:	ldr	x1, [sp, #40]
  409750:	ldr	x0, [sp, #216]
  409754:	add	x2, x1, x0
  409758:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40975c:	add	x0, x0, #0x9b8
  409760:	ldr	x0, [x0]
  409764:	mov	x1, x0
  409768:	mov	x0, x2
  40976c:	bl	403130 <strcmp@plt>
  409770:	cmp	w0, #0x0
  409774:	b.eq	409780 <__fxstatat@plt+0x6270>  // b.none
  409778:	mov	w0, #0x0                   	// #0
  40977c:	b	409834 <__fxstatat@plt+0x6324>
  409780:	ldr	x0, [sp, #24]
  409784:	bl	402c70 <strlen@plt>
  409788:	str	x0, [sp, #200]
  40978c:	ldr	x1, [sp, #200]
  409790:	ldr	x0, [sp, #208]
  409794:	add	x0, x1, x0
  409798:	add	x0, x0, #0x1
  40979c:	bl	41775c <__fxstatat@plt+0x1424c>
  4097a0:	str	x0, [sp, #192]
  4097a4:	ldr	x2, [sp, #200]
  4097a8:	ldr	x1, [sp, #24]
  4097ac:	ldr	x0, [sp, #192]
  4097b0:	bl	403220 <mempcpy@plt>
  4097b4:	mov	x2, x0
  4097b8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4097bc:	add	x0, x0, #0x9b8
  4097c0:	ldr	x0, [x0]
  4097c4:	mov	x1, x0
  4097c8:	mov	x0, x2
  4097cc:	bl	4032e0 <strcpy@plt>
  4097d0:	add	x0, sp, #0x38
  4097d4:	mov	x1, x0
  4097d8:	ldr	x0, [sp, #192]
  4097dc:	bl	41bda0 <__fxstatat@plt+0x18890>
  4097e0:	str	w0, [sp, #188]
  4097e4:	ldr	x0, [sp, #192]
  4097e8:	bl	4031c0 <free@plt>
  4097ec:	ldr	w0, [sp, #188]
  4097f0:	cmp	w0, #0x0
  4097f4:	b.ne	409828 <__fxstatat@plt+0x6318>  // b.any
  4097f8:	ldr	x0, [sp, #32]
  4097fc:	ldr	x1, [x0, #8]
  409800:	ldr	x0, [sp, #64]
  409804:	cmp	x1, x0
  409808:	b.ne	409828 <__fxstatat@plt+0x6318>  // b.any
  40980c:	ldr	x0, [sp, #32]
  409810:	ldr	x1, [x0]
  409814:	ldr	x0, [sp, #56]
  409818:	cmp	x1, x0
  40981c:	b.ne	409828 <__fxstatat@plt+0x6318>  // b.any
  409820:	mov	w0, #0x1                   	// #1
  409824:	b	40982c <__fxstatat@plt+0x631c>
  409828:	mov	w0, #0x0                   	// #0
  40982c:	and	w0, w0, #0x1
  409830:	and	w0, w0, #0xff
  409834:	ldp	x29, x30, [sp], #240
  409838:	ret
  40983c:	sub	sp, sp, #0x340
  409840:	stp	x29, x30, [sp]
  409844:	mov	x29, sp
  409848:	stp	x19, x20, [sp, #16]
  40984c:	str	x21, [sp, #32]
  409850:	str	x0, [x29, #104]
  409854:	str	x1, [x29, #96]
  409858:	strb	w2, [x29, #95]
  40985c:	str	x3, [x29, #80]
  409860:	str	x4, [x29, #72]
  409864:	str	x5, [x29, #64]
  409868:	strb	w6, [x29, #94]
  40986c:	str	x7, [x29, #56]
  409870:	strb	wzr, [x29, #819]
  409874:	str	xzr, [x29, #808]
  409878:	str	xzr, [x29, #800]
  40987c:	strb	wzr, [x29, #798]
  409880:	strb	wzr, [x29, #797]
  409884:	strb	wzr, [x29, #796]
  409888:	ldr	x0, [x29, #832]
  40988c:	strb	wzr, [x0]
  409890:	ldr	x0, [x29, #64]
  409894:	ldr	w0, [x0, #52]
  409898:	str	w0, [x29, #792]
  40989c:	ldr	x0, [x29, #64]
  4098a0:	ldrb	w0, [x0, #24]
  4098a4:	cmp	w0, #0x0
  4098a8:	b.eq	409918 <__fxstatat@plt+0x6408>  // b.none
  4098ac:	ldr	w0, [x29, #792]
  4098b0:	cmp	w0, #0x0
  4098b4:	b.ge	4098ec <__fxstatat@plt+0x63dc>  // b.tcont
  4098b8:	mov	w4, #0x1                   	// #1
  4098bc:	ldr	x3, [x29, #96]
  4098c0:	mov	w2, #0xffffff9c            	// #-100
  4098c4:	ldr	x1, [x29, #104]
  4098c8:	mov	w0, #0xffffff9c            	// #-100
  4098cc:	bl	413a6c <__fxstatat@plt+0x1055c>
  4098d0:	cmp	w0, #0x0
  4098d4:	b.eq	4098e4 <__fxstatat@plt+0x63d4>  // b.none
  4098d8:	bl	403420 <__errno_location@plt>
  4098dc:	ldr	w0, [x0]
  4098e0:	b	4098e8 <__fxstatat@plt+0x63d8>
  4098e4:	mov	w0, #0x0                   	// #0
  4098e8:	str	w0, [x29, #792]
  4098ec:	ldr	w0, [x29, #792]
  4098f0:	cmp	w0, #0x0
  4098f4:	cset	w0, eq  // eq = none
  4098f8:	and	w0, w0, #0xff
  4098fc:	strb	w0, [x29, #95]
  409900:	ldr	x0, [x29, #840]
  409904:	cmp	x0, #0x0
  409908:	b.eq	409918 <__fxstatat@plt+0x6408>  // b.none
  40990c:	ldrb	w1, [x29, #95]
  409910:	ldr	x0, [x29, #840]
  409914:	strb	w1, [x0]
  409918:	ldr	w0, [x29, #792]
  40991c:	cmp	w0, #0x0
  409920:	b.ne	409938 <__fxstatat@plt+0x6428>  // b.any
  409924:	ldr	x0, [x29, #64]
  409928:	ldrb	w0, [x0, #49]
  40992c:	eor	w0, w0, #0x1
  409930:	and	w0, w0, #0xff
  409934:	b	409968 <__fxstatat@plt+0x6458>
  409938:	ldr	w0, [x29, #792]
  40993c:	cmp	w0, #0x11
  409940:	b.ne	409954 <__fxstatat@plt+0x6444>  // b.any
  409944:	ldr	x0, [x29, #64]
  409948:	ldr	w0, [x0, #8]
  40994c:	cmp	w0, #0x2
  409950:	b.eq	40995c <__fxstatat@plt+0x644c>  // b.none
  409954:	mov	w0, #0x1                   	// #1
  409958:	b	409960 <__fxstatat@plt+0x6450>
  40995c:	mov	w0, #0x0                   	// #0
  409960:	and	w0, w0, #0x1
  409964:	and	w0, w0, #0xff
  409968:	cmp	w0, #0x0
  40996c:	b.eq	409ab4 <__fxstatat@plt+0x65a4>  // b.none
  409970:	ldr	w0, [x29, #792]
  409974:	cmp	w0, #0x0
  409978:	b.ne	409984 <__fxstatat@plt+0x6474>  // b.any
  40997c:	ldr	x0, [x29, #96]
  409980:	b	409988 <__fxstatat@plt+0x6478>
  409984:	ldr	x0, [x29, #104]
  409988:	str	x0, [x29, #760]
  40998c:	ldr	x0, [x29, #64]
  409990:	ldr	w0, [x0, #4]
  409994:	cmp	w0, #0x2
  409998:	b.ne	4099bc <__fxstatat@plt+0x64ac>  // b.any
  40999c:	add	x0, x29, #0x1f8
  4099a0:	mov	x1, x0
  4099a4:	ldr	x0, [x29, #760]
  4099a8:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  4099ac:	cmp	w0, #0x0
  4099b0:	cset	w0, ne  // ne = any
  4099b4:	and	w0, w0, #0xff
  4099b8:	b	4099d8 <__fxstatat@plt+0x64c8>
  4099bc:	add	x0, x29, #0x1f8
  4099c0:	mov	x1, x0
  4099c4:	ldr	x0, [x29, #760]
  4099c8:	bl	41bda0 <__fxstatat@plt+0x18890>
  4099cc:	cmp	w0, #0x0
  4099d0:	cset	w0, ne  // ne = any
  4099d4:	and	w0, w0, #0xff
  4099d8:	cmp	w0, #0x0
  4099dc:	b.eq	409a20 <__fxstatat@plt+0x6510>  // b.none
  4099e0:	bl	403420 <__errno_location@plt>
  4099e4:	ldr	w19, [x0]
  4099e8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  4099ec:	add	x0, x0, #0xbb0
  4099f0:	bl	403490 <gettext@plt>
  4099f4:	mov	x20, x0
  4099f8:	ldr	x1, [x29, #760]
  4099fc:	mov	w0, #0x4                   	// #4
  409a00:	bl	4136d4 <__fxstatat@plt+0x101c4>
  409a04:	mov	x3, x0
  409a08:	mov	x2, x20
  409a0c:	mov	w1, w19
  409a10:	mov	w0, #0x0                   	// #0
  409a14:	bl	402cb0 <error@plt>
  409a18:	mov	w0, #0x0                   	// #0
  409a1c:	b	40bc94 <__fxstatat@plt+0x8784>
  409a20:	ldr	w0, [x29, #520]
  409a24:	str	w0, [x29, #828]
  409a28:	ldr	w0, [x29, #828]
  409a2c:	and	w0, w0, #0xf000
  409a30:	cmp	w0, #0x4, lsl #12
  409a34:	b.ne	409ab4 <__fxstatat@plt+0x65a4>  // b.any
  409a38:	ldr	x0, [x29, #64]
  409a3c:	ldrb	w0, [x0, #42]
  409a40:	eor	w0, w0, #0x1
  409a44:	and	w0, w0, #0xff
  409a48:	cmp	w0, #0x0
  409a4c:	b.eq	409ab4 <__fxstatat@plt+0x65a4>  // b.none
  409a50:	ldr	x0, [x29, #64]
  409a54:	ldrb	w0, [x0, #25]
  409a58:	eor	w0, w0, #0x1
  409a5c:	and	w0, w0, #0xff
  409a60:	cmp	w0, #0x0
  409a64:	b.eq	409a7c <__fxstatat@plt+0x656c>  // b.none
  409a68:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409a6c:	add	x0, x0, #0xbc0
  409a70:	bl	403490 <gettext@plt>
  409a74:	mov	x19, x0
  409a78:	b	409a8c <__fxstatat@plt+0x657c>
  409a7c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409a80:	add	x0, x0, #0xbe8
  409a84:	bl	403490 <gettext@plt>
  409a88:	mov	x19, x0
  409a8c:	ldr	x1, [x29, #104]
  409a90:	mov	w0, #0x4                   	// #4
  409a94:	bl	4136d4 <__fxstatat@plt+0x101c4>
  409a98:	mov	x3, x0
  409a9c:	mov	x2, x19
  409aa0:	mov	w1, #0x0                   	// #0
  409aa4:	mov	w0, #0x0                   	// #0
  409aa8:	bl	402cb0 <error@plt>
  409aac:	mov	w0, #0x0                   	// #0
  409ab0:	b	40bc94 <__fxstatat@plt+0x8784>
  409ab4:	ldrb	w0, [x29, #94]
  409ab8:	cmp	w0, #0x0
  409abc:	b.eq	409b64 <__fxstatat@plt+0x6654>  // b.none
  409ac0:	ldr	x0, [x29, #64]
  409ac4:	ldr	x0, [x0, #72]
  409ac8:	cmp	x0, #0x0
  409acc:	b.eq	409b64 <__fxstatat@plt+0x6654>  // b.none
  409ad0:	ldr	w0, [x29, #828]
  409ad4:	and	w0, w0, #0xf000
  409ad8:	cmp	w0, #0x4, lsl #12
  409adc:	b.eq	409b4c <__fxstatat@plt+0x663c>  // b.none
  409ae0:	ldr	x0, [x29, #64]
  409ae4:	ldr	w0, [x0]
  409ae8:	cmp	w0, #0x0
  409aec:	b.ne	409b4c <__fxstatat@plt+0x663c>  // b.any
  409af0:	ldr	x0, [x29, #64]
  409af4:	ldr	x0, [x0, #72]
  409af8:	add	x1, x29, #0x1f8
  409afc:	mov	x2, x1
  409b00:	ldr	x1, [x29, #104]
  409b04:	bl	40e4c0 <__fxstatat@plt+0xafb0>
  409b08:	and	w0, w0, #0xff
  409b0c:	cmp	w0, #0x0
  409b10:	b.eq	409b4c <__fxstatat@plt+0x663c>  // b.none
  409b14:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409b18:	add	x0, x0, #0xc00
  409b1c:	bl	403490 <gettext@plt>
  409b20:	mov	x19, x0
  409b24:	ldr	x1, [x29, #104]
  409b28:	mov	w0, #0x4                   	// #4
  409b2c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  409b30:	mov	x3, x0
  409b34:	mov	x2, x19
  409b38:	mov	w1, #0x0                   	// #0
  409b3c:	mov	w0, #0x0                   	// #0
  409b40:	bl	402cb0 <error@plt>
  409b44:	mov	w0, #0x1                   	// #1
  409b48:	b	40bc94 <__fxstatat@plt+0x8784>
  409b4c:	ldr	x0, [x29, #64]
  409b50:	ldr	x0, [x0, #72]
  409b54:	add	x1, x29, #0x1f8
  409b58:	mov	x2, x1
  409b5c:	ldr	x1, [x29, #104]
  409b60:	bl	40e418 <__fxstatat@plt+0xaf08>
  409b64:	ldrb	w1, [x29, #94]
  409b68:	ldr	x0, [x29, #64]
  409b6c:	bl	40967c <__fxstatat@plt+0x616c>
  409b70:	strb	w0, [x29, #759]
  409b74:	ldrb	w0, [x29, #95]
  409b78:	eor	w0, w0, #0x1
  409b7c:	and	w0, w0, #0xff
  409b80:	cmp	w0, #0x0
  409b84:	b.eq	40a4c4 <__fxstatat@plt+0x6fb4>  // b.none
  409b88:	ldr	w0, [x29, #792]
  409b8c:	cmp	w0, #0x11
  409b90:	b.ne	409ba4 <__fxstatat@plt+0x6694>  // b.any
  409b94:	ldr	x0, [x29, #64]
  409b98:	ldr	w0, [x0, #8]
  409b9c:	cmp	w0, #0x2
  409ba0:	b.eq	409d20 <__fxstatat@plt+0x6810>  // b.none
  409ba4:	ldr	w0, [x29, #828]
  409ba8:	and	w0, w0, #0xf000
  409bac:	cmp	w0, #0x8, lsl #12
  409bb0:	b.eq	409bec <__fxstatat@plt+0x66dc>  // b.none
  409bb4:	ldr	x0, [x29, #64]
  409bb8:	ldrb	w0, [x0, #20]
  409bbc:	eor	w0, w0, #0x1
  409bc0:	and	w0, w0, #0xff
  409bc4:	cmp	w0, #0x0
  409bc8:	b.ne	409c3c <__fxstatat@plt+0x672c>  // b.any
  409bcc:	ldr	w0, [x29, #828]
  409bd0:	and	w0, w0, #0xf000
  409bd4:	cmp	w0, #0x4, lsl #12
  409bd8:	b.eq	409c3c <__fxstatat@plt+0x672c>  // b.none
  409bdc:	ldr	w0, [x29, #828]
  409be0:	and	w0, w0, #0xf000
  409be4:	cmp	w0, #0xa, lsl #12
  409be8:	b.eq	409c3c <__fxstatat@plt+0x672c>  // b.none
  409bec:	ldr	x0, [x29, #64]
  409bf0:	ldrb	w0, [x0, #24]
  409bf4:	cmp	w0, #0x0
  409bf8:	b.ne	409c3c <__fxstatat@plt+0x672c>  // b.any
  409bfc:	ldr	x0, [x29, #64]
  409c00:	ldrb	w0, [x0, #44]
  409c04:	cmp	w0, #0x0
  409c08:	b.ne	409c3c <__fxstatat@plt+0x672c>  // b.any
  409c0c:	ldr	x0, [x29, #64]
  409c10:	ldrb	w0, [x0, #23]
  409c14:	cmp	w0, #0x0
  409c18:	b.ne	409c3c <__fxstatat@plt+0x672c>  // b.any
  409c1c:	ldr	x0, [x29, #64]
  409c20:	ldr	w0, [x0]
  409c24:	cmp	w0, #0x0
  409c28:	b.ne	409c3c <__fxstatat@plt+0x672c>  // b.any
  409c2c:	ldr	x0, [x29, #64]
  409c30:	ldrb	w0, [x0, #21]
  409c34:	cmp	w0, #0x0
  409c38:	b.eq	409c44 <__fxstatat@plt+0x6734>  // b.none
  409c3c:	mov	w0, #0x1                   	// #1
  409c40:	b	409c48 <__fxstatat@plt+0x6738>
  409c44:	mov	w0, #0x0                   	// #0
  409c48:	strb	w0, [x29, #758]
  409c4c:	ldrb	w0, [x29, #758]
  409c50:	and	w0, w0, #0x1
  409c54:	strb	w0, [x29, #758]
  409c58:	ldrb	w0, [x29, #758]
  409c5c:	cmp	w0, #0x0
  409c60:	b.eq	409c6c <__fxstatat@plt+0x675c>  // b.none
  409c64:	mov	w0, #0x100                 	// #256
  409c68:	b	409c70 <__fxstatat@plt+0x6760>
  409c6c:	mov	w0, #0x0                   	// #0
  409c70:	str	w0, [x29, #752]
  409c74:	add	x0, x29, #0x178
  409c78:	ldr	w3, [x29, #752]
  409c7c:	mov	x2, x0
  409c80:	ldr	x1, [x29, #96]
  409c84:	mov	w0, #0xffffff9c            	// #-100
  409c88:	bl	41bdd0 <__fxstatat@plt+0x188c0>
  409c8c:	cmp	w0, #0x0
  409c90:	b.ne	409ca8 <__fxstatat@plt+0x6798>  // b.any
  409c94:	ldrb	w0, [x29, #758]
  409c98:	strb	w0, [x29, #796]
  409c9c:	mov	w0, #0x11                  	// #17
  409ca0:	str	w0, [x29, #792]
  409ca4:	b	409d20 <__fxstatat@plt+0x6810>
  409ca8:	bl	403420 <__errno_location@plt>
  409cac:	ldr	w0, [x0]
  409cb0:	cmp	w0, #0x28
  409cb4:	b.ne	409cc8 <__fxstatat@plt+0x67b8>  // b.any
  409cb8:	ldr	x0, [x29, #64]
  409cbc:	ldrb	w0, [x0, #22]
  409cc0:	cmp	w0, #0x0
  409cc4:	b.ne	409d20 <__fxstatat@plt+0x6810>  // b.any
  409cc8:	bl	403420 <__errno_location@plt>
  409ccc:	ldr	w0, [x0]
  409cd0:	cmp	w0, #0x2
  409cd4:	b.eq	409d18 <__fxstatat@plt+0x6808>  // b.none
  409cd8:	bl	403420 <__errno_location@plt>
  409cdc:	ldr	w19, [x0]
  409ce0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409ce4:	add	x0, x0, #0xbb0
  409ce8:	bl	403490 <gettext@plt>
  409cec:	mov	x20, x0
  409cf0:	ldr	x1, [x29, #96]
  409cf4:	mov	w0, #0x4                   	// #4
  409cf8:	bl	4136d4 <__fxstatat@plt+0x101c4>
  409cfc:	mov	x3, x0
  409d00:	mov	x2, x20
  409d04:	mov	w1, w19
  409d08:	mov	w0, #0x0                   	// #0
  409d0c:	bl	402cb0 <error@plt>
  409d10:	mov	w0, #0x0                   	// #0
  409d14:	b	40bc94 <__fxstatat@plt+0x8784>
  409d18:	mov	w0, #0x1                   	// #1
  409d1c:	strb	w0, [x29, #95]
  409d20:	ldr	w0, [x29, #792]
  409d24:	cmp	w0, #0x11
  409d28:	b.ne	40a4c4 <__fxstatat@plt+0x6fb4>  // b.any
  409d2c:	strb	wzr, [x29, #375]
  409d30:	ldr	x0, [x29, #64]
  409d34:	ldr	w0, [x0, #8]
  409d38:	cmp	w0, #0x2
  409d3c:	b.eq	409dd0 <__fxstatat@plt+0x68c0>  // b.none
  409d40:	add	x2, x29, #0x177
  409d44:	add	x1, x29, #0x178
  409d48:	add	x0, x29, #0x1f8
  409d4c:	mov	x5, x2
  409d50:	ldr	x4, [x29, #64]
  409d54:	mov	x3, x1
  409d58:	ldr	x2, [x29, #96]
  409d5c:	mov	x1, x0
  409d60:	ldr	x0, [x29, #104]
  409d64:	bl	408aa4 <__fxstatat@plt+0x5594>
  409d68:	and	w0, w0, #0xff
  409d6c:	eor	w0, w0, #0x1
  409d70:	and	w0, w0, #0xff
  409d74:	cmp	w0, #0x0
  409d78:	b.eq	409dd0 <__fxstatat@plt+0x68c0>  // b.none
  409d7c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409d80:	add	x0, x0, #0xc38
  409d84:	bl	403490 <gettext@plt>
  409d88:	mov	x19, x0
  409d8c:	ldr	x2, [x29, #104]
  409d90:	mov	w1, #0x4                   	// #4
  409d94:	mov	w0, #0x0                   	// #0
  409d98:	bl	413648 <__fxstatat@plt+0x10138>
  409d9c:	mov	x20, x0
  409da0:	ldr	x2, [x29, #96]
  409da4:	mov	w1, #0x4                   	// #4
  409da8:	mov	w0, #0x1                   	// #1
  409dac:	bl	413648 <__fxstatat@plt+0x10138>
  409db0:	mov	x4, x0
  409db4:	mov	x3, x20
  409db8:	mov	x2, x19
  409dbc:	mov	w1, #0x0                   	// #0
  409dc0:	mov	w0, #0x0                   	// #0
  409dc4:	bl	402cb0 <error@plt>
  409dc8:	mov	w0, #0x0                   	// #0
  409dcc:	b	40bc94 <__fxstatat@plt+0x8784>
  409dd0:	ldr	x0, [x29, #64]
  409dd4:	ldrb	w0, [x0, #45]
  409dd8:	cmp	w0, #0x0
  409ddc:	b.eq	409ed8 <__fxstatat@plt+0x69c8>  // b.none
  409de0:	ldr	w0, [x29, #828]
  409de4:	and	w0, w0, #0xf000
  409de8:	cmp	w0, #0x4, lsl #12
  409dec:	b.eq	409ed8 <__fxstatat@plt+0x69c8>  // b.none
  409df0:	ldr	x0, [x29, #64]
  409df4:	ldrb	w0, [x0, #31]
  409df8:	cmp	w0, #0x0
  409dfc:	b.eq	409e30 <__fxstatat@plt+0x6920>  // b.none
  409e00:	ldr	x0, [x29, #64]
  409e04:	ldrb	w0, [x0, #24]
  409e08:	eor	w0, w0, #0x1
  409e0c:	and	w0, w0, #0xff
  409e10:	cmp	w0, #0x0
  409e14:	b.ne	409e28 <__fxstatat@plt+0x6918>  // b.any
  409e18:	ldr	x1, [x29, #376]
  409e1c:	ldr	x0, [x29, #504]
  409e20:	cmp	x1, x0
  409e24:	b.eq	409e30 <__fxstatat@plt+0x6920>  // b.none
  409e28:	mov	w0, #0x1                   	// #1
  409e2c:	b	409e34 <__fxstatat@plt+0x6924>
  409e30:	mov	w0, #0x0                   	// #0
  409e34:	str	w0, [x29, #748]
  409e38:	add	x1, x29, #0x1f8
  409e3c:	add	x0, x29, #0x178
  409e40:	ldr	w3, [x29, #748]
  409e44:	mov	x2, x1
  409e48:	mov	x1, x0
  409e4c:	ldr	x0, [x29, #96]
  409e50:	bl	41568c <__fxstatat@plt+0x1217c>
  409e54:	cmp	w0, #0x0
  409e58:	b.lt	409ed8 <__fxstatat@plt+0x69c8>  // b.tstop
  409e5c:	ldr	x0, [x29, #840]
  409e60:	cmp	x0, #0x0
  409e64:	b.eq	409e74 <__fxstatat@plt+0x6964>  // b.none
  409e68:	ldr	x0, [x29, #840]
  409e6c:	mov	w1, #0x1                   	// #1
  409e70:	strb	w1, [x0]
  409e74:	ldr	x0, [x29, #512]
  409e78:	ldr	x1, [x29, #504]
  409e7c:	mov	x2, x1
  409e80:	mov	x1, x0
  409e84:	ldr	x0, [x29, #96]
  409e88:	bl	40c214 <__fxstatat@plt+0x8d04>
  409e8c:	str	x0, [x29, #808]
  409e90:	ldr	x0, [x29, #808]
  409e94:	cmp	x0, #0x0
  409e98:	b.eq	409ed0 <__fxstatat@plt+0x69c0>  // b.none
  409e9c:	ldr	x0, [x29, #64]
  409ea0:	ldrb	w0, [x0, #46]
  409ea4:	ldrb	w4, [x29, #759]
  409ea8:	mov	w3, w0
  409eac:	mov	w2, #0x1                   	// #1
  409eb0:	ldr	x1, [x29, #96]
  409eb4:	ldr	x0, [x29, #808]
  409eb8:	bl	409570 <__fxstatat@plt+0x6060>
  409ebc:	and	w0, w0, #0xff
  409ec0:	eor	w0, w0, #0x1
  409ec4:	and	w0, w0, #0xff
  409ec8:	cmp	w0, #0x0
  409ecc:	b.ne	40bb98 <__fxstatat@plt+0x8688>  // b.any
  409ed0:	mov	w0, #0x1                   	// #1
  409ed4:	b	40bc94 <__fxstatat@plt+0x8784>
  409ed8:	ldr	x0, [x29, #64]
  409edc:	ldrb	w0, [x0, #24]
  409ee0:	cmp	w0, #0x0
  409ee4:	b.eq	409f28 <__fxstatat@plt+0x6a18>  // b.none
  409ee8:	add	x0, x29, #0x178
  409eec:	mov	x2, x0
  409ef0:	ldr	x1, [x29, #96]
  409ef4:	ldr	x0, [x29, #64]
  409ef8:	bl	409398 <__fxstatat@plt+0x5e88>
  409efc:	and	w0, w0, #0xff
  409f00:	cmp	w0, #0x0
  409f04:	b.eq	409f88 <__fxstatat@plt+0x6a78>  // b.none
  409f08:	ldr	x0, [x29, #840]
  409f0c:	cmp	x0, #0x0
  409f10:	b.eq	409f20 <__fxstatat@plt+0x6a10>  // b.none
  409f14:	ldr	x0, [x29, #840]
  409f18:	mov	w1, #0x1                   	// #1
  409f1c:	strb	w1, [x0]
  409f20:	mov	w0, #0x1                   	// #1
  409f24:	b	40bc94 <__fxstatat@plt+0x8784>
  409f28:	ldr	w0, [x29, #828]
  409f2c:	and	w0, w0, #0xf000
  409f30:	cmp	w0, #0x4, lsl #12
  409f34:	b.eq	409f88 <__fxstatat@plt+0x6a78>  // b.none
  409f38:	ldr	x0, [x29, #64]
  409f3c:	ldr	w0, [x0, #8]
  409f40:	cmp	w0, #0x2
  409f44:	b.eq	409f80 <__fxstatat@plt+0x6a70>  // b.none
  409f48:	ldr	x0, [x29, #64]
  409f4c:	ldr	w0, [x0, #8]
  409f50:	cmp	w0, #0x3
  409f54:	b.ne	409f88 <__fxstatat@plt+0x6a78>  // b.any
  409f58:	add	x0, x29, #0x178
  409f5c:	mov	x2, x0
  409f60:	ldr	x1, [x29, #96]
  409f64:	ldr	x0, [x29, #64]
  409f68:	bl	40919c <__fxstatat@plt+0x5c8c>
  409f6c:	and	w0, w0, #0xff
  409f70:	eor	w0, w0, #0x1
  409f74:	and	w0, w0, #0xff
  409f78:	cmp	w0, #0x0
  409f7c:	b.eq	409f88 <__fxstatat@plt+0x6a78>  // b.none
  409f80:	mov	w0, #0x1                   	// #1
  409f84:	b	40bc94 <__fxstatat@plt+0x8784>
  409f88:	ldrb	w0, [x29, #375]
  409f8c:	cmp	w0, #0x0
  409f90:	b.eq	409f9c <__fxstatat@plt+0x6a8c>  // b.none
  409f94:	mov	w0, #0x1                   	// #1
  409f98:	b	40bc94 <__fxstatat@plt+0x8784>
  409f9c:	ldr	w0, [x29, #392]
  409fa0:	and	w0, w0, #0xf000
  409fa4:	cmp	w0, #0x4, lsl #12
  409fa8:	b.eq	40a0c4 <__fxstatat@plt+0x6bb4>  // b.none
  409fac:	ldr	w0, [x29, #828]
  409fb0:	and	w0, w0, #0xf000
  409fb4:	cmp	w0, #0x4, lsl #12
  409fb8:	b.ne	40a030 <__fxstatat@plt+0x6b20>  // b.any
  409fbc:	ldr	x0, [x29, #64]
  409fc0:	ldrb	w0, [x0, #24]
  409fc4:	cmp	w0, #0x0
  409fc8:	b.eq	409fdc <__fxstatat@plt+0x6acc>  // b.none
  409fcc:	ldr	x0, [x29, #64]
  409fd0:	ldr	w0, [x0]
  409fd4:	cmp	w0, #0x0
  409fd8:	b.ne	40a030 <__fxstatat@plt+0x6b20>  // b.any
  409fdc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  409fe0:	add	x0, x0, #0xc58
  409fe4:	bl	403490 <gettext@plt>
  409fe8:	mov	x19, x0
  409fec:	ldr	x2, [x29, #96]
  409ff0:	mov	w1, #0x4                   	// #4
  409ff4:	mov	w0, #0x0                   	// #0
  409ff8:	bl	413648 <__fxstatat@plt+0x10138>
  409ffc:	mov	x20, x0
  40a000:	ldr	x2, [x29, #104]
  40a004:	mov	w1, #0x4                   	// #4
  40a008:	mov	w0, #0x1                   	// #1
  40a00c:	bl	413648 <__fxstatat@plt+0x10138>
  40a010:	mov	x4, x0
  40a014:	mov	x3, x20
  40a018:	mov	x2, x19
  40a01c:	mov	w1, #0x0                   	// #0
  40a020:	mov	w0, #0x0                   	// #0
  40a024:	bl	402cb0 <error@plt>
  40a028:	mov	w0, #0x0                   	// #0
  40a02c:	b	40bc94 <__fxstatat@plt+0x8784>
  40a030:	ldrb	w0, [x29, #94]
  40a034:	cmp	w0, #0x0
  40a038:	b.eq	40a0c4 <__fxstatat@plt+0x6bb4>  // b.none
  40a03c:	ldr	x0, [x29, #64]
  40a040:	ldr	w0, [x0]
  40a044:	cmp	w0, #0x3
  40a048:	b.eq	40a0c4 <__fxstatat@plt+0x6bb4>  // b.none
  40a04c:	ldr	x0, [x29, #64]
  40a050:	ldr	x0, [x0, #64]
  40a054:	add	x1, x29, #0x178
  40a058:	mov	x2, x1
  40a05c:	ldr	x1, [x29, #96]
  40a060:	bl	40e4c0 <__fxstatat@plt+0xafb0>
  40a064:	and	w0, w0, #0xff
  40a068:	cmp	w0, #0x0
  40a06c:	b.eq	40a0c4 <__fxstatat@plt+0x6bb4>  // b.none
  40a070:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a074:	add	x0, x0, #0xc90
  40a078:	bl	403490 <gettext@plt>
  40a07c:	mov	x19, x0
  40a080:	ldr	x2, [x29, #96]
  40a084:	mov	w1, #0x4                   	// #4
  40a088:	mov	w0, #0x0                   	// #0
  40a08c:	bl	413648 <__fxstatat@plt+0x10138>
  40a090:	mov	x20, x0
  40a094:	ldr	x2, [x29, #104]
  40a098:	mov	w1, #0x4                   	// #4
  40a09c:	mov	w0, #0x1                   	// #1
  40a0a0:	bl	413648 <__fxstatat@plt+0x10138>
  40a0a4:	mov	x4, x0
  40a0a8:	mov	x3, x20
  40a0ac:	mov	x2, x19
  40a0b0:	mov	w1, #0x0                   	// #0
  40a0b4:	mov	w0, #0x0                   	// #0
  40a0b8:	bl	402cb0 <error@plt>
  40a0bc:	mov	w0, #0x0                   	// #0
  40a0c0:	b	40bc94 <__fxstatat@plt+0x8784>
  40a0c4:	ldr	w0, [x29, #828]
  40a0c8:	and	w0, w0, #0xf000
  40a0cc:	cmp	w0, #0x4, lsl #12
  40a0d0:	b.eq	40a13c <__fxstatat@plt+0x6c2c>  // b.none
  40a0d4:	ldr	w0, [x29, #392]
  40a0d8:	and	w0, w0, #0xf000
  40a0dc:	cmp	w0, #0x4, lsl #12
  40a0e0:	b.ne	40a13c <__fxstatat@plt+0x6c2c>  // b.any
  40a0e4:	ldr	x0, [x29, #64]
  40a0e8:	ldrb	w0, [x0, #24]
  40a0ec:	cmp	w0, #0x0
  40a0f0:	b.eq	40a104 <__fxstatat@plt+0x6bf4>  // b.none
  40a0f4:	ldr	x0, [x29, #64]
  40a0f8:	ldr	w0, [x0]
  40a0fc:	cmp	w0, #0x0
  40a100:	b.ne	40a13c <__fxstatat@plt+0x6c2c>  // b.any
  40a104:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a108:	add	x0, x0, #0xcc0
  40a10c:	bl	403490 <gettext@plt>
  40a110:	mov	x19, x0
  40a114:	ldr	x1, [x29, #96]
  40a118:	mov	w0, #0x4                   	// #4
  40a11c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40a120:	mov	x3, x0
  40a124:	mov	x2, x19
  40a128:	mov	w1, #0x0                   	// #0
  40a12c:	mov	w0, #0x0                   	// #0
  40a130:	bl	402cb0 <error@plt>
  40a134:	mov	w0, #0x0                   	// #0
  40a138:	b	40bc94 <__fxstatat@plt+0x8784>
  40a13c:	ldr	x0, [x29, #64]
  40a140:	ldrb	w0, [x0, #24]
  40a144:	cmp	w0, #0x0
  40a148:	b.eq	40a1d0 <__fxstatat@plt+0x6cc0>  // b.none
  40a14c:	ldr	w0, [x29, #520]
  40a150:	and	w0, w0, #0xf000
  40a154:	cmp	w0, #0x4, lsl #12
  40a158:	b.ne	40a1d0 <__fxstatat@plt+0x6cc0>  // b.any
  40a15c:	ldr	w0, [x29, #392]
  40a160:	and	w0, w0, #0xf000
  40a164:	cmp	w0, #0x4, lsl #12
  40a168:	b.eq	40a1d0 <__fxstatat@plt+0x6cc0>  // b.none
  40a16c:	ldr	x0, [x29, #64]
  40a170:	ldr	w0, [x0]
  40a174:	cmp	w0, #0x0
  40a178:	b.ne	40a1d0 <__fxstatat@plt+0x6cc0>  // b.any
  40a17c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a180:	add	x0, x0, #0xcf8
  40a184:	bl	403490 <gettext@plt>
  40a188:	mov	x19, x0
  40a18c:	ldr	x2, [x29, #104]
  40a190:	mov	w1, #0x3                   	// #3
  40a194:	mov	w0, #0x0                   	// #0
  40a198:	bl	41380c <__fxstatat@plt+0x102fc>
  40a19c:	mov	x20, x0
  40a1a0:	ldr	x2, [x29, #96]
  40a1a4:	mov	w1, #0x3                   	// #3
  40a1a8:	mov	w0, #0x0                   	// #0
  40a1ac:	bl	41380c <__fxstatat@plt+0x102fc>
  40a1b0:	mov	x4, x0
  40a1b4:	mov	x3, x20
  40a1b8:	mov	x2, x19
  40a1bc:	mov	w1, #0x0                   	// #0
  40a1c0:	mov	w0, #0x0                   	// #0
  40a1c4:	bl	402cb0 <error@plt>
  40a1c8:	mov	w0, #0x0                   	// #0
  40a1cc:	b	40bc94 <__fxstatat@plt+0x8784>
  40a1d0:	ldr	x0, [x29, #64]
  40a1d4:	ldr	w0, [x0]
  40a1d8:	cmp	w0, #0x0
  40a1dc:	b.eq	40a3b0 <__fxstatat@plt+0x6ea0>  // b.none
  40a1e0:	ldr	x0, [x29, #104]
  40a1e4:	bl	40e1a4 <__fxstatat@plt+0xac94>
  40a1e8:	str	x0, [x29, #736]
  40a1ec:	ldr	x0, [x29, #736]
  40a1f0:	bl	405e0c <__fxstatat@plt+0x28fc>
  40a1f4:	and	w0, w0, #0xff
  40a1f8:	eor	w0, w0, #0x1
  40a1fc:	and	w0, w0, #0xff
  40a200:	cmp	w0, #0x0
  40a204:	b.eq	40a3b0 <__fxstatat@plt+0x6ea0>  // b.none
  40a208:	ldr	x0, [x29, #64]
  40a20c:	ldrb	w0, [x0, #24]
  40a210:	cmp	w0, #0x0
  40a214:	b.ne	40a228 <__fxstatat@plt+0x6d18>  // b.any
  40a218:	ldr	w0, [x29, #392]
  40a21c:	and	w0, w0, #0xf000
  40a220:	cmp	w0, #0x4, lsl #12
  40a224:	b.eq	40a3b0 <__fxstatat@plt+0x6ea0>  // b.none
  40a228:	ldr	x0, [x29, #64]
  40a22c:	ldr	w0, [x0]
  40a230:	cmp	w0, #0x3
  40a234:	b.eq	40a2cc <__fxstatat@plt+0x6dbc>  // b.none
  40a238:	add	x0, x29, #0x1f8
  40a23c:	ldr	x2, [x29, #96]
  40a240:	mov	x1, x0
  40a244:	ldr	x0, [x29, #736]
  40a248:	bl	4096d0 <__fxstatat@plt+0x61c0>
  40a24c:	and	w0, w0, #0xff
  40a250:	cmp	w0, #0x0
  40a254:	b.eq	40a2cc <__fxstatat@plt+0x6dbc>  // b.none
  40a258:	ldr	x0, [x29, #64]
  40a25c:	ldrb	w0, [x0, #24]
  40a260:	cmp	w0, #0x0
  40a264:	b.eq	40a278 <__fxstatat@plt+0x6d68>  // b.none
  40a268:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a26c:	add	x0, x0, #0xd30
  40a270:	bl	403490 <gettext@plt>
  40a274:	b	40a284 <__fxstatat@plt+0x6d74>
  40a278:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a27c:	add	x0, x0, #0xd68
  40a280:	bl	403490 <gettext@plt>
  40a284:	str	x0, [x29, #728]
  40a288:	ldr	x2, [x29, #96]
  40a28c:	mov	w1, #0x4                   	// #4
  40a290:	mov	w0, #0x0                   	// #0
  40a294:	bl	413648 <__fxstatat@plt+0x10138>
  40a298:	mov	x19, x0
  40a29c:	ldr	x2, [x29, #104]
  40a2a0:	mov	w1, #0x4                   	// #4
  40a2a4:	mov	w0, #0x1                   	// #1
  40a2a8:	bl	413648 <__fxstatat@plt+0x10138>
  40a2ac:	mov	x4, x0
  40a2b0:	mov	x3, x19
  40a2b4:	ldr	x2, [x29, #728]
  40a2b8:	mov	w1, #0x0                   	// #0
  40a2bc:	mov	w0, #0x0                   	// #0
  40a2c0:	bl	402cb0 <error@plt>
  40a2c4:	mov	w0, #0x0                   	// #0
  40a2c8:	b	40bc94 <__fxstatat@plt+0x8784>
  40a2cc:	ldr	x0, [x29, #64]
  40a2d0:	ldr	w0, [x0]
  40a2d4:	mov	w2, w0
  40a2d8:	ldr	x1, [x29, #96]
  40a2dc:	mov	w0, #0xffffff9c            	// #-100
  40a2e0:	bl	40db00 <__fxstatat@plt+0xa5f0>
  40a2e4:	str	x0, [x29, #720]
  40a2e8:	ldr	x0, [x29, #720]
  40a2ec:	cmp	x0, #0x0
  40a2f0:	b.eq	40a354 <__fxstatat@plt+0x6e44>  // b.none
  40a2f4:	ldr	x0, [x29, #720]
  40a2f8:	str	x0, [x29, #712]
  40a2fc:	ldr	x0, [x29, #712]
  40a300:	bl	402c70 <strlen@plt>
  40a304:	add	x0, x0, #0x1
  40a308:	str	x0, [x29, #704]
  40a30c:	ldr	x0, [x29, #704]
  40a310:	add	x0, x0, #0xf
  40a314:	lsr	x0, x0, #4
  40a318:	lsl	x0, x0, #4
  40a31c:	sub	sp, sp, x0
  40a320:	mov	x0, sp
  40a324:	add	x0, x0, #0xf
  40a328:	lsr	x0, x0, #4
  40a32c:	lsl	x0, x0, #4
  40a330:	str	x0, [x29, #696]
  40a334:	ldr	x2, [x29, #704]
  40a338:	ldr	x1, [x29, #712]
  40a33c:	ldr	x0, [x29, #696]
  40a340:	bl	402c30 <memcpy@plt>
  40a344:	str	x0, [x29, #800]
  40a348:	ldr	x0, [x29, #720]
  40a34c:	bl	4031c0 <free@plt>
  40a350:	b	40a3a4 <__fxstatat@plt+0x6e94>
  40a354:	bl	403420 <__errno_location@plt>
  40a358:	ldr	w0, [x0]
  40a35c:	cmp	w0, #0x2
  40a360:	b.eq	40a3a4 <__fxstatat@plt+0x6e94>  // b.none
  40a364:	bl	403420 <__errno_location@plt>
  40a368:	ldr	w19, [x0]
  40a36c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a370:	add	x0, x0, #0xda0
  40a374:	bl	403490 <gettext@plt>
  40a378:	mov	x20, x0
  40a37c:	ldr	x1, [x29, #96]
  40a380:	mov	w0, #0x4                   	// #4
  40a384:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40a388:	mov	x3, x0
  40a38c:	mov	x2, x20
  40a390:	mov	w1, w19
  40a394:	mov	w0, #0x0                   	// #0
  40a398:	bl	402cb0 <error@plt>
  40a39c:	mov	w0, #0x0                   	// #0
  40a3a0:	b	40bc94 <__fxstatat@plt+0x8784>
  40a3a4:	mov	w0, #0x1                   	// #1
  40a3a8:	strb	w0, [x29, #95]
  40a3ac:	b	40a4c4 <__fxstatat@plt+0x6fb4>
  40a3b0:	ldr	w0, [x29, #392]
  40a3b4:	and	w0, w0, #0xf000
  40a3b8:	cmp	w0, #0x4, lsl #12
  40a3bc:	b.eq	40a4c4 <__fxstatat@plt+0x6fb4>  // b.none
  40a3c0:	ldr	x0, [x29, #64]
  40a3c4:	ldrb	w0, [x0, #24]
  40a3c8:	eor	w0, w0, #0x1
  40a3cc:	and	w0, w0, #0xff
  40a3d0:	cmp	w0, #0x0
  40a3d4:	b.eq	40a4c4 <__fxstatat@plt+0x6fb4>  // b.none
  40a3d8:	ldr	x0, [x29, #64]
  40a3dc:	ldrb	w0, [x0, #21]
  40a3e0:	cmp	w0, #0x0
  40a3e4:	b.ne	40a424 <__fxstatat@plt+0x6f14>  // b.any
  40a3e8:	ldr	x0, [x29, #64]
  40a3ec:	ldrb	w0, [x0, #34]
  40a3f0:	cmp	w0, #0x0
  40a3f4:	b.eq	40a404 <__fxstatat@plt+0x6ef4>  // b.none
  40a3f8:	ldr	w0, [x29, #396]
  40a3fc:	cmp	w0, #0x1
  40a400:	b.hi	40a424 <__fxstatat@plt+0x6f14>  // b.pmore
  40a404:	ldr	x0, [x29, #64]
  40a408:	ldr	w0, [x0, #4]
  40a40c:	cmp	w0, #0x2
  40a410:	b.ne	40a4c4 <__fxstatat@plt+0x6fb4>  // b.any
  40a414:	ldr	w0, [x29, #520]
  40a418:	and	w0, w0, #0xf000
  40a41c:	cmp	w0, #0x8, lsl #12
  40a420:	b.eq	40a4c4 <__fxstatat@plt+0x6fb4>  // b.none
  40a424:	ldr	x0, [x29, #96]
  40a428:	bl	403480 <unlink@plt>
  40a42c:	cmp	w0, #0x0
  40a430:	b.eq	40a484 <__fxstatat@plt+0x6f74>  // b.none
  40a434:	bl	403420 <__errno_location@plt>
  40a438:	ldr	w0, [x0]
  40a43c:	cmp	w0, #0x2
  40a440:	b.eq	40a484 <__fxstatat@plt+0x6f74>  // b.none
  40a444:	bl	403420 <__errno_location@plt>
  40a448:	ldr	w19, [x0]
  40a44c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a450:	add	x0, x0, #0x9b0
  40a454:	bl	403490 <gettext@plt>
  40a458:	mov	x20, x0
  40a45c:	ldr	x1, [x29, #96]
  40a460:	mov	w0, #0x4                   	// #4
  40a464:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40a468:	mov	x3, x0
  40a46c:	mov	x2, x20
  40a470:	mov	w1, w19
  40a474:	mov	w0, #0x0                   	// #0
  40a478:	bl	402cb0 <error@plt>
  40a47c:	mov	w0, #0x0                   	// #0
  40a480:	b	40bc94 <__fxstatat@plt+0x8784>
  40a484:	mov	w0, #0x1                   	// #1
  40a488:	strb	w0, [x29, #95]
  40a48c:	ldr	x0, [x29, #64]
  40a490:	ldrb	w0, [x0, #46]
  40a494:	cmp	w0, #0x0
  40a498:	b.eq	40a4c4 <__fxstatat@plt+0x6fb4>  // b.none
  40a49c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a4a0:	add	x0, x0, #0x9c8
  40a4a4:	bl	403490 <gettext@plt>
  40a4a8:	mov	x19, x0
  40a4ac:	ldr	x1, [x29, #96]
  40a4b0:	mov	w0, #0x4                   	// #4
  40a4b4:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40a4b8:	mov	x1, x0
  40a4bc:	mov	x0, x19
  40a4c0:	bl	403400 <printf@plt>
  40a4c4:	ldrb	w0, [x29, #94]
  40a4c8:	cmp	w0, #0x0
  40a4cc:	b.eq	40a5e4 <__fxstatat@plt+0x70d4>  // b.none
  40a4d0:	ldr	x0, [x29, #64]
  40a4d4:	ldr	x0, [x0, #64]
  40a4d8:	cmp	x0, #0x0
  40a4dc:	b.eq	40a5e4 <__fxstatat@plt+0x70d4>  // b.none
  40a4e0:	ldr	x0, [x29, #64]
  40a4e4:	ldrb	w0, [x0, #24]
  40a4e8:	eor	w0, w0, #0x1
  40a4ec:	and	w0, w0, #0xff
  40a4f0:	cmp	w0, #0x0
  40a4f4:	b.eq	40a5e4 <__fxstatat@plt+0x70d4>  // b.none
  40a4f8:	ldr	x0, [x29, #64]
  40a4fc:	ldr	w0, [x0]
  40a500:	cmp	w0, #0x0
  40a504:	b.ne	40a5e4 <__fxstatat@plt+0x70d4>  // b.any
  40a508:	mov	w0, #0x1                   	// #1
  40a50c:	strb	w0, [x29, #791]
  40a510:	ldrb	w0, [x29, #796]
  40a514:	cmp	w0, #0x0
  40a518:	b.eq	40a528 <__fxstatat@plt+0x7018>  // b.none
  40a51c:	add	x0, x29, #0x178
  40a520:	str	x0, [x29, #776]
  40a524:	b	40a550 <__fxstatat@plt+0x7040>
  40a528:	add	x0, x29, #0xf0
  40a52c:	mov	x1, x0
  40a530:	ldr	x0, [x29, #96]
  40a534:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  40a538:	cmp	w0, #0x0
  40a53c:	b.ne	40a54c <__fxstatat@plt+0x703c>  // b.any
  40a540:	add	x0, x29, #0xf0
  40a544:	str	x0, [x29, #776]
  40a548:	b	40a550 <__fxstatat@plt+0x7040>
  40a54c:	strb	wzr, [x29, #791]
  40a550:	ldrb	w0, [x29, #791]
  40a554:	cmp	w0, #0x0
  40a558:	b.eq	40a5e4 <__fxstatat@plt+0x70d4>  // b.none
  40a55c:	ldr	x0, [x29, #776]
  40a560:	ldr	w0, [x0, #16]
  40a564:	and	w0, w0, #0xf000
  40a568:	cmp	w0, #0xa, lsl #12
  40a56c:	b.ne	40a5e4 <__fxstatat@plt+0x70d4>  // b.any
  40a570:	ldr	x0, [x29, #64]
  40a574:	ldr	x0, [x0, #64]
  40a578:	ldr	x2, [x29, #776]
  40a57c:	ldr	x1, [x29, #96]
  40a580:	bl	40e4c0 <__fxstatat@plt+0xafb0>
  40a584:	and	w0, w0, #0xff
  40a588:	cmp	w0, #0x0
  40a58c:	b.eq	40a5e4 <__fxstatat@plt+0x70d4>  // b.none
  40a590:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a594:	add	x0, x0, #0xdb8
  40a598:	bl	403490 <gettext@plt>
  40a59c:	mov	x19, x0
  40a5a0:	ldr	x2, [x29, #104]
  40a5a4:	mov	w1, #0x4                   	// #4
  40a5a8:	mov	w0, #0x0                   	// #0
  40a5ac:	bl	413648 <__fxstatat@plt+0x10138>
  40a5b0:	mov	x20, x0
  40a5b4:	ldr	x2, [x29, #96]
  40a5b8:	mov	w1, #0x4                   	// #4
  40a5bc:	mov	w0, #0x1                   	// #1
  40a5c0:	bl	413648 <__fxstatat@plt+0x10138>
  40a5c4:	mov	x4, x0
  40a5c8:	mov	x3, x20
  40a5cc:	mov	x2, x19
  40a5d0:	mov	w1, #0x0                   	// #0
  40a5d4:	mov	w0, #0x0                   	// #0
  40a5d8:	bl	402cb0 <error@plt>
  40a5dc:	mov	w0, #0x0                   	// #0
  40a5e0:	b	40bc94 <__fxstatat@plt+0x8784>
  40a5e4:	ldr	x0, [x29, #64]
  40a5e8:	ldrb	w0, [x0, #46]
  40a5ec:	cmp	w0, #0x0
  40a5f0:	b.eq	40a62c <__fxstatat@plt+0x711c>  // b.none
  40a5f4:	ldr	x0, [x29, #64]
  40a5f8:	ldrb	w0, [x0, #24]
  40a5fc:	eor	w0, w0, #0x1
  40a600:	and	w0, w0, #0xff
  40a604:	cmp	w0, #0x0
  40a608:	b.eq	40a62c <__fxstatat@plt+0x711c>  // b.none
  40a60c:	ldr	w0, [x29, #828]
  40a610:	and	w0, w0, #0xf000
  40a614:	cmp	w0, #0x4, lsl #12
  40a618:	b.eq	40a62c <__fxstatat@plt+0x711c>  // b.none
  40a61c:	ldr	x2, [x29, #800]
  40a620:	ldr	x1, [x29, #96]
  40a624:	ldr	x0, [x29, #104]
  40a628:	bl	409484 <__fxstatat@plt+0x5f74>
  40a62c:	ldr	w0, [x29, #792]
  40a630:	cmp	w0, #0x0
  40a634:	b.ne	40a640 <__fxstatat@plt+0x7130>  // b.any
  40a638:	str	xzr, [x29, #808]
  40a63c:	b	40a74c <__fxstatat@plt+0x723c>
  40a640:	ldr	x0, [x29, #64]
  40a644:	ldrb	w0, [x0, #42]
  40a648:	cmp	w0, #0x0
  40a64c:	b.eq	40a6a0 <__fxstatat@plt+0x7190>  // b.none
  40a650:	ldr	w0, [x29, #828]
  40a654:	and	w0, w0, #0xf000
  40a658:	cmp	w0, #0x4, lsl #12
  40a65c:	b.ne	40a6a0 <__fxstatat@plt+0x7190>  // b.any
  40a660:	ldrb	w0, [x29, #94]
  40a664:	cmp	w0, #0x0
  40a668:	b.eq	40a68c <__fxstatat@plt+0x717c>  // b.none
  40a66c:	ldr	x0, [x29, #512]
  40a670:	ldr	x1, [x29, #504]
  40a674:	mov	x2, x1
  40a678:	mov	x1, x0
  40a67c:	ldr	x0, [x29, #96]
  40a680:	bl	40c214 <__fxstatat@plt+0x8d04>
  40a684:	str	x0, [x29, #808]
  40a688:	b	40a74c <__fxstatat@plt+0x723c>
  40a68c:	ldr	x0, [x29, #512]
  40a690:	ldr	x1, [x29, #504]
  40a694:	bl	40c1b8 <__fxstatat@plt+0x8ca8>
  40a698:	str	x0, [x29, #808]
  40a69c:	b	40a74c <__fxstatat@plt+0x723c>
  40a6a0:	ldr	x0, [x29, #64]
  40a6a4:	ldrb	w0, [x0, #24]
  40a6a8:	cmp	w0, #0x0
  40a6ac:	b.eq	40a6d0 <__fxstatat@plt+0x71c0>  // b.none
  40a6b0:	ldr	w0, [x29, #524]
  40a6b4:	cmp	w0, #0x1
  40a6b8:	b.ne	40a6d0 <__fxstatat@plt+0x71c0>  // b.any
  40a6bc:	ldr	x0, [x29, #512]
  40a6c0:	ldr	x1, [x29, #504]
  40a6c4:	bl	40c1b8 <__fxstatat@plt+0x8ca8>
  40a6c8:	str	x0, [x29, #808]
  40a6cc:	b	40a74c <__fxstatat@plt+0x723c>
  40a6d0:	ldr	x0, [x29, #64]
  40a6d4:	ldrb	w0, [x0, #34]
  40a6d8:	cmp	w0, #0x0
  40a6dc:	b.eq	40a74c <__fxstatat@plt+0x723c>  // b.none
  40a6e0:	ldr	x0, [x29, #64]
  40a6e4:	ldrb	w0, [x0, #23]
  40a6e8:	eor	w0, w0, #0x1
  40a6ec:	and	w0, w0, #0xff
  40a6f0:	cmp	w0, #0x0
  40a6f4:	b.eq	40a74c <__fxstatat@plt+0x723c>  // b.none
  40a6f8:	ldr	w0, [x29, #524]
  40a6fc:	cmp	w0, #0x1
  40a700:	b.hi	40a730 <__fxstatat@plt+0x7220>  // b.pmore
  40a704:	ldrb	w0, [x29, #94]
  40a708:	cmp	w0, #0x0
  40a70c:	b.eq	40a720 <__fxstatat@plt+0x7210>  // b.none
  40a710:	ldr	x0, [x29, #64]
  40a714:	ldr	w0, [x0, #4]
  40a718:	cmp	w0, #0x3
  40a71c:	b.eq	40a730 <__fxstatat@plt+0x7220>  // b.none
  40a720:	ldr	x0, [x29, #64]
  40a724:	ldr	w0, [x0, #4]
  40a728:	cmp	w0, #0x4
  40a72c:	b.ne	40a74c <__fxstatat@plt+0x723c>  // b.any
  40a730:	ldr	x0, [x29, #512]
  40a734:	ldr	x1, [x29, #504]
  40a738:	mov	x2, x1
  40a73c:	mov	x1, x0
  40a740:	ldr	x0, [x29, #96]
  40a744:	bl	40c214 <__fxstatat@plt+0x8d04>
  40a748:	str	x0, [x29, #808]
  40a74c:	ldr	x0, [x29, #808]
  40a750:	cmp	x0, #0x0
  40a754:	b.eq	40a930 <__fxstatat@plt+0x7420>  // b.none
  40a758:	ldr	w0, [x29, #828]
  40a75c:	and	w0, w0, #0xf000
  40a760:	cmp	w0, #0x4, lsl #12
  40a764:	b.ne	40a8f4 <__fxstatat@plt+0x73e4>  // b.any
  40a768:	ldr	x1, [x29, #808]
  40a76c:	ldr	x0, [x29, #104]
  40a770:	bl	413eb8 <__fxstatat@plt+0x109a8>
  40a774:	and	w0, w0, #0xff
  40a778:	cmp	w0, #0x0
  40a77c:	b.eq	40a7f4 <__fxstatat@plt+0x72e4>  // b.none
  40a780:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a784:	add	x0, x0, #0xdf0
  40a788:	bl	403490 <gettext@plt>
  40a78c:	mov	x19, x0
  40a790:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40a794:	add	x0, x0, #0x598
  40a798:	ldr	x0, [x0]
  40a79c:	mov	x2, x0
  40a7a0:	mov	w1, #0x4                   	// #4
  40a7a4:	mov	w0, #0x0                   	// #0
  40a7a8:	bl	413648 <__fxstatat@plt+0x10138>
  40a7ac:	mov	x20, x0
  40a7b0:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40a7b4:	add	x0, x0, #0x5a0
  40a7b8:	ldr	x0, [x0]
  40a7bc:	mov	x2, x0
  40a7c0:	mov	w1, #0x4                   	// #4
  40a7c4:	mov	w0, #0x1                   	// #1
  40a7c8:	bl	413648 <__fxstatat@plt+0x10138>
  40a7cc:	mov	x4, x0
  40a7d0:	mov	x3, x20
  40a7d4:	mov	x2, x19
  40a7d8:	mov	w1, #0x0                   	// #0
  40a7dc:	mov	w0, #0x0                   	// #0
  40a7e0:	bl	402cb0 <error@plt>
  40a7e4:	ldr	x0, [x29, #832]
  40a7e8:	mov	w1, #0x1                   	// #1
  40a7ec:	strb	w1, [x0]
  40a7f0:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40a7f4:	ldr	x1, [x29, #808]
  40a7f8:	ldr	x0, [x29, #96]
  40a7fc:	bl	413eb8 <__fxstatat@plt+0x109a8>
  40a800:	and	w0, w0, #0xff
  40a804:	cmp	w0, #0x0
  40a808:	b.eq	40a878 <__fxstatat@plt+0x7368>  // b.none
  40a80c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a810:	add	x0, x0, #0xe20
  40a814:	bl	403490 <gettext@plt>
  40a818:	mov	x19, x0
  40a81c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40a820:	add	x0, x0, #0x598
  40a824:	ldr	x0, [x0]
  40a828:	mov	x1, x0
  40a82c:	mov	w0, #0x4                   	// #4
  40a830:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40a834:	mov	x3, x0
  40a838:	mov	x2, x19
  40a83c:	mov	w1, #0x0                   	// #0
  40a840:	mov	w0, #0x0                   	// #0
  40a844:	bl	402cb0 <error@plt>
  40a848:	ldr	x0, [x29, #64]
  40a84c:	ldrb	w0, [x0, #24]
  40a850:	cmp	w0, #0x0
  40a854:	b.eq	40a870 <__fxstatat@plt+0x7360>  // b.none
  40a858:	ldr	x0, [x29, #840]
  40a85c:	cmp	x0, #0x0
  40a860:	b.eq	40a870 <__fxstatat@plt+0x7360>  // b.none
  40a864:	ldr	x0, [x29, #840]
  40a868:	mov	w1, #0x1                   	// #1
  40a86c:	strb	w1, [x0]
  40a870:	mov	w0, #0x1                   	// #1
  40a874:	b	40bc94 <__fxstatat@plt+0x8784>
  40a878:	ldr	x0, [x29, #64]
  40a87c:	ldr	w0, [x0, #4]
  40a880:	cmp	w0, #0x4
  40a884:	b.eq	40a930 <__fxstatat@plt+0x7420>  // b.none
  40a888:	ldrb	w0, [x29, #94]
  40a88c:	cmp	w0, #0x0
  40a890:	b.eq	40a8a4 <__fxstatat@plt+0x7394>  // b.none
  40a894:	ldr	x0, [x29, #64]
  40a898:	ldr	w0, [x0, #4]
  40a89c:	cmp	w0, #0x3
  40a8a0:	b.eq	40a930 <__fxstatat@plt+0x7420>  // b.none
  40a8a4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a8a8:	add	x0, x0, #0xe58
  40a8ac:	bl	403490 <gettext@plt>
  40a8b0:	mov	x19, x0
  40a8b4:	ldr	x2, [x29, #96]
  40a8b8:	mov	w1, #0x4                   	// #4
  40a8bc:	mov	w0, #0x0                   	// #0
  40a8c0:	bl	413648 <__fxstatat@plt+0x10138>
  40a8c4:	mov	x20, x0
  40a8c8:	ldr	x2, [x29, #808]
  40a8cc:	mov	w1, #0x4                   	// #4
  40a8d0:	mov	w0, #0x1                   	// #1
  40a8d4:	bl	413648 <__fxstatat@plt+0x10138>
  40a8d8:	mov	x4, x0
  40a8dc:	mov	x3, x20
  40a8e0:	mov	x2, x19
  40a8e4:	mov	w1, #0x0                   	// #0
  40a8e8:	mov	w0, #0x0                   	// #0
  40a8ec:	bl	402cb0 <error@plt>
  40a8f0:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40a8f4:	ldr	x0, [x29, #64]
  40a8f8:	ldrb	w0, [x0, #46]
  40a8fc:	ldrb	w4, [x29, #759]
  40a900:	mov	w3, w0
  40a904:	mov	w2, #0x1                   	// #1
  40a908:	ldr	x1, [x29, #96]
  40a90c:	ldr	x0, [x29, #808]
  40a910:	bl	409570 <__fxstatat@plt+0x6060>
  40a914:	and	w0, w0, #0xff
  40a918:	eor	w0, w0, #0x1
  40a91c:	and	w0, w0, #0xff
  40a920:	cmp	w0, #0x0
  40a924:	b.ne	40bba0 <__fxstatat@plt+0x8690>  // b.any
  40a928:	mov	w0, #0x1                   	// #1
  40a92c:	b	40bc94 <__fxstatat@plt+0x8784>
  40a930:	ldr	x0, [x29, #64]
  40a934:	ldrb	w0, [x0, #24]
  40a938:	cmp	w0, #0x0
  40a93c:	b.eq	40ac24 <__fxstatat@plt+0x7714>  // b.none
  40a940:	ldr	w0, [x29, #792]
  40a944:	cmp	w0, #0x11
  40a948:	b.ne	40a974 <__fxstatat@plt+0x7464>  // b.any
  40a94c:	ldr	x1, [x29, #96]
  40a950:	ldr	x0, [x29, #104]
  40a954:	bl	403280 <rename@plt>
  40a958:	cmp	w0, #0x0
  40a95c:	b.eq	40a96c <__fxstatat@plt+0x745c>  // b.none
  40a960:	bl	403420 <__errno_location@plt>
  40a964:	ldr	w0, [x0]
  40a968:	b	40a970 <__fxstatat@plt+0x7460>
  40a96c:	mov	w0, #0x0                   	// #0
  40a970:	str	w0, [x29, #792]
  40a974:	ldr	w0, [x29, #792]
  40a978:	cmp	w0, #0x0
  40a97c:	b.ne	40aa30 <__fxstatat@plt+0x7520>  // b.any
  40a980:	ldr	x0, [x29, #64]
  40a984:	ldrb	w0, [x0, #46]
  40a988:	cmp	w0, #0x0
  40a98c:	b.eq	40a9b0 <__fxstatat@plt+0x74a0>  // b.none
  40a990:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40a994:	add	x0, x0, #0xe88
  40a998:	bl	403490 <gettext@plt>
  40a99c:	bl	403400 <printf@plt>
  40a9a0:	ldr	x2, [x29, #800]
  40a9a4:	ldr	x1, [x29, #96]
  40a9a8:	ldr	x0, [x29, #104]
  40a9ac:	bl	409484 <__fxstatat@plt+0x5f74>
  40a9b0:	ldr	x0, [x29, #64]
  40a9b4:	ldrb	w0, [x0, #33]
  40a9b8:	cmp	w0, #0x0
  40a9bc:	b.eq	40a9d4 <__fxstatat@plt+0x74c4>  // b.none
  40a9c0:	ldr	x3, [x29, #64]
  40a9c4:	mov	w2, #0x1                   	// #1
  40a9c8:	mov	w1, #0x0                   	// #0
  40a9cc:	ldr	x0, [x29, #96]
  40a9d0:	bl	407a4c <__fxstatat@plt+0x453c>
  40a9d4:	ldr	x0, [x29, #840]
  40a9d8:	cmp	x0, #0x0
  40a9dc:	b.eq	40a9ec <__fxstatat@plt+0x74dc>  // b.none
  40a9e0:	ldr	x0, [x29, #840]
  40a9e4:	mov	w1, #0x1                   	// #1
  40a9e8:	strb	w1, [x0]
  40a9ec:	ldrb	w0, [x29, #94]
  40a9f0:	cmp	w0, #0x0
  40a9f4:	b.eq	40aa28 <__fxstatat@plt+0x7518>  // b.none
  40a9f8:	ldr	x0, [x29, #64]
  40a9fc:	ldrb	w0, [x0, #49]
  40aa00:	eor	w0, w0, #0x1
  40aa04:	and	w0, w0, #0xff
  40aa08:	cmp	w0, #0x0
  40aa0c:	b.eq	40aa28 <__fxstatat@plt+0x7518>  // b.none
  40aa10:	ldr	x0, [x29, #64]
  40aa14:	ldr	x0, [x0, #64]
  40aa18:	add	x1, x29, #0x1f8
  40aa1c:	mov	x2, x1
  40aa20:	ldr	x1, [x29, #96]
  40aa24:	bl	40e418 <__fxstatat@plt+0xaf08>
  40aa28:	mov	w0, #0x1                   	// #1
  40aa2c:	b	40bc94 <__fxstatat@plt+0x8784>
  40aa30:	ldr	w0, [x29, #792]
  40aa34:	cmp	w0, #0x16
  40aa38:	b.ne	40aab4 <__fxstatat@plt+0x75a4>  // b.any
  40aa3c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40aa40:	add	x0, x0, #0xe98
  40aa44:	bl	403490 <gettext@plt>
  40aa48:	mov	x19, x0
  40aa4c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40aa50:	add	x0, x0, #0x598
  40aa54:	ldr	x0, [x0]
  40aa58:	mov	x2, x0
  40aa5c:	mov	w1, #0x4                   	// #4
  40aa60:	mov	w0, #0x0                   	// #0
  40aa64:	bl	413648 <__fxstatat@plt+0x10138>
  40aa68:	mov	x20, x0
  40aa6c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40aa70:	add	x0, x0, #0x5a0
  40aa74:	ldr	x0, [x0]
  40aa78:	mov	x2, x0
  40aa7c:	mov	w1, #0x4                   	// #4
  40aa80:	mov	w0, #0x1                   	// #1
  40aa84:	bl	413648 <__fxstatat@plt+0x10138>
  40aa88:	mov	x4, x0
  40aa8c:	mov	x3, x20
  40aa90:	mov	x2, x19
  40aa94:	mov	w1, #0x0                   	// #0
  40aa98:	mov	w0, #0x0                   	// #0
  40aa9c:	bl	402cb0 <error@plt>
  40aaa0:	ldr	x0, [x29, #832]
  40aaa4:	mov	w1, #0x1                   	// #1
  40aaa8:	strb	w1, [x0]
  40aaac:	mov	w0, #0x1                   	// #1
  40aab0:	b	40bc94 <__fxstatat@plt+0x8784>
  40aab4:	ldr	w0, [x29, #792]
  40aab8:	cmp	w0, #0x12
  40aabc:	b.eq	40ab20 <__fxstatat@plt+0x7610>  // b.none
  40aac0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40aac4:	add	x0, x0, #0xec8
  40aac8:	bl	403490 <gettext@plt>
  40aacc:	mov	x19, x0
  40aad0:	ldr	x2, [x29, #104]
  40aad4:	mov	w1, #0x4                   	// #4
  40aad8:	mov	w0, #0x0                   	// #0
  40aadc:	bl	413648 <__fxstatat@plt+0x10138>
  40aae0:	mov	x20, x0
  40aae4:	ldr	x2, [x29, #96]
  40aae8:	mov	w1, #0x4                   	// #4
  40aaec:	mov	w0, #0x1                   	// #1
  40aaf0:	bl	413648 <__fxstatat@plt+0x10138>
  40aaf4:	mov	x4, x0
  40aaf8:	mov	x3, x20
  40aafc:	mov	x2, x19
  40ab00:	ldr	w1, [x29, #792]
  40ab04:	mov	w0, #0x0                   	// #0
  40ab08:	bl	402cb0 <error@plt>
  40ab0c:	ldr	x0, [x29, #512]
  40ab10:	ldr	x1, [x29, #504]
  40ab14:	bl	40c15c <__fxstatat@plt+0x8c4c>
  40ab18:	mov	w0, #0x0                   	// #0
  40ab1c:	b	40bc94 <__fxstatat@plt+0x8784>
  40ab20:	ldr	w0, [x29, #828]
  40ab24:	and	w0, w0, #0xf000
  40ab28:	cmp	w0, #0x4, lsl #12
  40ab2c:	b.ne	40ab48 <__fxstatat@plt+0x7638>  // b.any
  40ab30:	ldr	x0, [x29, #96]
  40ab34:	bl	403160 <rmdir@plt>
  40ab38:	cmp	w0, #0x0
  40ab3c:	cset	w0, ne  // ne = any
  40ab40:	and	w0, w0, #0xff
  40ab44:	b	40ab5c <__fxstatat@plt+0x764c>
  40ab48:	ldr	x0, [x29, #96]
  40ab4c:	bl	403480 <unlink@plt>
  40ab50:	cmp	w0, #0x0
  40ab54:	cset	w0, ne  // ne = any
  40ab58:	and	w0, w0, #0xff
  40ab5c:	cmp	w0, #0x0
  40ab60:	b.eq	40abdc <__fxstatat@plt+0x76cc>  // b.none
  40ab64:	bl	403420 <__errno_location@plt>
  40ab68:	ldr	w0, [x0]
  40ab6c:	cmp	w0, #0x2
  40ab70:	b.eq	40abdc <__fxstatat@plt+0x76cc>  // b.none
  40ab74:	bl	403420 <__errno_location@plt>
  40ab78:	ldr	w19, [x0]
  40ab7c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40ab80:	add	x0, x0, #0xee0
  40ab84:	bl	403490 <gettext@plt>
  40ab88:	mov	x20, x0
  40ab8c:	ldr	x2, [x29, #104]
  40ab90:	mov	w1, #0x4                   	// #4
  40ab94:	mov	w0, #0x0                   	// #0
  40ab98:	bl	413648 <__fxstatat@plt+0x10138>
  40ab9c:	mov	x21, x0
  40aba0:	ldr	x2, [x29, #96]
  40aba4:	mov	w1, #0x4                   	// #4
  40aba8:	mov	w0, #0x1                   	// #1
  40abac:	bl	413648 <__fxstatat@plt+0x10138>
  40abb0:	mov	x4, x0
  40abb4:	mov	x3, x21
  40abb8:	mov	x2, x20
  40abbc:	mov	w1, w19
  40abc0:	mov	w0, #0x0                   	// #0
  40abc4:	bl	402cb0 <error@plt>
  40abc8:	ldr	x0, [x29, #512]
  40abcc:	ldr	x1, [x29, #504]
  40abd0:	bl	40c15c <__fxstatat@plt+0x8c4c>
  40abd4:	mov	w0, #0x0                   	// #0
  40abd8:	b	40bc94 <__fxstatat@plt+0x8784>
  40abdc:	ldr	x0, [x29, #64]
  40abe0:	ldrb	w0, [x0, #46]
  40abe4:	cmp	w0, #0x0
  40abe8:	b.eq	40ac1c <__fxstatat@plt+0x770c>  // b.none
  40abec:	ldr	w0, [x29, #828]
  40abf0:	and	w0, w0, #0xf000
  40abf4:	cmp	w0, #0x4, lsl #12
  40abf8:	b.eq	40ac1c <__fxstatat@plt+0x770c>  // b.none
  40abfc:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40ac00:	add	x0, x0, #0xf20
  40ac04:	bl	403490 <gettext@plt>
  40ac08:	bl	403400 <printf@plt>
  40ac0c:	ldr	x2, [x29, #800]
  40ac10:	ldr	x1, [x29, #96]
  40ac14:	ldr	x0, [x29, #104]
  40ac18:	bl	409484 <__fxstatat@plt+0x5f74>
  40ac1c:	mov	w0, #0x1                   	// #1
  40ac20:	strb	w0, [x29, #95]
  40ac24:	ldr	x0, [x29, #64]
  40ac28:	ldrb	w0, [x0, #43]
  40ac2c:	cmp	w0, #0x0
  40ac30:	b.eq	40ac44 <__fxstatat@plt+0x7734>  // b.none
  40ac34:	ldr	x0, [x29, #64]
  40ac38:	ldr	w0, [x0, #16]
  40ac3c:	and	w0, w0, #0xfff
  40ac40:	b	40ac4c <__fxstatat@plt+0x773c>
  40ac44:	ldr	w0, [x29, #828]
  40ac48:	and	w0, w0, #0xfff
  40ac4c:	str	w0, [x29, #692]
  40ac50:	ldr	x0, [x29, #64]
  40ac54:	ldrb	w0, [x0, #29]
  40ac58:	eor	w0, w0, #0x1
  40ac5c:	and	w0, w0, #0xff
  40ac60:	cmp	w0, #0x0
  40ac64:	b.eq	40ac88 <__fxstatat@plt+0x7778>  // b.none
  40ac68:	ldr	w0, [x29, #828]
  40ac6c:	and	w0, w0, #0xf000
  40ac70:	cmp	w0, #0x4, lsl #12
  40ac74:	b.ne	40ac80 <__fxstatat@plt+0x7770>  // b.any
  40ac78:	mov	w0, #0x12                  	// #18
  40ac7c:	b	40ac8c <__fxstatat@plt+0x777c>
  40ac80:	mov	w0, #0x0                   	// #0
  40ac84:	b	40ac8c <__fxstatat@plt+0x777c>
  40ac88:	mov	w0, #0x3f                  	// #63
  40ac8c:	ldr	w1, [x29, #692]
  40ac90:	and	w0, w0, w1
  40ac94:	str	w0, [x29, #820]
  40ac98:	mov	w0, #0x1                   	// #1
  40ac9c:	strb	w0, [x29, #799]
  40aca0:	ldrb	w0, [x29, #95]
  40aca4:	ldr	x4, [x29, #64]
  40aca8:	mov	w3, w0
  40acac:	ldr	w2, [x29, #828]
  40acb0:	ldr	x1, [x29, #96]
  40acb4:	ldr	x0, [x29, #104]
  40acb8:	bl	4077b0 <__fxstatat@plt+0x42a0>
  40acbc:	and	w0, w0, #0xff
  40acc0:	eor	w0, w0, #0x1
  40acc4:	and	w0, w0, #0xff
  40acc8:	cmp	w0, #0x0
  40accc:	b.eq	40acd8 <__fxstatat@plt+0x77c8>  // b.none
  40acd0:	mov	w0, #0x0                   	// #0
  40acd4:	b	40bc94 <__fxstatat@plt+0x8784>
  40acd8:	ldr	w0, [x29, #828]
  40acdc:	and	w0, w0, #0xf000
  40ace0:	cmp	w0, #0x4, lsl #12
  40ace4:	b.ne	40b01c <__fxstatat@plt+0x7b0c>  // b.any
  40ace8:	add	x0, x29, #0x1f8
  40acec:	ldr	x1, [x29, #72]
  40acf0:	bl	406dd8 <__fxstatat@plt+0x38c8>
  40acf4:	and	w0, w0, #0xff
  40acf8:	cmp	w0, #0x0
  40acfc:	b.eq	40ad34 <__fxstatat@plt+0x7824>  // b.none
  40ad00:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40ad04:	add	x0, x0, #0xf28
  40ad08:	bl	403490 <gettext@plt>
  40ad0c:	mov	x19, x0
  40ad10:	ldr	x1, [x29, #104]
  40ad14:	mov	w0, #0x4                   	// #4
  40ad18:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40ad1c:	mov	x3, x0
  40ad20:	mov	x2, x19
  40ad24:	mov	w1, #0x0                   	// #0
  40ad28:	mov	w0, #0x0                   	// #0
  40ad2c:	bl	402cb0 <error@plt>
  40ad30:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40ad34:	sub	sp, sp, #0x20
  40ad38:	mov	x0, sp
  40ad3c:	add	x0, x0, #0xf
  40ad40:	lsr	x0, x0, #4
  40ad44:	lsl	x0, x0, #4
  40ad48:	str	x0, [x29, #640]
  40ad4c:	ldr	x0, [x29, #640]
  40ad50:	ldr	x1, [x29, #72]
  40ad54:	str	x1, [x0]
  40ad58:	ldr	x1, [x29, #512]
  40ad5c:	ldr	x0, [x29, #640]
  40ad60:	str	x1, [x0, #8]
  40ad64:	ldr	x1, [x29, #504]
  40ad68:	ldr	x0, [x29, #640]
  40ad6c:	str	x1, [x0, #16]
  40ad70:	ldrb	w0, [x29, #95]
  40ad74:	cmp	w0, #0x0
  40ad78:	b.ne	40ad8c <__fxstatat@plt+0x787c>  // b.any
  40ad7c:	ldr	w0, [x29, #392]
  40ad80:	and	w0, w0, #0xf000
  40ad84:	cmp	w0, #0x4, lsl #12
  40ad88:	b.eq	40af54 <__fxstatat@plt+0x7a44>  // b.none
  40ad8c:	ldr	w0, [x29, #820]
  40ad90:	mvn	w1, w0
  40ad94:	ldr	w0, [x29, #692]
  40ad98:	and	w0, w1, w0
  40ad9c:	mov	w1, w0
  40ada0:	ldr	x0, [x29, #96]
  40ada4:	bl	4034b0 <mkdir@plt>
  40ada8:	cmp	w0, #0x0
  40adac:	b.eq	40adec <__fxstatat@plt+0x78dc>  // b.none
  40adb0:	bl	403420 <__errno_location@plt>
  40adb4:	ldr	w19, [x0]
  40adb8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40adbc:	add	x0, x0, #0xf50
  40adc0:	bl	403490 <gettext@plt>
  40adc4:	mov	x20, x0
  40adc8:	ldr	x1, [x29, #96]
  40adcc:	mov	w0, #0x4                   	// #4
  40add0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40add4:	mov	x3, x0
  40add8:	mov	x2, x20
  40addc:	mov	w1, w19
  40ade0:	mov	w0, #0x0                   	// #0
  40ade4:	bl	402cb0 <error@plt>
  40ade8:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40adec:	add	x0, x29, #0x178
  40adf0:	mov	x1, x0
  40adf4:	ldr	x0, [x29, #96]
  40adf8:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  40adfc:	cmp	w0, #0x0
  40ae00:	b.eq	40ae40 <__fxstatat@plt+0x7930>  // b.none
  40ae04:	bl	403420 <__errno_location@plt>
  40ae08:	ldr	w19, [x0]
  40ae0c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40ae10:	add	x0, x0, #0xbb0
  40ae14:	bl	403490 <gettext@plt>
  40ae18:	mov	x20, x0
  40ae1c:	ldr	x1, [x29, #96]
  40ae20:	mov	w0, #0x4                   	// #4
  40ae24:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40ae28:	mov	x3, x0
  40ae2c:	mov	x2, x20
  40ae30:	mov	w1, w19
  40ae34:	mov	w0, #0x0                   	// #0
  40ae38:	bl	402cb0 <error@plt>
  40ae3c:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40ae40:	ldr	w0, [x29, #392]
  40ae44:	and	w0, w0, #0x1c0
  40ae48:	cmp	w0, #0x1c0
  40ae4c:	b.eq	40aeb8 <__fxstatat@plt+0x79a8>  // b.none
  40ae50:	ldr	w0, [x29, #392]
  40ae54:	str	w0, [x29, #824]
  40ae58:	mov	w0, #0x1                   	// #1
  40ae5c:	strb	w0, [x29, #819]
  40ae60:	ldr	w0, [x29, #824]
  40ae64:	orr	w0, w0, #0x1c0
  40ae68:	mov	w1, w0
  40ae6c:	ldr	x0, [x29, #96]
  40ae70:	bl	402ee0 <chmod@plt>
  40ae74:	cmp	w0, #0x0
  40ae78:	b.eq	40aeb8 <__fxstatat@plt+0x79a8>  // b.none
  40ae7c:	bl	403420 <__errno_location@plt>
  40ae80:	ldr	w19, [x0]
  40ae84:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40ae88:	add	x0, x0, #0xf70
  40ae8c:	bl	403490 <gettext@plt>
  40ae90:	mov	x20, x0
  40ae94:	ldr	x1, [x29, #96]
  40ae98:	mov	w0, #0x4                   	// #4
  40ae9c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40aea0:	mov	x3, x0
  40aea4:	mov	x2, x20
  40aea8:	mov	w1, w19
  40aeac:	mov	w0, #0x0                   	// #0
  40aeb0:	bl	402cb0 <error@plt>
  40aeb4:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40aeb8:	ldr	x0, [x29, #56]
  40aebc:	ldrb	w0, [x0]
  40aec0:	eor	w0, w0, #0x1
  40aec4:	and	w0, w0, #0xff
  40aec8:	cmp	w0, #0x0
  40aecc:	b.eq	40aef4 <__fxstatat@plt+0x79e4>  // b.none
  40aed0:	ldr	x0, [x29, #384]
  40aed4:	ldr	x1, [x29, #376]
  40aed8:	mov	x2, x1
  40aedc:	mov	x1, x0
  40aee0:	ldr	x0, [x29, #96]
  40aee4:	bl	40c214 <__fxstatat@plt+0x8d04>
  40aee8:	ldr	x0, [x29, #56]
  40aeec:	mov	w1, #0x1                   	// #1
  40aef0:	strb	w1, [x0]
  40aef4:	ldr	x0, [x29, #64]
  40aef8:	ldrb	w0, [x0, #46]
  40aefc:	cmp	w0, #0x0
  40af00:	b.eq	40afb8 <__fxstatat@plt+0x7aa8>  // b.none
  40af04:	ldr	x0, [x29, #64]
  40af08:	ldrb	w0, [x0, #24]
  40af0c:	cmp	w0, #0x0
  40af10:	b.eq	40af40 <__fxstatat@plt+0x7a30>  // b.none
  40af14:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40af18:	add	x0, x0, #0xf90
  40af1c:	bl	403490 <gettext@plt>
  40af20:	mov	x19, x0
  40af24:	ldr	x1, [x29, #96]
  40af28:	mov	w0, #0x4                   	// #4
  40af2c:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40af30:	mov	x1, x0
  40af34:	mov	x0, x19
  40af38:	bl	403400 <printf@plt>
  40af3c:	b	40afb8 <__fxstatat@plt+0x7aa8>
  40af40:	mov	x2, #0x0                   	// #0
  40af44:	ldr	x1, [x29, #96]
  40af48:	ldr	x0, [x29, #104]
  40af4c:	bl	409484 <__fxstatat@plt+0x5f74>
  40af50:	b	40afb8 <__fxstatat@plt+0x7aa8>
  40af54:	str	wzr, [x29, #820]
  40af58:	ldr	x0, [x29, #64]
  40af5c:	ldrb	w0, [x0, #33]
  40af60:	cmp	w0, #0x0
  40af64:	b.ne	40af78 <__fxstatat@plt+0x7a68>  // b.any
  40af68:	ldr	x0, [x29, #64]
  40af6c:	ldrb	w0, [x0, #37]
  40af70:	cmp	w0, #0x0
  40af74:	b.eq	40afb8 <__fxstatat@plt+0x7aa8>  // b.none
  40af78:	ldr	x0, [x29, #64]
  40af7c:	ldrb	w0, [x0, #37]
  40af80:	ldr	x3, [x29, #64]
  40af84:	mov	w2, #0x0                   	// #0
  40af88:	mov	w1, w0
  40af8c:	ldr	x0, [x29, #96]
  40af90:	bl	407a4c <__fxstatat@plt+0x453c>
  40af94:	and	w0, w0, #0xff
  40af98:	eor	w0, w0, #0x1
  40af9c:	and	w0, w0, #0xff
  40afa0:	cmp	w0, #0x0
  40afa4:	b.eq	40afb8 <__fxstatat@plt+0x7aa8>  // b.none
  40afa8:	ldr	x0, [x29, #64]
  40afac:	ldrb	w0, [x0, #38]
  40afb0:	cmp	w0, #0x0
  40afb4:	b.ne	40bba8 <__fxstatat@plt+0x8698>  // b.any
  40afb8:	ldr	x0, [x29, #64]
  40afbc:	ldrb	w0, [x0, #28]
  40afc0:	cmp	w0, #0x0
  40afc4:	b.eq	40afe8 <__fxstatat@plt+0x7ad8>  // b.none
  40afc8:	ldr	x0, [x29, #80]
  40afcc:	cmp	x0, #0x0
  40afd0:	b.eq	40afe8 <__fxstatat@plt+0x7ad8>  // b.none
  40afd4:	ldr	x0, [x29, #80]
  40afd8:	ldr	x1, [x0]
  40afdc:	ldr	x0, [x29, #504]
  40afe0:	cmp	x1, x0
  40afe4:	b.ne	40b620 <__fxstatat@plt+0x8110>  // b.any
  40afe8:	ldrb	w1, [x29, #95]
  40afec:	add	x0, x29, #0x1f8
  40aff0:	ldr	x7, [x29, #832]
  40aff4:	ldr	x6, [x29, #56]
  40aff8:	ldr	x5, [x29, #64]
  40affc:	ldr	x4, [x29, #640]
  40b000:	mov	x3, x0
  40b004:	mov	w2, w1
  40b008:	ldr	x1, [x29, #96]
  40b00c:	ldr	x0, [x29, #104]
  40b010:	bl	4072ac <__fxstatat@plt+0x3d9c>
  40b014:	strb	w0, [x29, #799]
  40b018:	b	40b620 <__fxstatat@plt+0x8110>
  40b01c:	ldr	x0, [x29, #64]
  40b020:	ldrb	w0, [x0, #44]
  40b024:	cmp	w0, #0x0
  40b028:	b.eq	40b1ac <__fxstatat@plt+0x7c9c>  // b.none
  40b02c:	mov	w0, #0x1                   	// #1
  40b030:	strb	w0, [x29, #797]
  40b034:	ldr	x0, [x29, #104]
  40b038:	ldrb	w0, [x0]
  40b03c:	cmp	w0, #0x2f
  40b040:	b.eq	40b12c <__fxstatat@plt+0x7c1c>  // b.none
  40b044:	ldr	x0, [x29, #96]
  40b048:	bl	40e014 <__fxstatat@plt+0xab04>
  40b04c:	str	x0, [x29, #656]
  40b050:	ldr	x1, [x29, #656]
  40b054:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40b058:	add	x0, x0, #0xfa8
  40b05c:	bl	403130 <strcmp@plt>
  40b060:	cmp	w0, #0x0
  40b064:	b.eq	40b0bc <__fxstatat@plt+0x7bac>  // b.none
  40b068:	add	x0, x29, #0x70
  40b06c:	mov	x1, x0
  40b070:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40b074:	add	x0, x0, #0xfa8
  40b078:	bl	41bda0 <__fxstatat@plt+0x18890>
  40b07c:	cmp	w0, #0x0
  40b080:	b.ne	40b0bc <__fxstatat@plt+0x7bac>  // b.any
  40b084:	add	x0, x29, #0xf0
  40b088:	mov	x1, x0
  40b08c:	ldr	x0, [x29, #656]
  40b090:	bl	41bda0 <__fxstatat@plt+0x18890>
  40b094:	cmp	w0, #0x0
  40b098:	b.ne	40b0bc <__fxstatat@plt+0x7bac>  // b.any
  40b09c:	ldr	x1, [x29, #120]
  40b0a0:	ldr	x0, [x29, #248]
  40b0a4:	cmp	x1, x0
  40b0a8:	b.ne	40b0c4 <__fxstatat@plt+0x7bb4>  // b.any
  40b0ac:	ldr	x1, [x29, #112]
  40b0b0:	ldr	x0, [x29, #240]
  40b0b4:	cmp	x1, x0
  40b0b8:	b.ne	40b0c4 <__fxstatat@plt+0x7bb4>  // b.any
  40b0bc:	mov	w0, #0x1                   	// #1
  40b0c0:	b	40b0c8 <__fxstatat@plt+0x7bb8>
  40b0c4:	mov	w0, #0x0                   	// #0
  40b0c8:	strb	w0, [x29, #655]
  40b0cc:	ldrb	w0, [x29, #655]
  40b0d0:	and	w0, w0, #0x1
  40b0d4:	strb	w0, [x29, #655]
  40b0d8:	ldr	x0, [x29, #656]
  40b0dc:	bl	4031c0 <free@plt>
  40b0e0:	ldrb	w0, [x29, #655]
  40b0e4:	eor	w0, w0, #0x1
  40b0e8:	and	w0, w0, #0xff
  40b0ec:	cmp	w0, #0x0
  40b0f0:	b.eq	40b12c <__fxstatat@plt+0x7c1c>  // b.none
  40b0f4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40b0f8:	add	x0, x0, #0xfb0
  40b0fc:	bl	403490 <gettext@plt>
  40b100:	mov	x19, x0
  40b104:	ldr	x2, [x29, #96]
  40b108:	mov	w1, #0x3                   	// #3
  40b10c:	mov	w0, #0x0                   	// #0
  40b110:	bl	41380c <__fxstatat@plt+0x102fc>
  40b114:	mov	x3, x0
  40b118:	mov	x2, x19
  40b11c:	mov	w1, #0x0                   	// #0
  40b120:	mov	w0, #0x0                   	// #0
  40b124:	bl	402cb0 <error@plt>
  40b128:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b12c:	ldr	x0, [x29, #64]
  40b130:	ldrb	w0, [x0, #22]
  40b134:	mov	w4, #0xffffffff            	// #-1
  40b138:	mov	w3, w0
  40b13c:	ldr	x2, [x29, #96]
  40b140:	mov	w1, #0xffffff9c            	// #-100
  40b144:	ldr	x0, [x29, #104]
  40b148:	bl	40cd38 <__fxstatat@plt+0x9828>
  40b14c:	str	w0, [x29, #648]
  40b150:	ldr	w0, [x29, #648]
  40b154:	cmp	w0, #0x0
  40b158:	b.le	40b620 <__fxstatat@plt+0x8110>
  40b15c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40b160:	add	x0, x0, #0xff0
  40b164:	bl	403490 <gettext@plt>
  40b168:	mov	x19, x0
  40b16c:	ldr	x2, [x29, #96]
  40b170:	mov	w1, #0x4                   	// #4
  40b174:	mov	w0, #0x0                   	// #0
  40b178:	bl	413648 <__fxstatat@plt+0x10138>
  40b17c:	mov	x20, x0
  40b180:	ldr	x2, [x29, #104]
  40b184:	mov	w1, #0x4                   	// #4
  40b188:	mov	w0, #0x1                   	// #1
  40b18c:	bl	413648 <__fxstatat@plt+0x10138>
  40b190:	mov	x4, x0
  40b194:	mov	x3, x20
  40b198:	mov	x2, x19
  40b19c:	ldr	w1, [x29, #648]
  40b1a0:	mov	w0, #0x0                   	// #0
  40b1a4:	bl	402cb0 <error@plt>
  40b1a8:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b1ac:	ldr	x0, [x29, #64]
  40b1b0:	ldrb	w0, [x0, #23]
  40b1b4:	cmp	w0, #0x0
  40b1b8:	b.eq	40b228 <__fxstatat@plt+0x7d18>  // b.none
  40b1bc:	ldr	x0, [x29, #64]
  40b1c0:	ldrb	w0, [x0, #22]
  40b1c4:	cmp	w0, #0x0
  40b1c8:	b.ne	40b1dc <__fxstatat@plt+0x7ccc>  // b.any
  40b1cc:	ldr	x0, [x29, #64]
  40b1d0:	ldr	w0, [x0, #8]
  40b1d4:	cmp	w0, #0x3
  40b1d8:	b.ne	40b1e4 <__fxstatat@plt+0x7cd4>  // b.any
  40b1dc:	mov	w0, #0x1                   	// #1
  40b1e0:	b	40b1e8 <__fxstatat@plt+0x7cd8>
  40b1e4:	mov	w0, #0x0                   	// #0
  40b1e8:	strb	w0, [x29, #671]
  40b1ec:	ldrb	w0, [x29, #671]
  40b1f0:	and	w0, w0, #0x1
  40b1f4:	strb	w0, [x29, #671]
  40b1f8:	ldrb	w4, [x29, #759]
  40b1fc:	mov	w3, #0x0                   	// #0
  40b200:	ldrb	w2, [x29, #671]
  40b204:	ldr	x1, [x29, #96]
  40b208:	ldr	x0, [x29, #104]
  40b20c:	bl	409570 <__fxstatat@plt+0x6060>
  40b210:	and	w0, w0, #0xff
  40b214:	eor	w0, w0, #0x1
  40b218:	and	w0, w0, #0xff
  40b21c:	cmp	w0, #0x0
  40b220:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b224:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b228:	ldr	w0, [x29, #828]
  40b22c:	and	w0, w0, #0xf000
  40b230:	cmp	w0, #0x8, lsl #12
  40b234:	b.eq	40b258 <__fxstatat@plt+0x7d48>  // b.none
  40b238:	ldr	x0, [x29, #64]
  40b23c:	ldrb	w0, [x0, #20]
  40b240:	cmp	w0, #0x0
  40b244:	b.eq	40b2a8 <__fxstatat@plt+0x7d98>  // b.none
  40b248:	ldr	w0, [x29, #828]
  40b24c:	and	w0, w0, #0xf000
  40b250:	cmp	w0, #0xa, lsl #12
  40b254:	b.eq	40b2a8 <__fxstatat@plt+0x7d98>  // b.none
  40b258:	mov	w0, #0x1                   	// #1
  40b25c:	strb	w0, [x29, #798]
  40b260:	ldr	w0, [x29, #692]
  40b264:	and	w0, w0, #0x1ff
  40b268:	add	x2, x29, #0x1f8
  40b26c:	add	x1, x29, #0x5f
  40b270:	mov	x6, x2
  40b274:	mov	x5, x1
  40b278:	ldr	w4, [x29, #820]
  40b27c:	mov	w3, w0
  40b280:	ldr	x2, [x29, #64]
  40b284:	ldr	x1, [x29, #96]
  40b288:	ldr	x0, [x29, #104]
  40b28c:	bl	407c48 <__fxstatat@plt+0x4738>
  40b290:	and	w0, w0, #0xff
  40b294:	eor	w0, w0, #0x1
  40b298:	and	w0, w0, #0xff
  40b29c:	cmp	w0, #0x0
  40b2a0:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b2a4:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b2a8:	ldr	w0, [x29, #828]
  40b2ac:	and	w0, w0, #0xf000
  40b2b0:	cmp	w0, #0x1, lsl #12
  40b2b4:	b.ne	40b344 <__fxstatat@plt+0x7e34>  // b.any
  40b2b8:	ldr	w0, [x29, #820]
  40b2bc:	mvn	w1, w0
  40b2c0:	ldr	w0, [x29, #828]
  40b2c4:	and	w0, w1, w0
  40b2c8:	mov	x2, #0x0                   	// #0
  40b2cc:	mov	w1, w0
  40b2d0:	ldr	x0, [x29, #96]
  40b2d4:	bl	41858c <__fxstatat@plt+0x1507c>
  40b2d8:	cmp	w0, #0x0
  40b2dc:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b2e0:	ldr	w0, [x29, #820]
  40b2e4:	mvn	w1, w0
  40b2e8:	ldr	w0, [x29, #828]
  40b2ec:	and	w0, w1, w0
  40b2f0:	and	w0, w0, #0xffffefff
  40b2f4:	mov	w1, w0
  40b2f8:	ldr	x0, [x29, #96]
  40b2fc:	bl	402e10 <mkfifo@plt>
  40b300:	cmp	w0, #0x0
  40b304:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b308:	bl	403420 <__errno_location@plt>
  40b30c:	ldr	w19, [x0]
  40b310:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40b314:	add	x0, x0, #0x18
  40b318:	bl	403490 <gettext@plt>
  40b31c:	mov	x20, x0
  40b320:	ldr	x1, [x29, #96]
  40b324:	mov	w0, #0x4                   	// #4
  40b328:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40b32c:	mov	x3, x0
  40b330:	mov	x2, x20
  40b334:	mov	w1, w19
  40b338:	mov	w0, #0x0                   	// #0
  40b33c:	bl	402cb0 <error@plt>
  40b340:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b344:	ldr	w0, [x29, #828]
  40b348:	and	w0, w0, #0xf000
  40b34c:	cmp	w0, #0x6, lsl #12
  40b350:	b.eq	40b374 <__fxstatat@plt+0x7e64>  // b.none
  40b354:	ldr	w0, [x29, #828]
  40b358:	and	w0, w0, #0xf000
  40b35c:	cmp	w0, #0x2, lsl #12
  40b360:	b.eq	40b374 <__fxstatat@plt+0x7e64>  // b.none
  40b364:	ldr	w0, [x29, #828]
  40b368:	and	w0, w0, #0xf000
  40b36c:	cmp	w0, #0xc, lsl #12
  40b370:	b.ne	40b3dc <__fxstatat@plt+0x7ecc>  // b.any
  40b374:	ldr	w0, [x29, #820]
  40b378:	mvn	w1, w0
  40b37c:	ldr	w0, [x29, #828]
  40b380:	and	w0, w1, w0
  40b384:	ldr	x1, [x29, #536]
  40b388:	mov	x2, x1
  40b38c:	mov	w1, w0
  40b390:	ldr	x0, [x29, #96]
  40b394:	bl	41858c <__fxstatat@plt+0x1507c>
  40b398:	cmp	w0, #0x0
  40b39c:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b3a0:	bl	403420 <__errno_location@plt>
  40b3a4:	ldr	w19, [x0]
  40b3a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40b3ac:	add	x0, x0, #0x30
  40b3b0:	bl	403490 <gettext@plt>
  40b3b4:	mov	x20, x0
  40b3b8:	ldr	x1, [x29, #96]
  40b3bc:	mov	w0, #0x4                   	// #4
  40b3c0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40b3c4:	mov	x3, x0
  40b3c8:	mov	x2, x20
  40b3cc:	mov	w1, w19
  40b3d0:	mov	w0, #0x0                   	// #0
  40b3d4:	bl	402cb0 <error@plt>
  40b3d8:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b3dc:	ldr	w0, [x29, #828]
  40b3e0:	and	w0, w0, #0xf000
  40b3e4:	cmp	w0, #0xa, lsl #12
  40b3e8:	b.ne	40b5ec <__fxstatat@plt+0x80dc>  // b.any
  40b3ec:	ldr	x0, [x29, #552]
  40b3f0:	mov	x1, x0
  40b3f4:	ldr	x0, [x29, #104]
  40b3f8:	bl	40cfd8 <__fxstatat@plt+0x9ac8>
  40b3fc:	str	x0, [x29, #680]
  40b400:	mov	w0, #0x1                   	// #1
  40b404:	strb	w0, [x29, #797]
  40b408:	ldr	x0, [x29, #680]
  40b40c:	cmp	x0, #0x0
  40b410:	b.ne	40b450 <__fxstatat@plt+0x7f40>  // b.any
  40b414:	bl	403420 <__errno_location@plt>
  40b418:	ldr	w19, [x0]
  40b41c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40b420:	add	x0, x0, #0x50
  40b424:	bl	403490 <gettext@plt>
  40b428:	mov	x20, x0
  40b42c:	ldr	x1, [x29, #104]
  40b430:	mov	w0, #0x4                   	// #4
  40b434:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40b438:	mov	x3, x0
  40b43c:	mov	x2, x20
  40b440:	mov	w1, w19
  40b444:	mov	w0, #0x0                   	// #0
  40b448:	bl	402cb0 <error@plt>
  40b44c:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b450:	ldr	x0, [x29, #64]
  40b454:	ldrb	w0, [x0, #22]
  40b458:	mov	w4, #0xffffffff            	// #-1
  40b45c:	mov	w3, w0
  40b460:	ldr	x2, [x29, #96]
  40b464:	mov	w1, #0xffffff9c            	// #-100
  40b468:	ldr	x0, [x29, #680]
  40b46c:	bl	40cd38 <__fxstatat@plt+0x9828>
  40b470:	str	w0, [x29, #772]
  40b474:	ldr	w0, [x29, #772]
  40b478:	cmp	w0, #0x0
  40b47c:	b.le	40b508 <__fxstatat@plt+0x7ff8>
  40b480:	ldr	x0, [x29, #64]
  40b484:	ldrb	w0, [x0, #45]
  40b488:	cmp	w0, #0x0
  40b48c:	b.eq	40b508 <__fxstatat@plt+0x7ff8>  // b.none
  40b490:	ldrb	w0, [x29, #95]
  40b494:	eor	w0, w0, #0x1
  40b498:	and	w0, w0, #0xff
  40b49c:	cmp	w0, #0x0
  40b4a0:	b.eq	40b508 <__fxstatat@plt+0x7ff8>  // b.none
  40b4a4:	ldr	w0, [x29, #392]
  40b4a8:	and	w0, w0, #0xf000
  40b4ac:	cmp	w0, #0xa, lsl #12
  40b4b0:	b.ne	40b508 <__fxstatat@plt+0x7ff8>  // b.any
  40b4b4:	ldr	x19, [x29, #424]
  40b4b8:	ldr	x0, [x29, #680]
  40b4bc:	bl	402c70 <strlen@plt>
  40b4c0:	cmp	x19, x0
  40b4c4:	b.ne	40b508 <__fxstatat@plt+0x7ff8>  // b.any
  40b4c8:	ldr	x0, [x29, #424]
  40b4cc:	mov	x1, x0
  40b4d0:	ldr	x0, [x29, #96]
  40b4d4:	bl	40cfd8 <__fxstatat@plt+0x9ac8>
  40b4d8:	str	x0, [x29, #672]
  40b4dc:	ldr	x0, [x29, #672]
  40b4e0:	cmp	x0, #0x0
  40b4e4:	b.eq	40b508 <__fxstatat@plt+0x7ff8>  // b.none
  40b4e8:	ldr	x1, [x29, #680]
  40b4ec:	ldr	x0, [x29, #672]
  40b4f0:	bl	403130 <strcmp@plt>
  40b4f4:	cmp	w0, #0x0
  40b4f8:	b.ne	40b500 <__fxstatat@plt+0x7ff0>  // b.any
  40b4fc:	str	wzr, [x29, #772]
  40b500:	ldr	x0, [x29, #672]
  40b504:	bl	4031c0 <free@plt>
  40b508:	ldr	x0, [x29, #680]
  40b50c:	bl	4031c0 <free@plt>
  40b510:	ldr	w0, [x29, #772]
  40b514:	cmp	w0, #0x0
  40b518:	b.le	40b550 <__fxstatat@plt+0x8040>
  40b51c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40b520:	add	x0, x0, #0x70
  40b524:	bl	403490 <gettext@plt>
  40b528:	mov	x19, x0
  40b52c:	ldr	x1, [x29, #96]
  40b530:	mov	w0, #0x4                   	// #4
  40b534:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40b538:	mov	x3, x0
  40b53c:	mov	x2, x19
  40b540:	ldr	w1, [x29, #772]
  40b544:	mov	w0, #0x0                   	// #0
  40b548:	bl	402cb0 <error@plt>
  40b54c:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b550:	ldr	x0, [x29, #64]
  40b554:	ldrb	w0, [x0, #37]
  40b558:	cmp	w0, #0x0
  40b55c:	b.eq	40b564 <__fxstatat@plt+0x8054>  // b.none
  40b560:	bl	409520 <__fxstatat@plt+0x6010>
  40b564:	ldr	x0, [x29, #64]
  40b568:	ldrb	w0, [x0, #29]
  40b56c:	cmp	w0, #0x0
  40b570:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b574:	ldr	w0, [x29, #528]
  40b578:	ldr	w1, [x29, #532]
  40b57c:	mov	w2, w1
  40b580:	mov	w1, w0
  40b584:	ldr	x0, [x29, #96]
  40b588:	bl	403170 <lchown@plt>
  40b58c:	cmp	w0, #0x0
  40b590:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b594:	ldr	x0, [x29, #64]
  40b598:	bl	40bf70 <__fxstatat@plt+0x8a60>
  40b59c:	and	w0, w0, #0xff
  40b5a0:	eor	w0, w0, #0x1
  40b5a4:	and	w0, w0, #0xff
  40b5a8:	cmp	w0, #0x0
  40b5ac:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b5b0:	bl	403420 <__errno_location@plt>
  40b5b4:	ldr	w19, [x0]
  40b5b8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40b5bc:	add	x0, x0, #0x858
  40b5c0:	bl	403490 <gettext@plt>
  40b5c4:	ldr	x3, [x29, #96]
  40b5c8:	mov	x2, x0
  40b5cc:	mov	w1, w19
  40b5d0:	mov	w0, #0x0                   	// #0
  40b5d4:	bl	402cb0 <error@plt>
  40b5d8:	ldr	x0, [x29, #64]
  40b5dc:	ldrb	w0, [x0, #36]
  40b5e0:	cmp	w0, #0x0
  40b5e4:	b.eq	40b620 <__fxstatat@plt+0x8110>  // b.none
  40b5e8:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b5ec:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40b5f0:	add	x0, x0, #0x90
  40b5f4:	bl	403490 <gettext@plt>
  40b5f8:	mov	x19, x0
  40b5fc:	ldr	x1, [x29, #104]
  40b600:	mov	w0, #0x4                   	// #4
  40b604:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40b608:	mov	x3, x0
  40b60c:	mov	x2, x19
  40b610:	mov	w1, #0x0                   	// #0
  40b614:	mov	w0, #0x0                   	// #0
  40b618:	bl	402cb0 <error@plt>
  40b61c:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40b620:	ldrb	w0, [x29, #95]
  40b624:	eor	w0, w0, #0x1
  40b628:	and	w0, w0, #0xff
  40b62c:	cmp	w0, #0x0
  40b630:	b.eq	40b6bc <__fxstatat@plt+0x81ac>  // b.none
  40b634:	ldr	x0, [x29, #64]
  40b638:	ldrb	w0, [x0, #20]
  40b63c:	eor	w0, w0, #0x1
  40b640:	and	w0, w0, #0xff
  40b644:	cmp	w0, #0x0
  40b648:	b.eq	40b6bc <__fxstatat@plt+0x81ac>  // b.none
  40b64c:	ldr	w0, [x29, #828]
  40b650:	and	w0, w0, #0xf000
  40b654:	cmp	w0, #0x4, lsl #12
  40b658:	b.eq	40b6bc <__fxstatat@plt+0x81ac>  // b.none
  40b65c:	ldr	x0, [x29, #64]
  40b660:	ldrb	w0, [x0, #33]
  40b664:	cmp	w0, #0x0
  40b668:	b.ne	40b67c <__fxstatat@plt+0x816c>  // b.any
  40b66c:	ldr	x0, [x29, #64]
  40b670:	ldrb	w0, [x0, #37]
  40b674:	cmp	w0, #0x0
  40b678:	b.eq	40b6bc <__fxstatat@plt+0x81ac>  // b.none
  40b67c:	ldr	x0, [x29, #64]
  40b680:	ldrb	w0, [x0, #37]
  40b684:	ldr	x3, [x29, #64]
  40b688:	mov	w2, #0x0                   	// #0
  40b68c:	mov	w1, w0
  40b690:	ldr	x0, [x29, #96]
  40b694:	bl	407a4c <__fxstatat@plt+0x453c>
  40b698:	and	w0, w0, #0xff
  40b69c:	eor	w0, w0, #0x1
  40b6a0:	and	w0, w0, #0xff
  40b6a4:	cmp	w0, #0x0
  40b6a8:	b.eq	40b6bc <__fxstatat@plt+0x81ac>  // b.none
  40b6ac:	ldr	x0, [x29, #64]
  40b6b0:	ldrb	w0, [x0, #38]
  40b6b4:	cmp	w0, #0x0
  40b6b8:	b.ne	40bbb0 <__fxstatat@plt+0x86a0>  // b.any
  40b6bc:	ldrb	w0, [x29, #94]
  40b6c0:	cmp	w0, #0x0
  40b6c4:	b.eq	40b708 <__fxstatat@plt+0x81f8>  // b.none
  40b6c8:	ldr	x0, [x29, #64]
  40b6cc:	ldr	x0, [x0, #64]
  40b6d0:	cmp	x0, #0x0
  40b6d4:	b.eq	40b708 <__fxstatat@plt+0x81f8>  // b.none
  40b6d8:	add	x0, x29, #0xf0
  40b6dc:	mov	x1, x0
  40b6e0:	ldr	x0, [x29, #96]
  40b6e4:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  40b6e8:	cmp	w0, #0x0
  40b6ec:	b.ne	40b708 <__fxstatat@plt+0x81f8>  // b.any
  40b6f0:	ldr	x0, [x29, #64]
  40b6f4:	ldr	x0, [x0, #64]
  40b6f8:	add	x1, x29, #0xf0
  40b6fc:	mov	x2, x1
  40b700:	ldr	x1, [x29, #96]
  40b704:	bl	40e418 <__fxstatat@plt+0xaf08>
  40b708:	ldr	x0, [x29, #64]
  40b70c:	ldrb	w0, [x0, #23]
  40b710:	cmp	w0, #0x0
  40b714:	b.eq	40b730 <__fxstatat@plt+0x8220>  // b.none
  40b718:	ldr	w0, [x29, #828]
  40b71c:	and	w0, w0, #0xf000
  40b720:	cmp	w0, #0x4, lsl #12
  40b724:	b.eq	40b730 <__fxstatat@plt+0x8220>  // b.none
  40b728:	ldrb	w0, [x29, #799]
  40b72c:	b	40bc94 <__fxstatat@plt+0x8784>
  40b730:	ldrb	w0, [x29, #798]
  40b734:	cmp	w0, #0x0
  40b738:	b.eq	40b744 <__fxstatat@plt+0x8234>  // b.none
  40b73c:	ldrb	w0, [x29, #799]
  40b740:	b	40bc94 <__fxstatat@plt+0x8784>
  40b744:	ldr	x0, [x29, #64]
  40b748:	ldrb	w0, [x0, #31]
  40b74c:	cmp	w0, #0x0
  40b750:	b.eq	40b80c <__fxstatat@plt+0x82fc>  // b.none
  40b754:	add	x0, x29, #0x1f8
  40b758:	bl	415078 <__fxstatat@plt+0x11b68>
  40b75c:	stp	x0, x1, [x29, #240]
  40b760:	add	x0, x29, #0x1f8
  40b764:	bl	4150a8 <__fxstatat@plt+0x11b98>
  40b768:	stp	x0, x1, [x29, #256]
  40b76c:	ldrb	w0, [x29, #797]
  40b770:	cmp	w0, #0x0
  40b774:	b.eq	40b798 <__fxstatat@plt+0x8288>  // b.none
  40b778:	add	x0, x29, #0xf0
  40b77c:	mov	x1, x0
  40b780:	ldr	x0, [x29, #96]
  40b784:	bl	4060f0 <__fxstatat@plt+0x2be0>
  40b788:	cmp	w0, #0x0
  40b78c:	cset	w0, ne  // ne = any
  40b790:	and	w0, w0, #0xff
  40b794:	b	40b7b4 <__fxstatat@plt+0x82a4>
  40b798:	add	x0, x29, #0xf0
  40b79c:	mov	x1, x0
  40b7a0:	ldr	x0, [x29, #96]
  40b7a4:	bl	416878 <__fxstatat@plt+0x13368>
  40b7a8:	cmp	w0, #0x0
  40b7ac:	cset	w0, ne  // ne = any
  40b7b0:	and	w0, w0, #0xff
  40b7b4:	cmp	w0, #0x0
  40b7b8:	b.eq	40b80c <__fxstatat@plt+0x82fc>  // b.none
  40b7bc:	bl	403420 <__errno_location@plt>
  40b7c0:	ldr	w19, [x0]
  40b7c4:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40b7c8:	add	x0, x0, #0xa40
  40b7cc:	bl	403490 <gettext@plt>
  40b7d0:	mov	x20, x0
  40b7d4:	ldr	x1, [x29, #96]
  40b7d8:	mov	w0, #0x4                   	// #4
  40b7dc:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40b7e0:	mov	x3, x0
  40b7e4:	mov	x2, x20
  40b7e8:	mov	w1, w19
  40b7ec:	mov	w0, #0x0                   	// #0
  40b7f0:	bl	402cb0 <error@plt>
  40b7f4:	ldr	x0, [x29, #64]
  40b7f8:	ldrb	w0, [x0, #36]
  40b7fc:	cmp	w0, #0x0
  40b800:	b.eq	40b80c <__fxstatat@plt+0x82fc>  // b.none
  40b804:	mov	w0, #0x0                   	// #0
  40b808:	b	40bc94 <__fxstatat@plt+0x8784>
  40b80c:	ldrb	w0, [x29, #797]
  40b810:	eor	w0, w0, #0x1
  40b814:	and	w0, w0, #0xff
  40b818:	cmp	w0, #0x0
  40b81c:	b.eq	40b8b0 <__fxstatat@plt+0x83a0>  // b.none
  40b820:	ldr	x0, [x29, #64]
  40b824:	ldrb	w0, [x0, #29]
  40b828:	cmp	w0, #0x0
  40b82c:	b.eq	40b8b0 <__fxstatat@plt+0x83a0>  // b.none
  40b830:	ldrb	w0, [x29, #95]
  40b834:	cmp	w0, #0x0
  40b838:	b.ne	40b85c <__fxstatat@plt+0x834c>  // b.any
  40b83c:	ldr	w1, [x29, #528]
  40b840:	ldr	w0, [x29, #400]
  40b844:	cmp	w1, w0
  40b848:	b.ne	40b85c <__fxstatat@plt+0x834c>  // b.any
  40b84c:	ldr	w1, [x29, #532]
  40b850:	ldr	w0, [x29, #404]
  40b854:	cmp	w1, w0
  40b858:	b.eq	40b8b0 <__fxstatat@plt+0x83a0>  // b.none
  40b85c:	ldrb	w2, [x29, #95]
  40b860:	add	x1, x29, #0x178
  40b864:	add	x0, x29, #0x1f8
  40b868:	mov	x5, x1
  40b86c:	mov	w4, w2
  40b870:	mov	x3, x0
  40b874:	mov	w2, #0xffffffff            	// #-1
  40b878:	ldr	x1, [x29, #96]
  40b87c:	ldr	x0, [x29, #64]
  40b880:	bl	4074d4 <__fxstatat@plt+0x3fc4>
  40b884:	cmn	w0, #0x1
  40b888:	b.eq	40b898 <__fxstatat@plt+0x8388>  // b.none
  40b88c:	cmp	w0, #0x0
  40b890:	b.eq	40b8a0 <__fxstatat@plt+0x8390>  // b.none
  40b894:	b	40b8b4 <__fxstatat@plt+0x83a4>
  40b898:	mov	w0, #0x0                   	// #0
  40b89c:	b	40bc94 <__fxstatat@plt+0x8784>
  40b8a0:	ldr	w0, [x29, #828]
  40b8a4:	and	w0, w0, #0xfffff1ff
  40b8a8:	str	w0, [x29, #828]
  40b8ac:	b	40b8b4 <__fxstatat@plt+0x83a4>
  40b8b0:	nop
  40b8b4:	ldr	x0, [x29, #64]
  40b8b8:	ldrb	w0, [x0, #39]
  40b8bc:	cmp	w0, #0x0
  40b8c0:	b.eq	40b908 <__fxstatat@plt+0x83f8>  // b.none
  40b8c4:	ldr	x4, [x29, #64]
  40b8c8:	mov	w3, #0xffffffff            	// #-1
  40b8cc:	ldr	x2, [x29, #96]
  40b8d0:	mov	w1, #0xffffffff            	// #-1
  40b8d4:	ldr	x0, [x29, #104]
  40b8d8:	bl	4070a0 <__fxstatat@plt+0x3b90>
  40b8dc:	and	w0, w0, #0xff
  40b8e0:	eor	w0, w0, #0x1
  40b8e4:	and	w0, w0, #0xff
  40b8e8:	cmp	w0, #0x0
  40b8ec:	b.eq	40b908 <__fxstatat@plt+0x83f8>  // b.none
  40b8f0:	ldr	x0, [x29, #64]
  40b8f4:	ldrb	w0, [x0, #40]
  40b8f8:	cmp	w0, #0x0
  40b8fc:	b.eq	40b908 <__fxstatat@plt+0x83f8>  // b.none
  40b900:	mov	w0, #0x0                   	// #0
  40b904:	b	40bc94 <__fxstatat@plt+0x8784>
  40b908:	ldrb	w0, [x29, #797]
  40b90c:	cmp	w0, #0x0
  40b910:	b.eq	40b91c <__fxstatat@plt+0x840c>  // b.none
  40b914:	ldrb	w0, [x29, #799]
  40b918:	b	40bc94 <__fxstatat@plt+0x8784>
  40b91c:	add	x0, x29, #0x1f8
  40b920:	mov	x2, x0
  40b924:	mov	w1, #0xffffffff            	// #-1
  40b928:	ldr	x0, [x29, #96]
  40b92c:	bl	407794 <__fxstatat@plt+0x4284>
  40b930:	ldr	x0, [x29, #64]
  40b934:	ldrb	w0, [x0, #30]
  40b938:	cmp	w0, #0x0
  40b93c:	b.ne	40b950 <__fxstatat@plt+0x8440>  // b.any
  40b940:	ldr	x0, [x29, #64]
  40b944:	ldrb	w0, [x0, #24]
  40b948:	cmp	w0, #0x0
  40b94c:	b.eq	40b988 <__fxstatat@plt+0x8478>  // b.none
  40b950:	ldr	w4, [x29, #828]
  40b954:	mov	w3, #0xffffffff            	// #-1
  40b958:	ldr	x2, [x29, #96]
  40b95c:	mov	w1, #0xffffffff            	// #-1
  40b960:	ldr	x0, [x29, #104]
  40b964:	bl	40ce90 <__fxstatat@plt+0x9980>
  40b968:	cmp	w0, #0x0
  40b96c:	b.eq	40bb84 <__fxstatat@plt+0x8674>  // b.none
  40b970:	ldr	x0, [x29, #64]
  40b974:	ldrb	w0, [x0, #36]
  40b978:	cmp	w0, #0x0
  40b97c:	b.eq	40bb84 <__fxstatat@plt+0x8674>  // b.none
  40b980:	mov	w0, #0x0                   	// #0
  40b984:	b	40bc94 <__fxstatat@plt+0x8784>
  40b988:	ldr	x0, [x29, #64]
  40b98c:	ldrb	w0, [x0, #43]
  40b990:	cmp	w0, #0x0
  40b994:	b.eq	40b9c0 <__fxstatat@plt+0x84b0>  // b.none
  40b998:	ldr	x0, [x29, #64]
  40b99c:	ldr	w0, [x0, #16]
  40b9a0:	mov	w2, w0
  40b9a4:	mov	w1, #0xffffffff            	// #-1
  40b9a8:	ldr	x0, [x29, #96]
  40b9ac:	bl	40cf5c <__fxstatat@plt+0x9a4c>
  40b9b0:	cmp	w0, #0x0
  40b9b4:	b.eq	40bb90 <__fxstatat@plt+0x8680>  // b.none
  40b9b8:	mov	w0, #0x0                   	// #0
  40b9bc:	b	40bc94 <__fxstatat@plt+0x8784>
  40b9c0:	ldr	x0, [x29, #64]
  40b9c4:	ldrb	w0, [x0, #32]
  40b9c8:	cmp	w0, #0x0
  40b9cc:	b.eq	40ba3c <__fxstatat@plt+0x852c>  // b.none
  40b9d0:	ldrb	w0, [x29, #95]
  40b9d4:	cmp	w0, #0x0
  40b9d8:	b.eq	40ba3c <__fxstatat@plt+0x852c>  // b.none
  40b9dc:	ldr	w0, [x29, #828]
  40b9e0:	and	w0, w0, #0xf000
  40b9e4:	cmp	w0, #0x4, lsl #12
  40b9e8:	b.eq	40b9fc <__fxstatat@plt+0x84ec>  // b.none
  40b9ec:	ldr	w0, [x29, #828]
  40b9f0:	and	w0, w0, #0xf000
  40b9f4:	cmp	w0, #0xc, lsl #12
  40b9f8:	b.ne	40ba04 <__fxstatat@plt+0x84f4>  // b.any
  40b9fc:	mov	w0, #0x1ff                 	// #511
  40ba00:	b	40ba08 <__fxstatat@plt+0x84f8>
  40ba04:	mov	w0, #0x1b6                 	// #438
  40ba08:	str	w0, [x29, #636]
  40ba0c:	bl	40c030 <__fxstatat@plt+0x8b20>
  40ba10:	mvn	w1, w0
  40ba14:	ldr	w0, [x29, #636]
  40ba18:	and	w0, w1, w0
  40ba1c:	mov	w2, w0
  40ba20:	mov	w1, #0xffffffff            	// #-1
  40ba24:	ldr	x0, [x29, #96]
  40ba28:	bl	40cf5c <__fxstatat@plt+0x9a4c>
  40ba2c:	cmp	w0, #0x0
  40ba30:	b.eq	40bb8c <__fxstatat@plt+0x867c>  // b.none
  40ba34:	mov	w0, #0x0                   	// #0
  40ba38:	b	40bc94 <__fxstatat@plt+0x8784>
  40ba3c:	ldr	w0, [x29, #820]
  40ba40:	cmp	w0, #0x0
  40ba44:	b.eq	40bb08 <__fxstatat@plt+0x85f8>  // b.none
  40ba48:	bl	40c030 <__fxstatat@plt+0x8b20>
  40ba4c:	mvn	w0, w0
  40ba50:	ldr	w1, [x29, #820]
  40ba54:	and	w0, w1, w0
  40ba58:	str	w0, [x29, #820]
  40ba5c:	ldr	w0, [x29, #820]
  40ba60:	cmp	w0, #0x0
  40ba64:	b.eq	40bb08 <__fxstatat@plt+0x85f8>  // b.none
  40ba68:	ldrb	w0, [x29, #819]
  40ba6c:	eor	w0, w0, #0x1
  40ba70:	and	w0, w0, #0xff
  40ba74:	cmp	w0, #0x0
  40ba78:	b.eq	40bb08 <__fxstatat@plt+0x85f8>  // b.none
  40ba7c:	ldrb	w0, [x29, #95]
  40ba80:	cmp	w0, #0x0
  40ba84:	b.eq	40bae0 <__fxstatat@plt+0x85d0>  // b.none
  40ba88:	add	x0, x29, #0x178
  40ba8c:	mov	x1, x0
  40ba90:	ldr	x0, [x29, #96]
  40ba94:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  40ba98:	cmp	w0, #0x0
  40ba9c:	b.eq	40bae0 <__fxstatat@plt+0x85d0>  // b.none
  40baa0:	bl	403420 <__errno_location@plt>
  40baa4:	ldr	w19, [x0]
  40baa8:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40baac:	add	x0, x0, #0xbb0
  40bab0:	bl	403490 <gettext@plt>
  40bab4:	mov	x20, x0
  40bab8:	ldr	x1, [x29, #96]
  40babc:	mov	w0, #0x4                   	// #4
  40bac0:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40bac4:	mov	x3, x0
  40bac8:	mov	x2, x20
  40bacc:	mov	w1, w19
  40bad0:	mov	w0, #0x0                   	// #0
  40bad4:	bl	402cb0 <error@plt>
  40bad8:	mov	w0, #0x0                   	// #0
  40badc:	b	40bc94 <__fxstatat@plt+0x8784>
  40bae0:	ldr	w0, [x29, #392]
  40bae4:	str	w0, [x29, #824]
  40bae8:	ldr	w0, [x29, #824]
  40baec:	mvn	w1, w0
  40baf0:	ldr	w0, [x29, #820]
  40baf4:	and	w0, w1, w0
  40baf8:	cmp	w0, #0x0
  40bafc:	b.eq	40bb08 <__fxstatat@plt+0x85f8>  // b.none
  40bb00:	mov	w0, #0x1                   	// #1
  40bb04:	strb	w0, [x29, #819]
  40bb08:	ldrb	w0, [x29, #819]
  40bb0c:	cmp	w0, #0x0
  40bb10:	b.eq	40bb90 <__fxstatat@plt+0x8680>  // b.none
  40bb14:	ldr	w1, [x29, #824]
  40bb18:	ldr	w0, [x29, #820]
  40bb1c:	orr	w0, w1, w0
  40bb20:	mov	w1, w0
  40bb24:	ldr	x0, [x29, #96]
  40bb28:	bl	402ee0 <chmod@plt>
  40bb2c:	cmp	w0, #0x0
  40bb30:	b.eq	40bb90 <__fxstatat@plt+0x8680>  // b.none
  40bb34:	bl	403420 <__errno_location@plt>
  40bb38:	ldr	w19, [x0]
  40bb3c:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40bb40:	add	x0, x0, #0xa58
  40bb44:	bl	403490 <gettext@plt>
  40bb48:	mov	x20, x0
  40bb4c:	ldr	x1, [x29, #96]
  40bb50:	mov	w0, #0x4                   	// #4
  40bb54:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40bb58:	mov	x3, x0
  40bb5c:	mov	x2, x20
  40bb60:	mov	w1, w19
  40bb64:	mov	w0, #0x0                   	// #0
  40bb68:	bl	402cb0 <error@plt>
  40bb6c:	ldr	x0, [x29, #64]
  40bb70:	ldrb	w0, [x0, #36]
  40bb74:	cmp	w0, #0x0
  40bb78:	b.eq	40bb90 <__fxstatat@plt+0x8680>  // b.none
  40bb7c:	mov	w0, #0x0                   	// #0
  40bb80:	b	40bc94 <__fxstatat@plt+0x8784>
  40bb84:	nop
  40bb88:	b	40bb90 <__fxstatat@plt+0x8680>
  40bb8c:	nop
  40bb90:	ldrb	w0, [x29, #799]
  40bb94:	b	40bc94 <__fxstatat@plt+0x8784>
  40bb98:	nop
  40bb9c:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40bba0:	nop
  40bba4:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40bba8:	nop
  40bbac:	b	40bbb4 <__fxstatat@plt+0x86a4>
  40bbb0:	nop
  40bbb4:	ldr	x0, [x29, #64]
  40bbb8:	ldrb	w0, [x0, #37]
  40bbbc:	cmp	w0, #0x0
  40bbc0:	b.eq	40bbc8 <__fxstatat@plt+0x86b8>  // b.none
  40bbc4:	bl	409520 <__fxstatat@plt+0x6010>
  40bbc8:	ldr	x0, [x29, #808]
  40bbcc:	cmp	x0, #0x0
  40bbd0:	b.ne	40bbe0 <__fxstatat@plt+0x86d0>  // b.any
  40bbd4:	ldr	x0, [x29, #512]
  40bbd8:	ldr	x1, [x29, #504]
  40bbdc:	bl	40c15c <__fxstatat@plt+0x8c4c>
  40bbe0:	ldr	x0, [x29, #800]
  40bbe4:	cmp	x0, #0x0
  40bbe8:	b.eq	40bc90 <__fxstatat@plt+0x8780>  // b.none
  40bbec:	ldr	x1, [x29, #96]
  40bbf0:	ldr	x0, [x29, #800]
  40bbf4:	bl	403280 <rename@plt>
  40bbf8:	cmp	w0, #0x0
  40bbfc:	b.eq	40bc3c <__fxstatat@plt+0x872c>  // b.none
  40bc00:	bl	403420 <__errno_location@plt>
  40bc04:	ldr	w19, [x0]
  40bc08:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bc0c:	add	x0, x0, #0xb0
  40bc10:	bl	403490 <gettext@plt>
  40bc14:	mov	x20, x0
  40bc18:	ldr	x1, [x29, #96]
  40bc1c:	mov	w0, #0x4                   	// #4
  40bc20:	bl	4136d4 <__fxstatat@plt+0x101c4>
  40bc24:	mov	x3, x0
  40bc28:	mov	x2, x20
  40bc2c:	mov	w1, w19
  40bc30:	mov	w0, #0x0                   	// #0
  40bc34:	bl	402cb0 <error@plt>
  40bc38:	b	40bc90 <__fxstatat@plt+0x8780>
  40bc3c:	ldr	x0, [x29, #64]
  40bc40:	ldrb	w0, [x0, #46]
  40bc44:	cmp	w0, #0x0
  40bc48:	b.eq	40bc90 <__fxstatat@plt+0x8780>  // b.none
  40bc4c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bc50:	add	x0, x0, #0xc8
  40bc54:	bl	403490 <gettext@plt>
  40bc58:	mov	x19, x0
  40bc5c:	ldr	x2, [x29, #800]
  40bc60:	mov	w1, #0x4                   	// #4
  40bc64:	mov	w0, #0x0                   	// #0
  40bc68:	bl	413648 <__fxstatat@plt+0x10138>
  40bc6c:	mov	x20, x0
  40bc70:	ldr	x2, [x29, #96]
  40bc74:	mov	w1, #0x4                   	// #4
  40bc78:	mov	w0, #0x1                   	// #1
  40bc7c:	bl	413648 <__fxstatat@plt+0x10138>
  40bc80:	mov	x2, x0
  40bc84:	mov	x1, x20
  40bc88:	mov	x0, x19
  40bc8c:	bl	403400 <printf@plt>
  40bc90:	mov	w0, #0x0                   	// #0
  40bc94:	mov	sp, x29
  40bc98:	ldp	x19, x20, [sp, #16]
  40bc9c:	ldr	x21, [sp, #32]
  40bca0:	ldp	x29, x30, [sp]
  40bca4:	add	sp, sp, #0x340
  40bca8:	ret
  40bcac:	stp	x29, x30, [sp, #-32]!
  40bcb0:	mov	x29, sp
  40bcb4:	str	x0, [sp, #24]
  40bcb8:	ldr	x0, [sp, #24]
  40bcbc:	cmp	x0, #0x0
  40bcc0:	b.ne	40bce4 <__fxstatat@plt+0x87d4>  // b.any
  40bcc4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bcc8:	add	x3, x0, #0x208
  40bccc:	mov	w2, #0xb86                 	// #2950
  40bcd0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40bcd4:	add	x1, x0, #0xb10
  40bcd8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bcdc:	add	x0, x0, #0xe0
  40bce0:	bl	403410 <__assert_fail@plt>
  40bce4:	ldr	x0, [sp, #24]
  40bce8:	ldr	w0, [x0]
  40bcec:	cmp	w0, #0x3
  40bcf0:	b.ls	40bd14 <__fxstatat@plt+0x8804>  // b.plast
  40bcf4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bcf8:	add	x3, x0, #0x208
  40bcfc:	mov	w2, #0xb87                 	// #2951
  40bd00:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40bd04:	add	x1, x0, #0xb10
  40bd08:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bd0c:	add	x0, x0, #0xf0
  40bd10:	bl	403410 <__assert_fail@plt>
  40bd14:	ldr	x0, [sp, #24]
  40bd18:	ldr	w0, [x0, #12]
  40bd1c:	cmp	w0, #0x1
  40bd20:	b.eq	40bd64 <__fxstatat@plt+0x8854>  // b.none
  40bd24:	ldr	x0, [sp, #24]
  40bd28:	ldr	w0, [x0, #12]
  40bd2c:	cmp	w0, #0x2
  40bd30:	b.eq	40bd64 <__fxstatat@plt+0x8854>  // b.none
  40bd34:	ldr	x0, [sp, #24]
  40bd38:	ldr	w0, [x0, #12]
  40bd3c:	cmp	w0, #0x3
  40bd40:	b.eq	40bd64 <__fxstatat@plt+0x8854>  // b.none
  40bd44:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bd48:	add	x3, x0, #0x208
  40bd4c:	mov	w2, #0xb88                 	// #2952
  40bd50:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40bd54:	add	x1, x0, #0xb10
  40bd58:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bd5c:	add	x0, x0, #0x118
  40bd60:	bl	403410 <__assert_fail@plt>
  40bd64:	ldr	x0, [sp, #24]
  40bd68:	ldr	w0, [x0, #56]
  40bd6c:	cmp	w0, #0x0
  40bd70:	b.eq	40bdb4 <__fxstatat@plt+0x88a4>  // b.none
  40bd74:	ldr	x0, [sp, #24]
  40bd78:	ldr	w0, [x0, #56]
  40bd7c:	cmp	w0, #0x1
  40bd80:	b.eq	40bdb4 <__fxstatat@plt+0x88a4>  // b.none
  40bd84:	ldr	x0, [sp, #24]
  40bd88:	ldr	w0, [x0, #56]
  40bd8c:	cmp	w0, #0x2
  40bd90:	b.eq	40bdb4 <__fxstatat@plt+0x88a4>  // b.none
  40bd94:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bd98:	add	x3, x0, #0x208
  40bd9c:	mov	w2, #0xb89                 	// #2953
  40bda0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40bda4:	add	x1, x0, #0xb10
  40bda8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bdac:	add	x0, x0, #0x140
  40bdb0:	bl	403410 <__assert_fail@plt>
  40bdb4:	ldr	x0, [sp, #24]
  40bdb8:	ldrb	w0, [x0, #23]
  40bdbc:	eor	w0, w0, #0x1
  40bdc0:	and	w0, w0, #0xff
  40bdc4:	cmp	w0, #0x0
  40bdc8:	b.ne	40be04 <__fxstatat@plt+0x88f4>  // b.any
  40bdcc:	ldr	x0, [sp, #24]
  40bdd0:	ldrb	w0, [x0, #44]
  40bdd4:	eor	w0, w0, #0x1
  40bdd8:	and	w0, w0, #0xff
  40bddc:	cmp	w0, #0x0
  40bde0:	b.ne	40be04 <__fxstatat@plt+0x88f4>  // b.any
  40bde4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bde8:	add	x3, x0, #0x208
  40bdec:	mov	w2, #0xb8a                 	// #2954
  40bdf0:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40bdf4:	add	x1, x0, #0xb10
  40bdf8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bdfc:	add	x0, x0, #0x168
  40be00:	bl	403410 <__assert_fail@plt>
  40be04:	ldr	x0, [sp, #24]
  40be08:	ldr	w0, [x0, #56]
  40be0c:	cmp	w0, #0x2
  40be10:	b.ne	40be44 <__fxstatat@plt+0x8934>  // b.any
  40be14:	ldr	x0, [sp, #24]
  40be18:	ldr	w0, [x0, #12]
  40be1c:	cmp	w0, #0x2
  40be20:	b.eq	40be44 <__fxstatat@plt+0x8934>  // b.none
  40be24:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40be28:	add	x3, x0, #0x208
  40be2c:	mov	w2, #0xb8b                 	// #2955
  40be30:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40be34:	add	x1, x0, #0xb10
  40be38:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40be3c:	add	x0, x0, #0x190
  40be40:	bl	403410 <__assert_fail@plt>
  40be44:	mov	w0, #0x1                   	// #1
  40be48:	ldp	x29, x30, [sp], #32
  40be4c:	ret
  40be50:	sub	sp, sp, #0x60
  40be54:	stp	x29, x30, [sp, #16]
  40be58:	add	x29, sp, #0x10
  40be5c:	str	x0, [sp, #72]
  40be60:	str	x1, [sp, #64]
  40be64:	strb	w2, [sp, #63]
  40be68:	str	x3, [sp, #48]
  40be6c:	str	x4, [sp, #40]
  40be70:	str	x5, [sp, #32]
  40be74:	ldr	x0, [sp, #48]
  40be78:	bl	40bcac <__fxstatat@plt+0x879c>
  40be7c:	and	w0, w0, #0xff
  40be80:	cmp	w0, #0x0
  40be84:	b.ne	40bea8 <__fxstatat@plt+0x8998>  // b.any
  40be88:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40be8c:	add	x3, x0, #0x218
  40be90:	mov	w2, #0xb9f                 	// #2975
  40be94:	adrp	x0, 41d000 <__fxstatat@plt+0x19af0>
  40be98:	add	x1, x0, #0xb10
  40be9c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40bea0:	add	x0, x0, #0x1e0
  40bea4:	bl	403410 <__assert_fail@plt>
  40bea8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40beac:	add	x0, x0, #0x598
  40beb0:	ldr	x1, [sp, #72]
  40beb4:	str	x1, [x0]
  40beb8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40bebc:	add	x0, x0, #0x5a0
  40bec0:	ldr	x1, [sp, #64]
  40bec4:	str	x1, [x0]
  40bec8:	strb	wzr, [sp, #95]
  40becc:	add	x1, sp, #0x5f
  40bed0:	ldr	x0, [sp, #32]
  40bed4:	str	x0, [sp, #8]
  40bed8:	ldr	x0, [sp, #40]
  40bedc:	str	x0, [sp]
  40bee0:	mov	x7, x1
  40bee4:	mov	w6, #0x1                   	// #1
  40bee8:	ldr	x5, [sp, #48]
  40beec:	mov	x4, #0x0                   	// #0
  40bef0:	mov	x3, #0x0                   	// #0
  40bef4:	ldrb	w2, [sp, #63]
  40bef8:	ldr	x1, [sp, #64]
  40befc:	ldr	x0, [sp, #72]
  40bf00:	bl	40983c <__fxstatat@plt+0x632c>
  40bf04:	and	w0, w0, #0xff
  40bf08:	ldp	x29, x30, [sp, #16]
  40bf0c:	add	sp, sp, #0x60
  40bf10:	ret
  40bf14:	stp	x29, x30, [sp, #-32]!
  40bf18:	mov	x29, sp
  40bf1c:	str	x0, [sp, #24]
  40bf20:	mov	x2, #0x50                  	// #80
  40bf24:	mov	w1, #0x0                   	// #0
  40bf28:	ldr	x0, [sp, #24]
  40bf2c:	bl	402f60 <memset@plt>
  40bf30:	bl	402cf0 <geteuid@plt>
  40bf34:	cmp	w0, #0x0
  40bf38:	cset	w0, eq  // eq = none
  40bf3c:	and	w1, w0, #0xff
  40bf40:	ldr	x0, [sp, #24]
  40bf44:	strb	w1, [x0, #27]
  40bf48:	ldr	x0, [sp, #24]
  40bf4c:	ldrb	w1, [x0, #27]
  40bf50:	ldr	x0, [sp, #24]
  40bf54:	strb	w1, [x0, #26]
  40bf58:	ldr	x0, [sp, #24]
  40bf5c:	mov	w1, #0xffffffff            	// #-1
  40bf60:	str	w1, [x0, #52]
  40bf64:	nop
  40bf68:	ldp	x29, x30, [sp], #32
  40bf6c:	ret
  40bf70:	stp	x29, x30, [sp, #-32]!
  40bf74:	mov	x29, sp
  40bf78:	str	x0, [sp, #24]
  40bf7c:	bl	403420 <__errno_location@plt>
  40bf80:	ldr	w0, [x0]
  40bf84:	cmp	w0, #0x1
  40bf88:	b.eq	40bf9c <__fxstatat@plt+0x8a8c>  // b.none
  40bf8c:	bl	403420 <__errno_location@plt>
  40bf90:	ldr	w0, [x0]
  40bf94:	cmp	w0, #0x16
  40bf98:	b.ne	40bfbc <__fxstatat@plt+0x8aac>  // b.any
  40bf9c:	ldr	x0, [sp, #24]
  40bfa0:	ldrb	w0, [x0, #26]
  40bfa4:	eor	w0, w0, #0x1
  40bfa8:	and	w0, w0, #0xff
  40bfac:	cmp	w0, #0x0
  40bfb0:	b.eq	40bfbc <__fxstatat@plt+0x8aac>  // b.none
  40bfb4:	mov	w0, #0x1                   	// #1
  40bfb8:	b	40bfc0 <__fxstatat@plt+0x8ab0>
  40bfbc:	mov	w0, #0x0                   	// #0
  40bfc0:	and	w0, w0, #0x1
  40bfc4:	and	w0, w0, #0xff
  40bfc8:	ldp	x29, x30, [sp], #32
  40bfcc:	ret
  40bfd0:	stp	x29, x30, [sp, #-32]!
  40bfd4:	mov	x29, sp
  40bfd8:	str	x0, [sp, #24]
  40bfdc:	bl	403420 <__errno_location@plt>
  40bfe0:	ldr	w0, [x0]
  40bfe4:	cmp	w0, #0x1
  40bfe8:	b.eq	40bffc <__fxstatat@plt+0x8aec>  // b.none
  40bfec:	bl	403420 <__errno_location@plt>
  40bff0:	ldr	w0, [x0]
  40bff4:	cmp	w0, #0x16
  40bff8:	b.ne	40c01c <__fxstatat@plt+0x8b0c>  // b.any
  40bffc:	ldr	x0, [sp, #24]
  40c000:	ldrb	w0, [x0, #27]
  40c004:	eor	w0, w0, #0x1
  40c008:	and	w0, w0, #0xff
  40c00c:	cmp	w0, #0x0
  40c010:	b.eq	40c01c <__fxstatat@plt+0x8b0c>  // b.none
  40c014:	mov	w0, #0x1                   	// #1
  40c018:	b	40c020 <__fxstatat@plt+0x8b10>
  40c01c:	mov	w0, #0x0                   	// #0
  40c020:	and	w0, w0, #0x1
  40c024:	and	w0, w0, #0xff
  40c028:	ldp	x29, x30, [sp], #32
  40c02c:	ret
  40c030:	stp	x29, x30, [sp, #-16]!
  40c034:	mov	x29, sp
  40c038:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40c03c:	add	x0, x0, #0x4b8
  40c040:	ldr	w0, [x0]
  40c044:	cmn	w0, #0x1
  40c048:	b.ne	40c074 <__fxstatat@plt+0x8b64>  // b.any
  40c04c:	mov	w0, #0x0                   	// #0
  40c050:	bl	4033d0 <umask@plt>
  40c054:	mov	w1, w0
  40c058:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40c05c:	add	x0, x0, #0x4b8
  40c060:	str	w1, [x0]
  40c064:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40c068:	add	x0, x0, #0x4b8
  40c06c:	ldr	w0, [x0]
  40c070:	bl	4033d0 <umask@plt>
  40c074:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40c078:	add	x0, x0, #0x4b8
  40c07c:	ldr	w0, [x0]
  40c080:	ldp	x29, x30, [sp], #16
  40c084:	ret
  40c088:	sub	sp, sp, #0x20
  40c08c:	str	x0, [sp, #8]
  40c090:	str	x1, [sp]
  40c094:	ldr	x0, [sp, #8]
  40c098:	str	x0, [sp, #24]
  40c09c:	ldr	x0, [sp, #24]
  40c0a0:	ldr	x0, [x0]
  40c0a4:	ldr	x1, [sp]
  40c0a8:	udiv	x2, x0, x1
  40c0ac:	ldr	x1, [sp]
  40c0b0:	mul	x1, x2, x1
  40c0b4:	sub	x0, x0, x1
  40c0b8:	add	sp, sp, #0x20
  40c0bc:	ret
  40c0c0:	sub	sp, sp, #0x20
  40c0c4:	str	x0, [sp, #8]
  40c0c8:	str	x1, [sp]
  40c0cc:	ldr	x0, [sp, #8]
  40c0d0:	str	x0, [sp, #24]
  40c0d4:	ldr	x0, [sp]
  40c0d8:	str	x0, [sp, #16]
  40c0dc:	ldr	x0, [sp, #24]
  40c0e0:	ldr	x1, [x0]
  40c0e4:	ldr	x0, [sp, #16]
  40c0e8:	ldr	x0, [x0]
  40c0ec:	cmp	x1, x0
  40c0f0:	b.ne	40c114 <__fxstatat@plt+0x8c04>  // b.any
  40c0f4:	ldr	x0, [sp, #24]
  40c0f8:	ldr	x1, [x0, #8]
  40c0fc:	ldr	x0, [sp, #16]
  40c100:	ldr	x0, [x0, #8]
  40c104:	cmp	x1, x0
  40c108:	b.ne	40c114 <__fxstatat@plt+0x8c04>  // b.any
  40c10c:	mov	w0, #0x1                   	// #1
  40c110:	b	40c118 <__fxstatat@plt+0x8c08>
  40c114:	mov	w0, #0x0                   	// #0
  40c118:	and	w0, w0, #0x1
  40c11c:	and	w0, w0, #0xff
  40c120:	add	sp, sp, #0x20
  40c124:	ret
  40c128:	stp	x29, x30, [sp, #-48]!
  40c12c:	mov	x29, sp
  40c130:	str	x0, [sp, #24]
  40c134:	ldr	x0, [sp, #24]
  40c138:	str	x0, [sp, #40]
  40c13c:	ldr	x0, [sp, #40]
  40c140:	ldr	x0, [x0, #16]
  40c144:	bl	4031c0 <free@plt>
  40c148:	ldr	x0, [sp, #24]
  40c14c:	bl	4031c0 <free@plt>
  40c150:	nop
  40c154:	ldp	x29, x30, [sp], #48
  40c158:	ret
  40c15c:	stp	x29, x30, [sp, #-64]!
  40c160:	mov	x29, sp
  40c164:	str	x0, [sp, #24]
  40c168:	str	x1, [sp, #16]
  40c16c:	ldr	x0, [sp, #24]
  40c170:	str	x0, [sp, #32]
  40c174:	ldr	x0, [sp, #16]
  40c178:	str	x0, [sp, #40]
  40c17c:	str	xzr, [sp, #48]
  40c180:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40c184:	add	x0, x0, #0x9b0
  40c188:	ldr	x0, [x0]
  40c18c:	add	x1, sp, #0x20
  40c190:	bl	4102a8 <__fxstatat@plt+0xcd98>
  40c194:	str	x0, [sp, #56]
  40c198:	ldr	x0, [sp, #56]
  40c19c:	cmp	x0, #0x0
  40c1a0:	b.eq	40c1ac <__fxstatat@plt+0x8c9c>  // b.none
  40c1a4:	ldr	x0, [sp, #56]
  40c1a8:	bl	40c128 <__fxstatat@plt+0x8c18>
  40c1ac:	nop
  40c1b0:	ldp	x29, x30, [sp], #64
  40c1b4:	ret
  40c1b8:	stp	x29, x30, [sp, #-64]!
  40c1bc:	mov	x29, sp
  40c1c0:	str	x0, [sp, #24]
  40c1c4:	str	x1, [sp, #16]
  40c1c8:	ldr	x0, [sp, #24]
  40c1cc:	str	x0, [sp, #32]
  40c1d0:	ldr	x0, [sp, #16]
  40c1d4:	str	x0, [sp, #40]
  40c1d8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40c1dc:	add	x0, x0, #0x9b0
  40c1e0:	ldr	x0, [x0]
  40c1e4:	add	x1, sp, #0x20
  40c1e8:	bl	40ee58 <__fxstatat@plt+0xb948>
  40c1ec:	str	x0, [sp, #56]
  40c1f0:	ldr	x0, [sp, #56]
  40c1f4:	cmp	x0, #0x0
  40c1f8:	b.eq	40c208 <__fxstatat@plt+0x8cf8>  // b.none
  40c1fc:	ldr	x0, [sp, #56]
  40c200:	ldr	x0, [x0, #16]
  40c204:	b	40c20c <__fxstatat@plt+0x8cfc>
  40c208:	mov	x0, #0x0                   	// #0
  40c20c:	ldp	x29, x30, [sp], #64
  40c210:	ret
  40c214:	stp	x29, x30, [sp, #-64]!
  40c218:	mov	x29, sp
  40c21c:	str	x0, [sp, #40]
  40c220:	str	x1, [sp, #32]
  40c224:	str	x2, [sp, #24]
  40c228:	mov	x0, #0x18                  	// #24
  40c22c:	bl	41775c <__fxstatat@plt+0x1424c>
  40c230:	str	x0, [sp, #56]
  40c234:	ldr	x0, [sp, #40]
  40c238:	bl	417910 <__fxstatat@plt+0x14400>
  40c23c:	mov	x1, x0
  40c240:	ldr	x0, [sp, #56]
  40c244:	str	x1, [x0, #16]
  40c248:	ldr	x0, [sp, #56]
  40c24c:	ldr	x1, [sp, #32]
  40c250:	str	x1, [x0]
  40c254:	ldr	x0, [sp, #56]
  40c258:	ldr	x1, [sp, #24]
  40c25c:	str	x1, [x0, #8]
  40c260:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40c264:	add	x0, x0, #0x9b0
  40c268:	ldr	x0, [x0]
  40c26c:	ldr	x1, [sp, #56]
  40c270:	bl	41024c <__fxstatat@plt+0xcd3c>
  40c274:	str	x0, [sp, #48]
  40c278:	ldr	x0, [sp, #48]
  40c27c:	cmp	x0, #0x0
  40c280:	b.ne	40c288 <__fxstatat@plt+0x8d78>  // b.any
  40c284:	bl	41793c <__fxstatat@plt+0x1442c>
  40c288:	ldr	x1, [sp, #48]
  40c28c:	ldr	x0, [sp, #56]
  40c290:	cmp	x1, x0
  40c294:	b.eq	40c2ac <__fxstatat@plt+0x8d9c>  // b.none
  40c298:	ldr	x0, [sp, #56]
  40c29c:	bl	40c128 <__fxstatat@plt+0x8c18>
  40c2a0:	ldr	x0, [sp, #48]
  40c2a4:	ldr	x0, [x0, #16]
  40c2a8:	b	40c2b0 <__fxstatat@plt+0x8da0>
  40c2ac:	mov	x0, #0x0                   	// #0
  40c2b0:	ldp	x29, x30, [sp], #64
  40c2b4:	ret
  40c2b8:	stp	x29, x30, [sp, #-16]!
  40c2bc:	mov	x29, sp
  40c2c0:	adrp	x0, 40c000 <__fxstatat@plt+0x8af0>
  40c2c4:	add	x4, x0, #0x128
  40c2c8:	adrp	x0, 40c000 <__fxstatat@plt+0x8af0>
  40c2cc:	add	x3, x0, #0xc0
  40c2d0:	adrp	x0, 40c000 <__fxstatat@plt+0x8af0>
  40c2d4:	add	x2, x0, #0x88
  40c2d8:	mov	x1, #0x0                   	// #0
  40c2dc:	mov	x0, #0x67                  	// #103
  40c2e0:	bl	40f5cc <__fxstatat@plt+0xc0bc>
  40c2e4:	mov	x1, x0
  40c2e8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40c2ec:	add	x0, x0, #0x9b0
  40c2f0:	str	x1, [x0]
  40c2f4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40c2f8:	add	x0, x0, #0x9b0
  40c2fc:	ldr	x0, [x0]
  40c300:	cmp	x0, #0x0
  40c304:	b.ne	40c30c <__fxstatat@plt+0x8dfc>  // b.any
  40c308:	bl	41793c <__fxstatat@plt+0x1442c>
  40c30c:	nop
  40c310:	ldp	x29, x30, [sp], #16
  40c314:	ret
  40c318:	stp	x29, x30, [sp, #-16]!
  40c31c:	mov	x29, sp
  40c320:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40c324:	add	x0, x0, #0x9b0
  40c328:	ldr	x0, [x0]
  40c32c:	bl	40f86c <__fxstatat@plt+0xc35c>
  40c330:	nop
  40c334:	ldp	x29, x30, [sp], #16
  40c338:	ret
  40c33c:	mov	w0, #0x1                   	// #1
  40c340:	ret
  40c344:	stp	x29, x30, [sp, #-32]!
  40c348:	mov	x29, sp
  40c34c:	str	w0, [sp, #28]
  40c350:	str	x1, [sp, #16]
  40c354:	ldr	x0, [sp, #16]
  40c358:	ldr	w1, [sp, #28]
  40c35c:	str	w1, [x0]
  40c360:	ldr	x0, [sp, #16]
  40c364:	str	xzr, [x0, #24]
  40c368:	ldr	x0, [sp, #16]
  40c36c:	str	xzr, [x0, #40]
  40c370:	ldr	x0, [sp, #16]
  40c374:	str	xzr, [x0, #8]
  40c378:	ldr	x0, [sp, #16]
  40c37c:	strb	wzr, [x0, #32]
  40c380:	ldr	x0, [sp, #16]
  40c384:	strb	wzr, [x0, #33]
  40c388:	bl	40c33c <__fxstatat@plt+0x8e2c>
  40c38c:	and	w0, w0, #0xff
  40c390:	mov	w1, w0
  40c394:	ldr	x0, [sp, #16]
  40c398:	str	w1, [x0, #16]
  40c39c:	nop
  40c3a0:	ldp	x29, x30, [sp], #32
  40c3a4:	ret
  40c3a8:	mov	x12, #0x1060                	// #4192
  40c3ac:	sub	sp, sp, x12
  40c3b0:	stp	x29, x30, [sp]
  40c3b4:	mov	x29, sp
  40c3b8:	str	x0, [sp, #24]
  40c3bc:	str	wzr, [sp, #4188]
  40c3c0:	ldr	x0, [sp, #24]
  40c3c4:	ldr	x0, [x0, #40]
  40c3c8:	str	x0, [sp, #4176]
  40c3cc:	add	x0, sp, #0x20
  40c3d0:	str	x0, [sp, #4152]
  40c3d4:	ldr	x0, [sp, #4152]
  40c3d8:	add	x0, x0, #0x20
  40c3dc:	str	x0, [sp, #4144]
  40c3e0:	add	x0, sp, #0x20
  40c3e4:	mov	x2, #0x1000                	// #4096
  40c3e8:	mov	w1, #0x0                   	// #0
  40c3ec:	bl	402f60 <memset@plt>
  40c3f0:	ldr	x0, [sp, #24]
  40c3f4:	ldr	x0, [x0, #8]
  40c3f8:	mov	x1, x0
  40c3fc:	ldr	x0, [sp, #4152]
  40c400:	str	x1, [x0]
  40c404:	ldr	x0, [sp, #24]
  40c408:	ldr	w1, [x0, #16]
  40c40c:	ldr	x0, [sp, #4152]
  40c410:	str	w1, [x0, #16]
  40c414:	ldr	x0, [sp, #4152]
  40c418:	mov	w1, #0x48                  	// #72
  40c41c:	str	w1, [x0, #24]
  40c420:	ldr	x0, [sp, #24]
  40c424:	ldr	x0, [x0, #8]
  40c428:	mvn	x1, x0
  40c42c:	ldr	x0, [sp, #4152]
  40c430:	str	x1, [x0, #8]
  40c434:	ldr	x0, [sp, #24]
  40c438:	ldr	w0, [x0]
  40c43c:	ldr	x2, [sp, #4152]
  40c440:	mov	x1, #0x660b                	// #26123
  40c444:	movk	x1, #0xc020, lsl #16
  40c448:	bl	4034e0 <ioctl@plt>
  40c44c:	cmp	w0, #0x0
  40c450:	b.ge	40c478 <__fxstatat@plt+0x8f68>  // b.tcont
  40c454:	ldr	x0, [sp, #24]
  40c458:	ldr	x0, [x0, #8]
  40c45c:	cmp	x0, #0x0
  40c460:	b.ne	40c470 <__fxstatat@plt+0x8f60>  // b.any
  40c464:	ldr	x0, [sp, #24]
  40c468:	mov	w1, #0x1                   	// #1
  40c46c:	strb	w1, [x0, #32]
  40c470:	mov	w0, #0x0                   	// #0
  40c474:	b	40ca78 <__fxstatat@plt+0x9568>
  40c478:	ldr	x0, [sp, #4152]
  40c47c:	ldr	w0, [x0, #20]
  40c480:	cmp	w0, #0x0
  40c484:	b.ne	40c4ac <__fxstatat@plt+0x8f9c>  // b.any
  40c488:	ldr	x0, [sp, #24]
  40c48c:	mov	w1, #0x1                   	// #1
  40c490:	strb	w1, [x0, #33]
  40c494:	ldr	x0, [sp, #24]
  40c498:	ldr	x0, [x0, #8]
  40c49c:	cmp	x0, #0x0
  40c4a0:	cset	w0, ne  // ne = any
  40c4a4:	and	w0, w0, #0xff
  40c4a8:	b	40ca78 <__fxstatat@plt+0x9568>
  40c4ac:	ldr	x0, [sp, #24]
  40c4b0:	ldr	x1, [x0, #24]
  40c4b4:	ldr	x0, [sp, #4152]
  40c4b8:	ldr	w0, [x0, #20]
  40c4bc:	mov	w0, w0
  40c4c0:	mvn	x0, x0
  40c4c4:	cmp	x1, x0
  40c4c8:	b.ls	40c4ec <__fxstatat@plt+0x8fdc>  // b.plast
  40c4cc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40c4d0:	add	x3, x0, #0x2b0
  40c4d4:	mov	w2, #0x7e                  	// #126
  40c4d8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40c4dc:	add	x1, x0, #0x220
  40c4e0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40c4e4:	add	x0, x0, #0x238
  40c4e8:	bl	403410 <__assert_fail@plt>
  40c4ec:	ldr	x0, [sp, #24]
  40c4f0:	ldr	x1, [x0, #24]
  40c4f4:	ldr	x0, [sp, #4152]
  40c4f8:	ldr	w0, [x0, #20]
  40c4fc:	mov	w0, w0
  40c500:	add	x1, x1, x0
  40c504:	ldr	x0, [sp, #24]
  40c508:	str	x1, [x0, #24]
  40c50c:	ldr	x0, [sp, #24]
  40c510:	ldr	x0, [x0, #40]
  40c514:	ldr	x1, [sp, #4176]
  40c518:	sub	x0, x1, x0
  40c51c:	asr	x1, x0, #3
  40c520:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40c524:	movk	x0, #0xaaab
  40c528:	mul	x0, x1, x0
  40c52c:	str	x0, [sp, #4136]
  40c530:	ldr	x0, [sp, #24]
  40c534:	ldr	x3, [x0, #40]
  40c538:	ldr	x0, [sp, #24]
  40c53c:	ldr	x0, [x0, #24]
  40c540:	mov	x2, #0x18                  	// #24
  40c544:	mov	x1, x0
  40c548:	mov	x0, x3
  40c54c:	bl	4175a0 <__fxstatat@plt+0x14090>
  40c550:	mov	x1, x0
  40c554:	ldr	x0, [sp, #24]
  40c558:	str	x1, [x0, #40]
  40c55c:	ldr	x0, [sp, #24]
  40c560:	ldr	x2, [x0, #40]
  40c564:	ldr	x1, [sp, #4136]
  40c568:	mov	x0, x1
  40c56c:	lsl	x0, x0, #1
  40c570:	add	x0, x0, x1
  40c574:	lsl	x0, x0, #3
  40c578:	add	x0, x2, x0
  40c57c:	str	x0, [sp, #4176]
  40c580:	str	wzr, [sp, #4172]
  40c584:	str	wzr, [sp, #4172]
  40c588:	b	40c994 <__fxstatat@plt+0x9484>
  40c58c:	ldr	w1, [sp, #4172]
  40c590:	mov	x0, x1
  40c594:	lsl	x0, x0, #3
  40c598:	sub	x0, x0, x1
  40c59c:	lsl	x0, x0, #3
  40c5a0:	mov	x1, x0
  40c5a4:	ldr	x0, [sp, #4144]
  40c5a8:	add	x0, x0, x1
  40c5ac:	ldr	x2, [x0]
  40c5b0:	ldr	w1, [sp, #4172]
  40c5b4:	mov	x0, x1
  40c5b8:	lsl	x0, x0, #3
  40c5bc:	sub	x0, x0, x1
  40c5c0:	lsl	x0, x0, #3
  40c5c4:	mov	x1, x0
  40c5c8:	ldr	x0, [sp, #4144]
  40c5cc:	add	x0, x0, x1
  40c5d0:	ldr	x0, [x0, #16]
  40c5d4:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40c5d8:	sub	x0, x1, x0
  40c5dc:	cmp	x2, x0
  40c5e0:	b.ls	40c604 <__fxstatat@plt+0x90f4>  // b.plast
  40c5e4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40c5e8:	add	x3, x0, #0x2b0
  40c5ec:	mov	w2, #0x8c                  	// #140
  40c5f0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40c5f4:	add	x1, x0, #0x220
  40c5f8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40c5fc:	add	x0, x0, #0x270
  40c600:	bl	403410 <__assert_fail@plt>
  40c604:	ldr	w0, [sp, #4188]
  40c608:	cmp	w0, #0x0
  40c60c:	b.eq	40c6f8 <__fxstatat@plt+0x91e8>  // b.none
  40c610:	ldr	x0, [sp, #4176]
  40c614:	ldr	w2, [x0, #16]
  40c618:	ldr	w1, [sp, #4172]
  40c61c:	mov	x0, x1
  40c620:	lsl	x0, x0, #3
  40c624:	sub	x0, x0, x1
  40c628:	lsl	x0, x0, #3
  40c62c:	mov	x1, x0
  40c630:	ldr	x0, [sp, #4144]
  40c634:	add	x0, x0, x1
  40c638:	ldr	w0, [x0, #40]
  40c63c:	and	w0, w0, #0xfffffffe
  40c640:	cmp	w2, w0
  40c644:	b.ne	40c6f8 <__fxstatat@plt+0x91e8>  // b.any
  40c648:	ldr	x0, [sp, #4176]
  40c64c:	ldr	x1, [x0]
  40c650:	ldr	x0, [sp, #4176]
  40c654:	ldr	x0, [x0, #8]
  40c658:	add	x2, x1, x0
  40c65c:	ldr	w1, [sp, #4172]
  40c660:	mov	x0, x1
  40c664:	lsl	x0, x0, #3
  40c668:	sub	x0, x0, x1
  40c66c:	lsl	x0, x0, #3
  40c670:	mov	x1, x0
  40c674:	ldr	x0, [sp, #4144]
  40c678:	add	x0, x0, x1
  40c67c:	ldr	x0, [x0]
  40c680:	cmp	x2, x0
  40c684:	b.ne	40c6f8 <__fxstatat@plt+0x91e8>  // b.any
  40c688:	ldr	x0, [sp, #4176]
  40c68c:	ldr	x0, [x0, #8]
  40c690:	mov	x2, x0
  40c694:	ldr	w1, [sp, #4172]
  40c698:	mov	x0, x1
  40c69c:	lsl	x0, x0, #3
  40c6a0:	sub	x0, x0, x1
  40c6a4:	lsl	x0, x0, #3
  40c6a8:	mov	x1, x0
  40c6ac:	ldr	x0, [sp, #4144]
  40c6b0:	add	x0, x0, x1
  40c6b4:	ldr	x0, [x0, #16]
  40c6b8:	add	x0, x2, x0
  40c6bc:	mov	x1, x0
  40c6c0:	ldr	x0, [sp, #4176]
  40c6c4:	str	x1, [x0, #8]
  40c6c8:	ldr	w1, [sp, #4172]
  40c6cc:	mov	x0, x1
  40c6d0:	lsl	x0, x0, #3
  40c6d4:	sub	x0, x0, x1
  40c6d8:	lsl	x0, x0, #3
  40c6dc:	mov	x1, x0
  40c6e0:	ldr	x0, [sp, #4144]
  40c6e4:	add	x0, x0, x1
  40c6e8:	ldr	w1, [x0, #40]
  40c6ec:	ldr	x0, [sp, #4176]
  40c6f0:	str	w1, [x0, #16]
  40c6f4:	b	40c988 <__fxstatat@plt+0x9478>
  40c6f8:	ldr	w0, [sp, #4188]
  40c6fc:	cmp	w0, #0x0
  40c700:	b.ne	40c73c <__fxstatat@plt+0x922c>  // b.any
  40c704:	ldr	x0, [sp, #24]
  40c708:	ldr	x0, [x0, #8]
  40c70c:	mov	x2, x0
  40c710:	ldr	w1, [sp, #4172]
  40c714:	mov	x0, x1
  40c718:	lsl	x0, x0, #3
  40c71c:	sub	x0, x0, x1
  40c720:	lsl	x0, x0, #3
  40c724:	mov	x1, x0
  40c728:	ldr	x0, [sp, #4144]
  40c72c:	add	x0, x0, x1
  40c730:	ldr	x0, [x0]
  40c734:	cmp	x2, x0
  40c738:	b.hi	40c78c <__fxstatat@plt+0x927c>  // b.pmore
  40c73c:	ldr	w0, [sp, #4188]
  40c740:	cmp	w0, #0x0
  40c744:	b.eq	40c8cc <__fxstatat@plt+0x93bc>  // b.none
  40c748:	ldr	x0, [sp, #4176]
  40c74c:	ldr	x1, [x0]
  40c750:	ldr	x0, [sp, #4176]
  40c754:	ldr	x0, [x0, #8]
  40c758:	add	x0, x1, x0
  40c75c:	mov	x2, x0
  40c760:	ldr	w1, [sp, #4172]
  40c764:	mov	x0, x1
  40c768:	lsl	x0, x0, #3
  40c76c:	sub	x0, x0, x1
  40c770:	lsl	x0, x0, #3
  40c774:	mov	x1, x0
  40c778:	ldr	x0, [sp, #4144]
  40c77c:	add	x0, x0, x1
  40c780:	ldr	x0, [x0]
  40c784:	cmp	x2, x0
  40c788:	b.ls	40c8cc <__fxstatat@plt+0x93bc>  // b.plast
  40c78c:	ldr	w0, [sp, #4188]
  40c790:	cmp	w0, #0x0
  40c794:	b.ne	40c7a8 <__fxstatat@plt+0x9298>  // b.any
  40c798:	ldr	x0, [sp, #24]
  40c79c:	ldr	x0, [x0, #8]
  40c7a0:	str	x0, [sp, #4160]
  40c7a4:	b	40c7c0 <__fxstatat@plt+0x92b0>
  40c7a8:	ldr	x0, [sp, #4176]
  40c7ac:	ldr	x1, [x0]
  40c7b0:	ldr	x0, [sp, #4176]
  40c7b4:	ldr	x0, [x0, #8]
  40c7b8:	add	x0, x1, x0
  40c7bc:	str	x0, [sp, #4160]
  40c7c0:	ldr	w1, [sp, #4172]
  40c7c4:	mov	x0, x1
  40c7c8:	lsl	x0, x0, #3
  40c7cc:	sub	x0, x0, x1
  40c7d0:	lsl	x0, x0, #3
  40c7d4:	mov	x1, x0
  40c7d8:	ldr	x0, [sp, #4144]
  40c7dc:	add	x0, x0, x1
  40c7e0:	ldr	x0, [x0]
  40c7e4:	ldr	x1, [sp, #4160]
  40c7e8:	sub	x0, x1, x0
  40c7ec:	str	x0, [sp, #4128]
  40c7f0:	ldr	w1, [sp, #4172]
  40c7f4:	mov	x0, x1
  40c7f8:	lsl	x0, x0, #3
  40c7fc:	sub	x0, x0, x1
  40c800:	lsl	x0, x0, #3
  40c804:	mov	x1, x0
  40c808:	ldr	x0, [sp, #4144]
  40c80c:	add	x0, x0, x1
  40c810:	ldr	x0, [x0, #16]
  40c814:	ldr	x1, [sp, #4128]
  40c818:	cmp	x1, x0
  40c81c:	b.cs	40c844 <__fxstatat@plt+0x9334>  // b.hs, b.nlast
  40c820:	ldr	x0, [sp, #24]
  40c824:	ldr	x0, [x0, #8]
  40c828:	cmp	x0, #0x0
  40c82c:	b.ne	40c83c <__fxstatat@plt+0x932c>  // b.any
  40c830:	ldr	x0, [sp, #24]
  40c834:	mov	w1, #0x1                   	// #1
  40c838:	strb	w1, [x0, #32]
  40c83c:	mov	w0, #0x0                   	// #0
  40c840:	b	40ca78 <__fxstatat@plt+0x9568>
  40c844:	ldr	w1, [sp, #4172]
  40c848:	mov	x0, x1
  40c84c:	lsl	x0, x0, #3
  40c850:	sub	x0, x0, x1
  40c854:	lsl	x0, x0, #3
  40c858:	mov	x1, x0
  40c85c:	ldr	x0, [sp, #4144]
  40c860:	add	x0, x0, x1
  40c864:	ldr	x1, [sp, #4160]
  40c868:	str	x1, [x0]
  40c86c:	ldr	w1, [sp, #4172]
  40c870:	mov	x0, x1
  40c874:	lsl	x0, x0, #3
  40c878:	sub	x0, x0, x1
  40c87c:	lsl	x0, x0, #3
  40c880:	mov	x1, x0
  40c884:	ldr	x0, [sp, #4144]
  40c888:	add	x0, x0, x1
  40c88c:	ldr	x2, [x0, #16]
  40c890:	ldr	w1, [sp, #4172]
  40c894:	mov	x0, x1
  40c898:	lsl	x0, x0, #3
  40c89c:	sub	x0, x0, x1
  40c8a0:	lsl	x0, x0, #3
  40c8a4:	mov	x1, x0
  40c8a8:	ldr	x0, [sp, #4144]
  40c8ac:	add	x0, x0, x1
  40c8b0:	ldr	x1, [sp, #4128]
  40c8b4:	sub	x1, x2, x1
  40c8b8:	str	x1, [x0, #16]
  40c8bc:	ldr	w0, [sp, #4172]
  40c8c0:	sub	w0, w0, #0x1
  40c8c4:	str	w0, [sp, #4172]
  40c8c8:	b	40c988 <__fxstatat@plt+0x9478>
  40c8cc:	ldr	x0, [sp, #24]
  40c8d0:	ldr	x2, [x0, #40]
  40c8d4:	ldr	w1, [sp, #4188]
  40c8d8:	mov	x0, x1
  40c8dc:	lsl	x0, x0, #1
  40c8e0:	add	x0, x0, x1
  40c8e4:	lsl	x0, x0, #3
  40c8e8:	add	x0, x2, x0
  40c8ec:	str	x0, [sp, #4176]
  40c8f0:	ldr	w1, [sp, #4172]
  40c8f4:	mov	x0, x1
  40c8f8:	lsl	x0, x0, #3
  40c8fc:	sub	x0, x0, x1
  40c900:	lsl	x0, x0, #3
  40c904:	mov	x1, x0
  40c908:	ldr	x0, [sp, #4144]
  40c90c:	add	x0, x0, x1
  40c910:	ldr	x0, [x0]
  40c914:	mov	x1, x0
  40c918:	ldr	x0, [sp, #4176]
  40c91c:	str	x1, [x0]
  40c920:	ldr	w1, [sp, #4172]
  40c924:	mov	x0, x1
  40c928:	lsl	x0, x0, #3
  40c92c:	sub	x0, x0, x1
  40c930:	lsl	x0, x0, #3
  40c934:	mov	x1, x0
  40c938:	ldr	x0, [sp, #4144]
  40c93c:	add	x0, x0, x1
  40c940:	ldr	x0, [x0, #16]
  40c944:	mov	x1, x0
  40c948:	ldr	x0, [sp, #4176]
  40c94c:	str	x1, [x0, #8]
  40c950:	ldr	w1, [sp, #4172]
  40c954:	mov	x0, x1
  40c958:	lsl	x0, x0, #3
  40c95c:	sub	x0, x0, x1
  40c960:	lsl	x0, x0, #3
  40c964:	mov	x1, x0
  40c968:	ldr	x0, [sp, #4144]
  40c96c:	add	x0, x0, x1
  40c970:	ldr	w1, [x0, #40]
  40c974:	ldr	x0, [sp, #4176]
  40c978:	str	w1, [x0, #16]
  40c97c:	ldr	w0, [sp, #4188]
  40c980:	add	w0, w0, #0x1
  40c984:	str	w0, [sp, #4188]
  40c988:	ldr	w0, [sp, #4172]
  40c98c:	add	w0, w0, #0x1
  40c990:	str	w0, [sp, #4172]
  40c994:	ldr	x0, [sp, #4152]
  40c998:	ldr	w0, [x0, #20]
  40c99c:	ldr	w1, [sp, #4172]
  40c9a0:	cmp	w1, w0
  40c9a4:	b.cc	40c58c <__fxstatat@plt+0x907c>  // b.lo, b.ul, b.last
  40c9a8:	ldr	x0, [sp, #4176]
  40c9ac:	ldr	w0, [x0, #16]
  40c9b0:	and	w0, w0, #0x1
  40c9b4:	cmp	w0, #0x0
  40c9b8:	b.eq	40c9c8 <__fxstatat@plt+0x94b8>  // b.none
  40c9bc:	ldr	x0, [sp, #24]
  40c9c0:	mov	w1, #0x1                   	// #1
  40c9c4:	strb	w1, [x0, #33]
  40c9c8:	ldr	w0, [sp, #4188]
  40c9cc:	cmp	w0, #0x48
  40c9d0:	b.ls	40ca20 <__fxstatat@plt+0x9510>  // b.plast
  40c9d4:	ldr	x0, [sp, #24]
  40c9d8:	ldrb	w0, [x0, #33]
  40c9dc:	eor	w0, w0, #0x1
  40c9e0:	and	w0, w0, #0xff
  40c9e4:	cmp	w0, #0x0
  40c9e8:	b.eq	40ca20 <__fxstatat@plt+0x9510>  // b.none
  40c9ec:	ldr	x0, [sp, #24]
  40c9f0:	ldr	x2, [x0, #40]
  40c9f4:	ldr	w0, [sp, #4188]
  40c9f8:	sub	w0, w0, #0x1
  40c9fc:	str	w0, [sp, #4188]
  40ca00:	ldr	w1, [sp, #4188]
  40ca04:	mov	x0, x1
  40ca08:	lsl	x0, x0, #1
  40ca0c:	add	x0, x0, x1
  40ca10:	lsl	x0, x0, #3
  40ca14:	sub	x0, x0, #0x18
  40ca18:	add	x0, x2, x0
  40ca1c:	str	x0, [sp, #4176]
  40ca20:	ldr	w1, [sp, #4188]
  40ca24:	ldr	x0, [sp, #24]
  40ca28:	str	x1, [x0, #24]
  40ca2c:	ldr	x0, [sp, #24]
  40ca30:	ldrb	w0, [x0, #33]
  40ca34:	cmp	w0, #0x0
  40ca38:	b.ne	40ca68 <__fxstatat@plt+0x9558>  // b.any
  40ca3c:	ldr	x0, [sp, #4176]
  40ca40:	ldr	x1, [x0]
  40ca44:	ldr	x0, [sp, #4176]
  40ca48:	ldr	x0, [x0, #8]
  40ca4c:	add	x1, x1, x0
  40ca50:	ldr	x0, [sp, #24]
  40ca54:	str	x1, [x0, #8]
  40ca58:	ldr	w0, [sp, #4188]
  40ca5c:	cmp	w0, #0x47
  40ca60:	b.hi	40ca70 <__fxstatat@plt+0x9560>  // b.pmore
  40ca64:	b	40c3cc <__fxstatat@plt+0x8ebc>
  40ca68:	nop
  40ca6c:	b	40ca74 <__fxstatat@plt+0x9564>
  40ca70:	nop
  40ca74:	mov	w0, #0x1                   	// #1
  40ca78:	ldp	x29, x30, [sp]
  40ca7c:	mov	x12, #0x1060                	// #4192
  40ca80:	add	sp, sp, x12
  40ca84:	ret
  40ca88:	stp	x29, x30, [sp, #-64]!
  40ca8c:	mov	x29, sp
  40ca90:	str	x0, [sp, #24]
  40ca94:	str	x1, [sp, #16]
  40ca98:	ldr	x0, [sp, #24]
  40ca9c:	bl	40e1a4 <__fxstatat@plt+0xac94>
  40caa0:	mov	x1, x0
  40caa4:	ldr	x0, [sp, #24]
  40caa8:	sub	x0, x1, x0
  40caac:	str	x0, [sp, #48]
  40cab0:	ldr	x0, [sp, #48]
  40cab4:	add	x0, x0, #0x9
  40cab8:	str	x0, [sp, #40]
  40cabc:	ldr	x0, [sp, #40]
  40cac0:	cmp	x0, #0x100
  40cac4:	b.hi	40cad4 <__fxstatat@plt+0x95c4>  // b.pmore
  40cac8:	ldr	x0, [sp, #16]
  40cacc:	str	x0, [sp, #56]
  40cad0:	b	40caf4 <__fxstatat@plt+0x95e4>
  40cad4:	ldr	x0, [sp, #40]
  40cad8:	bl	402ec0 <malloc@plt>
  40cadc:	str	x0, [sp, #56]
  40cae0:	ldr	x0, [sp, #56]
  40cae4:	cmp	x0, #0x0
  40cae8:	b.ne	40caf4 <__fxstatat@plt+0x95e4>  // b.any
  40caec:	ldr	x0, [sp, #56]
  40caf0:	b	40cb2c <__fxstatat@plt+0x961c>
  40caf4:	ldr	x0, [sp, #48]
  40caf8:	mov	x2, x0
  40cafc:	ldr	x1, [sp, #24]
  40cb00:	ldr	x0, [sp, #56]
  40cb04:	bl	403220 <mempcpy@plt>
  40cb08:	mov	x2, x0
  40cb0c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40cb10:	add	x1, x0, #0x2c8
  40cb14:	mov	x0, x2
  40cb18:	ldr	x2, [x1]
  40cb1c:	str	x2, [x0]
  40cb20:	ldrb	w1, [x1, #8]
  40cb24:	strb	w1, [x0, #8]
  40cb28:	ldr	x0, [sp, #56]
  40cb2c:	ldp	x29, x30, [sp], #64
  40cb30:	ret
  40cb34:	stp	x29, x30, [sp, #-48]!
  40cb38:	mov	x29, sp
  40cb3c:	str	x0, [sp, #24]
  40cb40:	str	x1, [sp, #16]
  40cb44:	ldr	x0, [sp, #16]
  40cb48:	str	x0, [sp, #40]
  40cb4c:	ldr	x0, [sp, #40]
  40cb50:	ldr	w5, [x0]
  40cb54:	ldr	x0, [sp, #40]
  40cb58:	ldr	x1, [x0, #8]
  40cb5c:	ldr	x0, [sp, #40]
  40cb60:	ldr	w2, [x0, #16]
  40cb64:	ldr	x0, [sp, #40]
  40cb68:	ldr	w0, [x0, #20]
  40cb6c:	mov	w4, w0
  40cb70:	ldr	x3, [sp, #24]
  40cb74:	mov	w0, w5
  40cb78:	bl	402d10 <linkat@plt>
  40cb7c:	ldp	x29, x30, [sp], #48
  40cb80:	ret
  40cb84:	stp	x29, x30, [sp, #-368]!
  40cb88:	mov	x29, sp
  40cb8c:	str	w0, [sp, #60]
  40cb90:	str	x1, [sp, #48]
  40cb94:	str	w2, [sp, #56]
  40cb98:	str	x3, [sp, #40]
  40cb9c:	str	w4, [sp, #36]
  40cba0:	strb	w5, [sp, #35]
  40cba4:	str	w6, [sp, #28]
  40cba8:	ldr	w0, [sp, #28]
  40cbac:	cmp	w0, #0x0
  40cbb0:	b.ge	40cbe8 <__fxstatat@plt+0x96d8>  // b.tcont
  40cbb4:	ldr	w4, [sp, #36]
  40cbb8:	ldr	x3, [sp, #40]
  40cbbc:	ldr	w2, [sp, #56]
  40cbc0:	ldr	x1, [sp, #48]
  40cbc4:	ldr	w0, [sp, #60]
  40cbc8:	bl	402d10 <linkat@plt>
  40cbcc:	cmp	w0, #0x0
  40cbd0:	b.eq	40cbe0 <__fxstatat@plt+0x96d0>  // b.none
  40cbd4:	bl	403420 <__errno_location@plt>
  40cbd8:	ldr	w0, [x0]
  40cbdc:	b	40cbe4 <__fxstatat@plt+0x96d4>
  40cbe0:	mov	w0, #0x0                   	// #0
  40cbe4:	str	w0, [sp, #28]
  40cbe8:	ldrb	w0, [sp, #35]
  40cbec:	eor	w0, w0, #0x1
  40cbf0:	and	w0, w0, #0xff
  40cbf4:	cmp	w0, #0x0
  40cbf8:	b.ne	40cc08 <__fxstatat@plt+0x96f8>  // b.any
  40cbfc:	ldr	w0, [sp, #28]
  40cc00:	cmp	w0, #0x11
  40cc04:	b.eq	40cc10 <__fxstatat@plt+0x9700>  // b.none
  40cc08:	ldr	w0, [sp, #28]
  40cc0c:	b	40ccf0 <__fxstatat@plt+0x97e0>
  40cc10:	add	x0, sp, #0x60
  40cc14:	mov	x1, x0
  40cc18:	ldr	x0, [sp, #40]
  40cc1c:	bl	40ca88 <__fxstatat@plt+0x9578>
  40cc20:	str	x0, [sp, #352]
  40cc24:	ldr	x0, [sp, #352]
  40cc28:	cmp	x0, #0x0
  40cc2c:	b.ne	40cc3c <__fxstatat@plt+0x972c>  // b.any
  40cc30:	bl	403420 <__errno_location@plt>
  40cc34:	ldr	w0, [x0]
  40cc38:	b	40ccf0 <__fxstatat@plt+0x97e0>
  40cc3c:	ldr	w0, [sp, #60]
  40cc40:	str	w0, [sp, #72]
  40cc44:	ldr	x0, [sp, #48]
  40cc48:	str	x0, [sp, #80]
  40cc4c:	ldr	w0, [sp, #56]
  40cc50:	str	w0, [sp, #88]
  40cc54:	ldr	w0, [sp, #36]
  40cc58:	str	w0, [sp, #92]
  40cc5c:	add	x1, sp, #0x48
  40cc60:	mov	x4, #0x6                   	// #6
  40cc64:	adrp	x0, 40c000 <__fxstatat@plt+0x8af0>
  40cc68:	add	x3, x0, #0xb34
  40cc6c:	mov	x2, x1
  40cc70:	mov	w1, #0x0                   	// #0
  40cc74:	ldr	x0, [sp, #352]
  40cc78:	bl	415198 <__fxstatat@plt+0x11c88>
  40cc7c:	cmp	w0, #0x0
  40cc80:	b.eq	40cc94 <__fxstatat@plt+0x9784>  // b.none
  40cc84:	bl	403420 <__errno_location@plt>
  40cc88:	ldr	w0, [x0]
  40cc8c:	str	w0, [sp, #364]
  40cc90:	b	40ccd4 <__fxstatat@plt+0x97c4>
  40cc94:	ldr	x3, [sp, #40]
  40cc98:	ldr	w2, [sp, #56]
  40cc9c:	ldr	x1, [sp, #352]
  40cca0:	ldr	w0, [sp, #56]
  40cca4:	bl	403210 <renameat@plt>
  40cca8:	cmp	w0, #0x0
  40ccac:	b.eq	40ccbc <__fxstatat@plt+0x97ac>  // b.none
  40ccb0:	bl	403420 <__errno_location@plt>
  40ccb4:	ldr	w0, [x0]
  40ccb8:	b	40ccc0 <__fxstatat@plt+0x97b0>
  40ccbc:	mov	w0, #0xffffffff            	// #-1
  40ccc0:	str	w0, [sp, #364]
  40ccc4:	mov	w2, #0x0                   	// #0
  40ccc8:	ldr	x1, [sp, #352]
  40cccc:	ldr	w0, [sp, #56]
  40ccd0:	bl	402d80 <unlinkat@plt>
  40ccd4:	add	x0, sp, #0x60
  40ccd8:	ldr	x1, [sp, #352]
  40ccdc:	cmp	x1, x0
  40cce0:	b.eq	40ccec <__fxstatat@plt+0x97dc>  // b.none
  40cce4:	ldr	x0, [sp, #352]
  40cce8:	bl	4031c0 <free@plt>
  40ccec:	ldr	w0, [sp, #364]
  40ccf0:	ldp	x29, x30, [sp], #368
  40ccf4:	ret
  40ccf8:	stp	x29, x30, [sp, #-48]!
  40ccfc:	mov	x29, sp
  40cd00:	str	x0, [sp, #24]
  40cd04:	str	x1, [sp, #16]
  40cd08:	ldr	x0, [sp, #16]
  40cd0c:	str	x0, [sp, #40]
  40cd10:	ldr	x0, [sp, #40]
  40cd14:	ldr	x3, [x0]
  40cd18:	ldr	x0, [sp, #40]
  40cd1c:	ldr	w0, [x0, #8]
  40cd20:	ldr	x2, [sp, #24]
  40cd24:	mov	w1, w0
  40cd28:	mov	x0, x3
  40cd2c:	bl	4033a0 <symlinkat@plt>
  40cd30:	ldp	x29, x30, [sp], #48
  40cd34:	ret
  40cd38:	stp	x29, x30, [sp, #-336]!
  40cd3c:	mov	x29, sp
  40cd40:	str	x0, [sp, #40]
  40cd44:	str	w1, [sp, #36]
  40cd48:	str	x2, [sp, #24]
  40cd4c:	strb	w3, [sp, #35]
  40cd50:	str	w4, [sp, #20]
  40cd54:	ldr	w0, [sp, #20]
  40cd58:	cmp	w0, #0x0
  40cd5c:	b.ge	40cd8c <__fxstatat@plt+0x987c>  // b.tcont
  40cd60:	ldr	x2, [sp, #24]
  40cd64:	ldr	w1, [sp, #36]
  40cd68:	ldr	x0, [sp, #40]
  40cd6c:	bl	4033a0 <symlinkat@plt>
  40cd70:	cmp	w0, #0x0
  40cd74:	b.eq	40cd84 <__fxstatat@plt+0x9874>  // b.none
  40cd78:	bl	403420 <__errno_location@plt>
  40cd7c:	ldr	w0, [x0]
  40cd80:	b	40cd88 <__fxstatat@plt+0x9878>
  40cd84:	mov	w0, #0x0                   	// #0
  40cd88:	str	w0, [sp, #20]
  40cd8c:	ldrb	w0, [sp, #35]
  40cd90:	eor	w0, w0, #0x1
  40cd94:	and	w0, w0, #0xff
  40cd98:	cmp	w0, #0x0
  40cd9c:	b.ne	40cdac <__fxstatat@plt+0x989c>  // b.any
  40cda0:	ldr	w0, [sp, #20]
  40cda4:	cmp	w0, #0x11
  40cda8:	b.eq	40cdb4 <__fxstatat@plt+0x98a4>  // b.none
  40cdac:	ldr	w0, [sp, #20]
  40cdb0:	b	40ce88 <__fxstatat@plt+0x9978>
  40cdb4:	add	x0, sp, #0x40
  40cdb8:	mov	x1, x0
  40cdbc:	ldr	x0, [sp, #24]
  40cdc0:	bl	40ca88 <__fxstatat@plt+0x9578>
  40cdc4:	str	x0, [sp, #320]
  40cdc8:	ldr	x0, [sp, #320]
  40cdcc:	cmp	x0, #0x0
  40cdd0:	b.ne	40cde0 <__fxstatat@plt+0x98d0>  // b.any
  40cdd4:	bl	403420 <__errno_location@plt>
  40cdd8:	ldr	w0, [x0]
  40cddc:	b	40ce88 <__fxstatat@plt+0x9978>
  40cde0:	ldr	x0, [sp, #40]
  40cde4:	str	x0, [sp, #48]
  40cde8:	ldr	w0, [sp, #36]
  40cdec:	str	w0, [sp, #56]
  40cdf0:	add	x1, sp, #0x30
  40cdf4:	mov	x4, #0x6                   	// #6
  40cdf8:	adrp	x0, 40c000 <__fxstatat@plt+0x8af0>
  40cdfc:	add	x3, x0, #0xcf8
  40ce00:	mov	x2, x1
  40ce04:	mov	w1, #0x0                   	// #0
  40ce08:	ldr	x0, [sp, #320]
  40ce0c:	bl	415198 <__fxstatat@plt+0x11c88>
  40ce10:	cmp	w0, #0x0
  40ce14:	b.eq	40ce28 <__fxstatat@plt+0x9918>  // b.none
  40ce18:	bl	403420 <__errno_location@plt>
  40ce1c:	ldr	w0, [x0]
  40ce20:	str	w0, [sp, #332]
  40ce24:	b	40ce6c <__fxstatat@plt+0x995c>
  40ce28:	ldr	x3, [sp, #24]
  40ce2c:	ldr	w2, [sp, #36]
  40ce30:	ldr	x1, [sp, #320]
  40ce34:	ldr	w0, [sp, #36]
  40ce38:	bl	403210 <renameat@plt>
  40ce3c:	cmp	w0, #0x0
  40ce40:	b.eq	40ce64 <__fxstatat@plt+0x9954>  // b.none
  40ce44:	bl	403420 <__errno_location@plt>
  40ce48:	ldr	w0, [x0]
  40ce4c:	str	w0, [sp, #332]
  40ce50:	mov	w2, #0x0                   	// #0
  40ce54:	ldr	x1, [sp, #320]
  40ce58:	ldr	w0, [sp, #36]
  40ce5c:	bl	402d80 <unlinkat@plt>
  40ce60:	b	40ce6c <__fxstatat@plt+0x995c>
  40ce64:	mov	w0, #0xffffffff            	// #-1
  40ce68:	str	w0, [sp, #332]
  40ce6c:	add	x0, sp, #0x40
  40ce70:	ldr	x1, [sp, #320]
  40ce74:	cmp	x1, x0
  40ce78:	b.eq	40ce84 <__fxstatat@plt+0x9974>  // b.none
  40ce7c:	ldr	x0, [sp, #320]
  40ce80:	bl	4031c0 <free@plt>
  40ce84:	ldr	w0, [sp, #332]
  40ce88:	ldp	x29, x30, [sp], #336
  40ce8c:	ret
  40ce90:	stp	x29, x30, [sp, #-80]!
  40ce94:	mov	x29, sp
  40ce98:	stp	x19, x20, [sp, #16]
  40ce9c:	str	x0, [sp, #56]
  40cea0:	str	w1, [sp, #52]
  40cea4:	str	x2, [sp, #40]
  40cea8:	str	w3, [sp, #48]
  40ceac:	str	w4, [sp, #36]
  40ceb0:	ldr	w4, [sp, #36]
  40ceb4:	ldr	w3, [sp, #48]
  40ceb8:	ldr	x2, [sp, #40]
  40cebc:	ldr	w1, [sp, #52]
  40cec0:	ldr	x0, [sp, #56]
  40cec4:	bl	411758 <__fxstatat@plt+0xe248>
  40cec8:	str	w0, [sp, #76]
  40cecc:	ldr	w0, [sp, #76]
  40ced0:	cmn	w0, #0x2
  40ced4:	b.eq	40cee8 <__fxstatat@plt+0x99d8>  // b.none
  40ced8:	ldr	w0, [sp, #76]
  40cedc:	cmn	w0, #0x1
  40cee0:	b.eq	40cf14 <__fxstatat@plt+0x9a04>  // b.none
  40cee4:	b	40cf4c <__fxstatat@plt+0x9a3c>
  40cee8:	bl	403420 <__errno_location@plt>
  40ceec:	ldr	w19, [x0]
  40cef0:	ldr	x0, [sp, #56]
  40cef4:	bl	413a24 <__fxstatat@plt+0x10514>
  40cef8:	mov	x3, x0
  40cefc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40cf00:	add	x2, x0, #0x2e0
  40cf04:	mov	w1, w19
  40cf08:	mov	w0, #0x0                   	// #0
  40cf0c:	bl	402cb0 <error@plt>
  40cf10:	b	40cf4c <__fxstatat@plt+0x9a3c>
  40cf14:	bl	403420 <__errno_location@plt>
  40cf18:	ldr	w19, [x0]
  40cf1c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40cf20:	add	x0, x0, #0x2e8
  40cf24:	bl	403490 <gettext@plt>
  40cf28:	mov	x20, x0
  40cf2c:	ldr	x0, [sp, #40]
  40cf30:	bl	413a24 <__fxstatat@plt+0x10514>
  40cf34:	mov	x3, x0
  40cf38:	mov	x2, x20
  40cf3c:	mov	w1, w19
  40cf40:	mov	w0, #0x0                   	// #0
  40cf44:	bl	402cb0 <error@plt>
  40cf48:	nop
  40cf4c:	ldr	w0, [sp, #76]
  40cf50:	ldp	x19, x20, [sp, #16]
  40cf54:	ldp	x29, x30, [sp], #80
  40cf58:	ret
  40cf5c:	stp	x29, x30, [sp, #-64]!
  40cf60:	mov	x29, sp
  40cf64:	stp	x19, x20, [sp, #16]
  40cf68:	str	x0, [sp, #40]
  40cf6c:	str	w1, [sp, #36]
  40cf70:	str	w2, [sp, #32]
  40cf74:	ldr	w2, [sp, #32]
  40cf78:	ldr	w1, [sp, #36]
  40cf7c:	ldr	x0, [sp, #40]
  40cf80:	bl	4117cc <__fxstatat@plt+0xe2bc>
  40cf84:	str	w0, [sp, #60]
  40cf88:	ldr	w0, [sp, #60]
  40cf8c:	cmp	w0, #0x0
  40cf90:	b.eq	40cfc8 <__fxstatat@plt+0x9ab8>  // b.none
  40cf94:	bl	403420 <__errno_location@plt>
  40cf98:	ldr	w19, [x0]
  40cf9c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40cfa0:	add	x0, x0, #0x308
  40cfa4:	bl	403490 <gettext@plt>
  40cfa8:	mov	x20, x0
  40cfac:	ldr	x0, [sp, #40]
  40cfb0:	bl	413a24 <__fxstatat@plt+0x10514>
  40cfb4:	mov	x3, x0
  40cfb8:	mov	x2, x20
  40cfbc:	mov	w1, w19
  40cfc0:	mov	w0, #0x0                   	// #0
  40cfc4:	bl	402cb0 <error@plt>
  40cfc8:	ldr	w0, [sp, #60]
  40cfcc:	ldp	x19, x20, [sp, #16]
  40cfd0:	ldp	x29, x30, [sp], #64
  40cfd4:	ret
  40cfd8:	stp	x29, x30, [sp, #-96]!
  40cfdc:	mov	x29, sp
  40cfe0:	str	x0, [sp, #24]
  40cfe4:	str	x1, [sp, #16]
  40cfe8:	mov	x0, #0x400                 	// #1024
  40cfec:	str	x0, [sp, #80]
  40cff0:	mov	x0, #0x2000                	// #8192
  40cff4:	str	x0, [sp, #72]
  40cff8:	ldr	x1, [sp, #80]
  40cffc:	ldr	x0, [sp, #72]
  40d000:	cmp	x1, x0
  40d004:	b.cs	40d014 <__fxstatat@plt+0x9b04>  // b.hs, b.nlast
  40d008:	ldr	x0, [sp, #80]
  40d00c:	add	x0, x0, #0x1
  40d010:	b	40d018 <__fxstatat@plt+0x9b08>
  40d014:	ldr	x0, [sp, #72]
  40d018:	str	x0, [sp, #64]
  40d01c:	ldr	x1, [sp, #16]
  40d020:	ldr	x0, [sp, #64]
  40d024:	cmp	x1, x0
  40d028:	b.cs	40d038 <__fxstatat@plt+0x9b28>  // b.hs, b.nlast
  40d02c:	ldr	x0, [sp, #16]
  40d030:	add	x0, x0, #0x1
  40d034:	b	40d03c <__fxstatat@plt+0x9b2c>
  40d038:	ldr	x0, [sp, #64]
  40d03c:	str	x0, [sp, #88]
  40d040:	ldr	x0, [sp, #88]
  40d044:	bl	402ec0 <malloc@plt>
  40d048:	str	x0, [sp, #56]
  40d04c:	ldr	x0, [sp, #56]
  40d050:	cmp	x0, #0x0
  40d054:	b.ne	40d060 <__fxstatat@plt+0x9b50>  // b.any
  40d058:	mov	x0, #0x0                   	// #0
  40d05c:	b	40d144 <__fxstatat@plt+0x9c34>
  40d060:	ldr	x2, [sp, #88]
  40d064:	ldr	x1, [sp, #56]
  40d068:	ldr	x0, [sp, #24]
  40d06c:	bl	402d20 <readlink@plt>
  40d070:	str	x0, [sp, #48]
  40d074:	ldr	x0, [sp, #48]
  40d078:	str	x0, [sp, #40]
  40d07c:	ldr	x0, [sp, #48]
  40d080:	cmp	x0, #0x0
  40d084:	b.ge	40d0c4 <__fxstatat@plt+0x9bb4>  // b.tcont
  40d088:	bl	403420 <__errno_location@plt>
  40d08c:	ldr	w0, [x0]
  40d090:	cmp	w0, #0x22
  40d094:	b.eq	40d0c4 <__fxstatat@plt+0x9bb4>  // b.none
  40d098:	bl	403420 <__errno_location@plt>
  40d09c:	ldr	w0, [x0]
  40d0a0:	str	w0, [sp, #36]
  40d0a4:	ldr	x0, [sp, #56]
  40d0a8:	bl	4031c0 <free@plt>
  40d0ac:	bl	403420 <__errno_location@plt>
  40d0b0:	mov	x1, x0
  40d0b4:	ldr	w0, [sp, #36]
  40d0b8:	str	w0, [x1]
  40d0bc:	mov	x0, #0x0                   	// #0
  40d0c0:	b	40d144 <__fxstatat@plt+0x9c34>
  40d0c4:	ldr	x1, [sp, #40]
  40d0c8:	ldr	x0, [sp, #88]
  40d0cc:	cmp	x1, x0
  40d0d0:	b.cs	40d0ec <__fxstatat@plt+0x9bdc>  // b.hs, b.nlast
  40d0d4:	ldr	x1, [sp, #56]
  40d0d8:	ldr	x0, [sp, #40]
  40d0dc:	add	x0, x1, x0
  40d0e0:	strb	wzr, [x0]
  40d0e4:	ldr	x0, [sp, #56]
  40d0e8:	b	40d144 <__fxstatat@plt+0x9c34>
  40d0ec:	ldr	x0, [sp, #56]
  40d0f0:	bl	4031c0 <free@plt>
  40d0f4:	ldr	x1, [sp, #88]
  40d0f8:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  40d0fc:	cmp	x1, x0
  40d100:	b.hi	40d114 <__fxstatat@plt+0x9c04>  // b.pmore
  40d104:	ldr	x0, [sp, #88]
  40d108:	lsl	x0, x0, #1
  40d10c:	str	x0, [sp, #88]
  40d110:	b	40d040 <__fxstatat@plt+0x9b30>
  40d114:	ldr	x1, [sp, #88]
  40d118:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  40d11c:	cmp	x1, x0
  40d120:	b.hi	40d130 <__fxstatat@plt+0x9c20>  // b.pmore
  40d124:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40d128:	str	x0, [sp, #88]
  40d12c:	b	40d040 <__fxstatat@plt+0x9b30>
  40d130:	bl	403420 <__errno_location@plt>
  40d134:	mov	x1, x0
  40d138:	mov	w0, #0xc                   	// #12
  40d13c:	str	w0, [x1]
  40d140:	mov	x0, #0x0                   	// #0
  40d144:	ldp	x29, x30, [sp], #96
  40d148:	ret
  40d14c:	stp	x29, x30, [sp, #-32]!
  40d150:	mov	x29, sp
  40d154:	str	x0, [sp, #24]
  40d158:	ldr	x0, [sp, #24]
  40d15c:	cmp	x0, #0x0
  40d160:	b.ne	40d174 <__fxstatat@plt+0x9c64>  // b.any
  40d164:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40d168:	add	x0, x0, #0x328
  40d16c:	bl	403440 <getenv@plt>
  40d170:	str	x0, [sp, #24]
  40d174:	ldr	x0, [sp, #24]
  40d178:	cmp	x0, #0x0
  40d17c:	b.eq	40d1b0 <__fxstatat@plt+0x9ca0>  // b.none
  40d180:	ldr	x0, [sp, #24]
  40d184:	ldrb	w0, [x0]
  40d188:	cmp	w0, #0x0
  40d18c:	b.eq	40d1b0 <__fxstatat@plt+0x9ca0>  // b.none
  40d190:	ldr	x0, [sp, #24]
  40d194:	bl	40e1a4 <__fxstatat@plt+0xac94>
  40d198:	mov	x1, x0
  40d19c:	ldr	x0, [sp, #24]
  40d1a0:	cmp	x0, x1
  40d1a4:	b.ne	40d1b0 <__fxstatat@plt+0x9ca0>  // b.any
  40d1a8:	ldr	x0, [sp, #24]
  40d1ac:	b	40d1b8 <__fxstatat@plt+0x9ca8>
  40d1b0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40d1b4:	add	x0, x0, #0x340
  40d1b8:	adrp	x1, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40d1bc:	add	x1, x1, #0x9b8
  40d1c0:	str	x0, [x1]
  40d1c4:	nop
  40d1c8:	ldp	x29, x30, [sp], #32
  40d1cc:	ret
  40d1d0:	stp	x29, x30, [sp, #-96]!
  40d1d4:	mov	x29, sp
  40d1d8:	str	x0, [sp, #40]
  40d1dc:	str	x1, [sp, #32]
  40d1e0:	strb	w2, [sp, #31]
  40d1e4:	str	w3, [sp, #24]
  40d1e8:	str	x4, [sp, #16]
  40d1ec:	ldr	x0, [sp, #40]
  40d1f0:	bl	40e1a4 <__fxstatat@plt+0xac94>
  40d1f4:	str	x0, [sp, #64]
  40d1f8:	ldr	x0, [sp, #64]
  40d1fc:	bl	40e240 <__fxstatat@plt+0xad30>
  40d200:	str	x0, [sp, #88]
  40d204:	mov	x0, #0xff                  	// #255
  40d208:	str	x0, [sp, #80]
  40d20c:	ldr	x0, [sp, #88]
  40d210:	cmp	x0, #0xe
  40d214:	b.ls	40d314 <__fxstatat@plt+0x9e04>  // b.plast
  40d218:	ldr	x0, [sp, #16]
  40d21c:	ldr	x0, [x0]
  40d220:	cmp	x0, #0x0
  40d224:	b.ne	40d308 <__fxstatat@plt+0x9df8>  // b.any
  40d228:	ldr	w0, [sp, #24]
  40d22c:	cmp	w0, #0x0
  40d230:	b.ge	40d298 <__fxstatat@plt+0x9d88>  // b.tcont
  40d234:	ldr	x0, [sp, #64]
  40d238:	ldrh	w0, [x0]
  40d23c:	strh	w0, [sp, #56]
  40d240:	ldr	x0, [sp, #64]
  40d244:	mov	w1, #0x2e                  	// #46
  40d248:	strh	w1, [x0]
  40d24c:	bl	403420 <__errno_location@plt>
  40d250:	str	wzr, [x0]
  40d254:	mov	w1, #0x3                   	// #3
  40d258:	ldr	x0, [sp, #40]
  40d25c:	bl	402dc0 <pathconf@plt>
  40d260:	str	x0, [sp, #72]
  40d264:	bl	403420 <__errno_location@plt>
  40d268:	ldr	w0, [x0]
  40d26c:	cmp	w0, #0x0
  40d270:	cset	w0, eq  // eq = none
  40d274:	and	w0, w0, #0xff
  40d278:	and	x0, x0, #0xff
  40d27c:	ldr	x1, [sp, #72]
  40d280:	sub	x0, x1, x0
  40d284:	str	x0, [sp, #72]
  40d288:	ldrh	w1, [sp, #56]
  40d28c:	ldr	x0, [sp, #64]
  40d290:	strh	w1, [x0]
  40d294:	b	40d2d4 <__fxstatat@plt+0x9dc4>
  40d298:	bl	403420 <__errno_location@plt>
  40d29c:	str	wzr, [x0]
  40d2a0:	mov	w1, #0x3                   	// #3
  40d2a4:	ldr	w0, [sp, #24]
  40d2a8:	bl	4030c0 <fpathconf@plt>
  40d2ac:	str	x0, [sp, #72]
  40d2b0:	bl	403420 <__errno_location@plt>
  40d2b4:	ldr	w0, [x0]
  40d2b8:	cmp	w0, #0x0
  40d2bc:	cset	w0, eq  // eq = none
  40d2c0:	and	w0, w0, #0xff
  40d2c4:	and	x0, x0, #0xff
  40d2c8:	ldr	x1, [sp, #72]
  40d2cc:	sub	x0, x1, x0
  40d2d0:	str	x0, [sp, #72]
  40d2d4:	ldr	x0, [sp, #72]
  40d2d8:	cmp	x0, #0x0
  40d2dc:	b.ge	40d2fc <__fxstatat@plt+0x9dec>  // b.tcont
  40d2e0:	ldr	x0, [sp, #72]
  40d2e4:	cmn	x0, #0x1
  40d2e8:	b.ge	40d2f4 <__fxstatat@plt+0x9de4>  // b.tcont
  40d2ec:	mov	x0, #0xe                   	// #14
  40d2f0:	b	40d300 <__fxstatat@plt+0x9df0>
  40d2f4:	mov	x0, #0xffffffffffffffff    	// #-1
  40d2f8:	b	40d300 <__fxstatat@plt+0x9df0>
  40d2fc:	ldr	x0, [sp, #72]
  40d300:	ldr	x1, [sp, #16]
  40d304:	str	x0, [x1]
  40d308:	ldr	x0, [sp, #16]
  40d30c:	ldr	x0, [x0]
  40d310:	str	x0, [sp, #80]
  40d314:	ldr	x1, [sp, #80]
  40d318:	ldr	x0, [sp, #88]
  40d31c:	cmp	x1, x0
  40d320:	b.cs	40d380 <__fxstatat@plt+0x9e70>  // b.hs, b.nlast
  40d324:	ldr	x1, [sp, #40]
  40d328:	ldr	x0, [sp, #32]
  40d32c:	add	x1, x1, x0
  40d330:	ldr	x0, [sp, #64]
  40d334:	sub	x0, x1, x0
  40d338:	str	x0, [sp, #88]
  40d33c:	ldr	x1, [sp, #80]
  40d340:	ldr	x0, [sp, #88]
  40d344:	cmp	x1, x0
  40d348:	b.hi	40d358 <__fxstatat@plt+0x9e48>  // b.pmore
  40d34c:	ldr	x0, [sp, #80]
  40d350:	sub	x0, x0, #0x1
  40d354:	str	x0, [sp, #88]
  40d358:	ldr	x1, [sp, #64]
  40d35c:	ldr	x0, [sp, #88]
  40d360:	add	x0, x1, x0
  40d364:	ldrb	w1, [sp, #31]
  40d368:	strb	w1, [x0]
  40d36c:	ldr	x0, [sp, #88]
  40d370:	add	x0, x0, #0x1
  40d374:	ldr	x1, [sp, #64]
  40d378:	add	x0, x1, x0
  40d37c:	strb	wzr, [x0]
  40d380:	nop
  40d384:	ldp	x29, x30, [sp], #96
  40d388:	ret
  40d38c:	stp	x29, x30, [sp, #-192]!
  40d390:	mov	x29, sp
  40d394:	str	w0, [sp, #76]
  40d398:	str	x1, [sp, #64]
  40d39c:	str	x2, [sp, #56]
  40d3a0:	str	x3, [sp, #48]
  40d3a4:	str	x4, [sp, #40]
  40d3a8:	str	x5, [sp, #32]
  40d3ac:	str	x6, [sp, #24]
  40d3b0:	mov	w0, #0x2                   	// #2
  40d3b4:	str	w0, [sp, #188]
  40d3b8:	ldr	x0, [sp, #32]
  40d3bc:	ldr	x0, [x0]
  40d3c0:	str	x0, [sp, #176]
  40d3c4:	ldr	x0, [sp, #64]
  40d3c8:	ldr	x0, [x0]
  40d3cc:	str	x0, [sp, #168]
  40d3d0:	mov	x0, #0x1                   	// #1
  40d3d4:	str	x0, [sp, #160]
  40d3d8:	ldr	x0, [sp, #40]
  40d3dc:	ldr	x1, [sp, #168]
  40d3e0:	add	x0, x1, x0
  40d3e4:	str	x0, [sp, #120]
  40d3e8:	ldr	x0, [sp, #120]
  40d3ec:	bl	40e240 <__fxstatat@plt+0xad30>
  40d3f0:	str	x0, [sp, #112]
  40d3f4:	ldr	x0, [sp, #176]
  40d3f8:	cmp	x0, #0x0
  40d3fc:	b.eq	40d40c <__fxstatat@plt+0x9efc>  // b.none
  40d400:	ldr	x0, [sp, #176]
  40d404:	bl	403150 <rewinddir@plt>
  40d408:	b	40d7cc <__fxstatat@plt+0xa2bc>
  40d40c:	ldr	x0, [sp, #120]
  40d410:	ldrh	w0, [x0]
  40d414:	strh	w0, [sp, #80]
  40d418:	ldr	x0, [sp, #120]
  40d41c:	mov	w1, #0x2e                  	// #46
  40d420:	strh	w1, [x0]
  40d424:	ldr	x3, [sp, #24]
  40d428:	mov	w2, #0x0                   	// #0
  40d42c:	ldr	x1, [sp, #168]
  40d430:	ldr	w0, [sp, #76]
  40d434:	bl	411598 <__fxstatat@plt+0xe088>
  40d438:	str	x0, [sp, #176]
  40d43c:	ldr	x0, [sp, #176]
  40d440:	cmp	x0, #0x0
  40d444:	b.ne	40d460 <__fxstatat@plt+0x9f50>  // b.any
  40d448:	bl	403420 <__errno_location@plt>
  40d44c:	ldr	w0, [x0]
  40d450:	cmp	w0, #0xc
  40d454:	b.ne	40d460 <__fxstatat@plt+0x9f50>  // b.any
  40d458:	mov	w0, #0x3                   	// #3
  40d45c:	str	w0, [sp, #188]
  40d460:	ldrh	w1, [sp, #80]
  40d464:	ldr	x0, [sp, #120]
  40d468:	strh	w1, [x0]
  40d46c:	ldr	x1, [sp, #120]
  40d470:	ldr	x0, [sp, #112]
  40d474:	add	x2, x1, x0
  40d478:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40d47c:	add	x1, x0, #0x348
  40d480:	mov	x0, x2
  40d484:	ldr	w2, [x1]
  40d488:	str	w2, [x0]
  40d48c:	ldrb	w1, [x1, #4]
  40d490:	strb	w1, [x0, #4]
  40d494:	ldr	x0, [sp, #176]
  40d498:	cmp	x0, #0x0
  40d49c:	b.ne	40d4a8 <__fxstatat@plt+0x9f98>  // b.any
  40d4a0:	ldr	w0, [sp, #188]
  40d4a4:	b	40d7f4 <__fxstatat@plt+0xa2e4>
  40d4a8:	ldr	x0, [sp, #32]
  40d4ac:	ldr	x1, [sp, #176]
  40d4b0:	str	x1, [x0]
  40d4b4:	b	40d7cc <__fxstatat@plt+0xa2bc>
  40d4b8:	ldr	x0, [sp, #104]
  40d4bc:	add	x0, x0, #0x13
  40d4c0:	bl	402c70 <strlen@plt>
  40d4c4:	mov	x1, x0
  40d4c8:	ldr	x0, [sp, #112]
  40d4cc:	add	x0, x0, #0x4
  40d4d0:	cmp	x1, x0
  40d4d4:	b.cs	40d4dc <__fxstatat@plt+0x9fcc>  // b.hs, b.nlast
  40d4d8:	b	40d7cc <__fxstatat@plt+0xa2bc>
  40d4dc:	ldr	x0, [sp, #40]
  40d4e0:	ldr	x1, [sp, #168]
  40d4e4:	add	x3, x1, x0
  40d4e8:	ldr	x0, [sp, #104]
  40d4ec:	add	x1, x0, #0x13
  40d4f0:	ldr	x0, [sp, #112]
  40d4f4:	add	x0, x0, #0x2
  40d4f8:	mov	x2, x0
  40d4fc:	mov	x0, x3
  40d500:	bl	4030f0 <memcmp@plt>
  40d504:	cmp	w0, #0x0
  40d508:	b.eq	40d510 <__fxstatat@plt+0xa000>  // b.none
  40d50c:	b	40d7cc <__fxstatat@plt+0xa2bc>
  40d510:	ldr	x0, [sp, #104]
  40d514:	add	x1, x0, #0x13
  40d518:	ldr	x0, [sp, #112]
  40d51c:	add	x0, x0, #0x2
  40d520:	add	x0, x1, x0
  40d524:	str	x0, [sp, #96]
  40d528:	ldr	x0, [sp, #96]
  40d52c:	ldrb	w0, [x0]
  40d530:	cmp	w0, #0x30
  40d534:	b.ls	40d7cc <__fxstatat@plt+0xa2bc>  // b.plast
  40d538:	ldr	x0, [sp, #96]
  40d53c:	ldrb	w0, [x0]
  40d540:	cmp	w0, #0x39
  40d544:	b.ls	40d54c <__fxstatat@plt+0xa03c>  // b.plast
  40d548:	b	40d7cc <__fxstatat@plt+0xa2bc>
  40d54c:	ldr	x0, [sp, #96]
  40d550:	ldrb	w0, [x0]
  40d554:	cmp	w0, #0x39
  40d558:	cset	w0, eq  // eq = none
  40d55c:	strb	w0, [sp, #151]
  40d560:	mov	x0, #0x1                   	// #1
  40d564:	str	x0, [sp, #136]
  40d568:	b	40d5a8 <__fxstatat@plt+0xa098>
  40d56c:	ldrb	w0, [sp, #151]
  40d570:	ldr	x2, [sp, #96]
  40d574:	ldr	x1, [sp, #136]
  40d578:	add	x1, x2, x1
  40d57c:	ldrb	w1, [x1]
  40d580:	cmp	w1, #0x39
  40d584:	cset	w1, eq  // eq = none
  40d588:	and	w1, w1, #0xff
  40d58c:	and	w0, w0, w1
  40d590:	cmp	w0, #0x0
  40d594:	cset	w0, ne  // ne = any
  40d598:	strb	w0, [sp, #151]
  40d59c:	ldr	x0, [sp, #136]
  40d5a0:	add	x0, x0, #0x1
  40d5a4:	str	x0, [sp, #136]
  40d5a8:	ldr	x1, [sp, #96]
  40d5ac:	ldr	x0, [sp, #136]
  40d5b0:	add	x0, x1, x0
  40d5b4:	ldrb	w0, [x0]
  40d5b8:	sub	w0, w0, #0x30
  40d5bc:	cmp	w0, #0x9
  40d5c0:	b.ls	40d56c <__fxstatat@plt+0xa05c>  // b.plast
  40d5c4:	ldr	x1, [sp, #96]
  40d5c8:	ldr	x0, [sp, #136]
  40d5cc:	add	x0, x1, x0
  40d5d0:	ldrb	w0, [x0]
  40d5d4:	cmp	w0, #0x7e
  40d5d8:	b.ne	40d7cc <__fxstatat@plt+0xa2bc>  // b.any
  40d5dc:	ldr	x0, [sp, #136]
  40d5e0:	add	x0, x0, #0x1
  40d5e4:	ldr	x1, [sp, #96]
  40d5e8:	add	x0, x1, x0
  40d5ec:	ldrb	w0, [x0]
  40d5f0:	cmp	w0, #0x0
  40d5f4:	b.ne	40d7cc <__fxstatat@plt+0xa2bc>  // b.any
  40d5f8:	ldr	x1, [sp, #160]
  40d5fc:	ldr	x0, [sp, #136]
  40d600:	cmp	x1, x0
  40d604:	b.cc	40d640 <__fxstatat@plt+0xa130>  // b.lo, b.ul, b.last
  40d608:	ldr	x1, [sp, #160]
  40d60c:	ldr	x0, [sp, #136]
  40d610:	cmp	x1, x0
  40d614:	b.ne	40d7cc <__fxstatat@plt+0xa2bc>  // b.any
  40d618:	ldr	x0, [sp, #48]
  40d61c:	add	x0, x0, #0x2
  40d620:	ldr	x1, [sp, #168]
  40d624:	add	x0, x1, x0
  40d628:	ldr	x2, [sp, #136]
  40d62c:	ldr	x1, [sp, #96]
  40d630:	bl	4030f0 <memcmp@plt>
  40d634:	cmp	w0, #0x0
  40d638:	b.le	40d640 <__fxstatat@plt+0xa130>
  40d63c:	b	40d7cc <__fxstatat@plt+0xa2bc>
  40d640:	ldrb	w0, [sp, #151]
  40d644:	ldr	x1, [sp, #136]
  40d648:	add	x0, x1, x0
  40d64c:	str	x0, [sp, #160]
  40d650:	ldrb	w0, [sp, #151]
  40d654:	str	w0, [sp, #188]
  40d658:	ldr	x1, [sp, #48]
  40d65c:	ldr	x0, [sp, #160]
  40d660:	add	x0, x1, x0
  40d664:	add	x0, x0, #0x4
  40d668:	str	x0, [sp, #128]
  40d66c:	ldr	x1, [sp, #56]
  40d670:	ldr	x0, [sp, #128]
  40d674:	cmp	x1, x0
  40d678:	b.cs	40d70c <__fxstatat@plt+0xa1fc>  // b.hs, b.nlast
  40d67c:	mov	x0, #0x0                   	// #0
  40d680:	ldr	x1, [sp, #128]
  40d684:	lsl	x1, x1, #1
  40d688:	ldr	x2, [sp, #128]
  40d68c:	lsr	x2, x2, #63
  40d690:	cmp	x2, #0x0
  40d694:	b.eq	40d69c <__fxstatat@plt+0xa18c>  // b.none
  40d698:	mov	x0, #0x1                   	// #1
  40d69c:	cmp	x1, #0x0
  40d6a0:	b.ge	40d6a8 <__fxstatat@plt+0xa198>  // b.tcont
  40d6a4:	mov	x0, #0x1                   	// #1
  40d6a8:	and	w0, w0, #0x1
  40d6ac:	and	w0, w0, #0xff
  40d6b0:	eor	w0, w0, #0x1
  40d6b4:	and	w0, w0, #0xff
  40d6b8:	cmp	w0, #0x0
  40d6bc:	b.eq	40d6cc <__fxstatat@plt+0xa1bc>  // b.none
  40d6c0:	ldr	x0, [sp, #128]
  40d6c4:	lsl	x0, x0, #1
  40d6c8:	str	x0, [sp, #128]
  40d6cc:	ldr	x1, [sp, #128]
  40d6d0:	ldr	x0, [sp, #168]
  40d6d4:	bl	402fe0 <realloc@plt>
  40d6d8:	str	x0, [sp, #88]
  40d6dc:	ldr	x0, [sp, #88]
  40d6e0:	cmp	x0, #0x0
  40d6e4:	b.ne	40d6fc <__fxstatat@plt+0xa1ec>  // b.any
  40d6e8:	ldr	x0, [sp, #64]
  40d6ec:	ldr	x1, [sp, #168]
  40d6f0:	str	x1, [x0]
  40d6f4:	mov	w0, #0x3                   	// #3
  40d6f8:	b	40d7f4 <__fxstatat@plt+0xa2e4>
  40d6fc:	ldr	x0, [sp, #88]
  40d700:	str	x0, [sp, #168]
  40d704:	ldr	x0, [sp, #128]
  40d708:	str	x0, [sp, #56]
  40d70c:	ldr	x1, [sp, #168]
  40d710:	ldr	x0, [sp, #48]
  40d714:	add	x0, x1, x0
  40d718:	str	x0, [sp, #152]
  40d71c:	ldr	x0, [sp, #152]
  40d720:	add	x1, x0, #0x1
  40d724:	str	x1, [sp, #152]
  40d728:	mov	w1, #0x2e                  	// #46
  40d72c:	strb	w1, [x0]
  40d730:	ldr	x0, [sp, #152]
  40d734:	add	x1, x0, #0x1
  40d738:	str	x1, [sp, #152]
  40d73c:	mov	w1, #0x7e                  	// #126
  40d740:	strb	w1, [x0]
  40d744:	ldr	x0, [sp, #152]
  40d748:	mov	w1, #0x30                  	// #48
  40d74c:	strb	w1, [x0]
  40d750:	ldrb	w0, [sp, #151]
  40d754:	ldr	x1, [sp, #152]
  40d758:	add	x0, x1, x0
  40d75c:	str	x0, [sp, #152]
  40d760:	ldr	x0, [sp, #136]
  40d764:	add	x0, x0, #0x2
  40d768:	mov	x2, x0
  40d76c:	ldr	x1, [sp, #96]
  40d770:	ldr	x0, [sp, #152]
  40d774:	bl	402c30 <memcpy@plt>
  40d778:	ldr	x1, [sp, #152]
  40d77c:	ldr	x0, [sp, #136]
  40d780:	add	x0, x1, x0
  40d784:	str	x0, [sp, #152]
  40d788:	b	40d798 <__fxstatat@plt+0xa288>
  40d78c:	ldr	x0, [sp, #152]
  40d790:	mov	w1, #0x30                  	// #48
  40d794:	strb	w1, [x0]
  40d798:	ldr	x0, [sp, #152]
  40d79c:	sub	x0, x0, #0x1
  40d7a0:	str	x0, [sp, #152]
  40d7a4:	ldr	x0, [sp, #152]
  40d7a8:	ldrb	w0, [x0]
  40d7ac:	cmp	w0, #0x39
  40d7b0:	b.eq	40d78c <__fxstatat@plt+0xa27c>  // b.none
  40d7b4:	ldr	x0, [sp, #152]
  40d7b8:	ldrb	w0, [x0]
  40d7bc:	add	w0, w0, #0x1
  40d7c0:	and	w1, w0, #0xff
  40d7c4:	ldr	x0, [sp, #152]
  40d7c8:	strb	w1, [x0]
  40d7cc:	ldr	x0, [sp, #176]
  40d7d0:	bl	402fd0 <readdir@plt>
  40d7d4:	str	x0, [sp, #104]
  40d7d8:	ldr	x0, [sp, #104]
  40d7dc:	cmp	x0, #0x0
  40d7e0:	b.ne	40d4b8 <__fxstatat@plt+0x9fa8>  // b.any
  40d7e4:	ldr	x0, [sp, #64]
  40d7e8:	ldr	x1, [sp, #168]
  40d7ec:	str	x1, [x0]
  40d7f0:	ldr	w0, [sp, #188]
  40d7f4:	ldp	x29, x30, [sp], #192
  40d7f8:	ret
  40d7fc:	stp	x29, x30, [sp, #-128]!
  40d800:	mov	x29, sp
  40d804:	str	w0, [sp, #44]
  40d808:	str	x1, [sp, #32]
  40d80c:	str	w2, [sp, #40]
  40d810:	strb	w3, [sp, #31]
  40d814:	ldr	x0, [sp, #32]
  40d818:	bl	40e1a4 <__fxstatat@plt+0xac94>
  40d81c:	mov	x1, x0
  40d820:	ldr	x0, [sp, #32]
  40d824:	sub	x0, x1, x0
  40d828:	str	x0, [sp, #120]
  40d82c:	ldr	x0, [sp, #120]
  40d830:	ldr	x1, [sp, #32]
  40d834:	add	x0, x1, x0
  40d838:	bl	402c70 <strlen@plt>
  40d83c:	mov	x1, x0
  40d840:	ldr	x0, [sp, #120]
  40d844:	add	x0, x1, x0
  40d848:	str	x0, [sp, #104]
  40d84c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40d850:	add	x0, x0, #0x9b8
  40d854:	ldr	x0, [x0]
  40d858:	cmp	x0, #0x0
  40d85c:	b.ne	40d868 <__fxstatat@plt+0xa358>  // b.any
  40d860:	mov	x0, #0x0                   	// #0
  40d864:	bl	40d14c <__fxstatat@plt+0x9c3c>
  40d868:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40d86c:	add	x0, x0, #0x9b8
  40d870:	ldr	x0, [x0]
  40d874:	bl	402c70 <strlen@plt>
  40d878:	add	x0, x0, #0x1
  40d87c:	str	x0, [sp, #96]
  40d880:	ldr	x0, [sp, #96]
  40d884:	str	x0, [sp, #112]
  40d888:	ldr	x0, [sp, #112]
  40d88c:	cmp	x0, #0x8
  40d890:	b.hi	40d89c <__fxstatat@plt+0xa38c>  // b.pmore
  40d894:	mov	x0, #0x9                   	// #9
  40d898:	str	x0, [sp, #112]
  40d89c:	ldr	x1, [sp, #104]
  40d8a0:	ldr	x0, [sp, #112]
  40d8a4:	add	x0, x1, x0
  40d8a8:	add	x0, x0, #0x1
  40d8ac:	str	x0, [sp, #88]
  40d8b0:	ldr	x0, [sp, #88]
  40d8b4:	bl	402ec0 <malloc@plt>
  40d8b8:	str	x0, [sp, #72]
  40d8bc:	ldr	x0, [sp, #72]
  40d8c0:	cmp	x0, #0x0
  40d8c4:	b.ne	40d8d0 <__fxstatat@plt+0xa3c0>  // b.any
  40d8c8:	ldr	x0, [sp, #72]
  40d8cc:	b	40daf8 <__fxstatat@plt+0xa5e8>
  40d8d0:	str	xzr, [sp, #64]
  40d8d4:	mov	w0, #0xffffffff            	// #-1
  40d8d8:	str	w0, [sp, #60]
  40d8dc:	str	xzr, [sp, #48]
  40d8e0:	ldr	x3, [sp, #72]
  40d8e4:	ldr	x0, [sp, #104]
  40d8e8:	add	x0, x0, #0x1
  40d8ec:	mov	x2, x0
  40d8f0:	ldr	x1, [sp, #32]
  40d8f4:	mov	x0, x3
  40d8f8:	bl	402c30 <memcpy@plt>
  40d8fc:	ldr	w0, [sp, #40]
  40d900:	cmp	w0, #0x1
  40d904:	b.ne	40d934 <__fxstatat@plt+0xa424>  // b.any
  40d908:	ldr	x1, [sp, #72]
  40d90c:	ldr	x0, [sp, #104]
  40d910:	add	x3, x1, x0
  40d914:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40d918:	add	x0, x0, #0x9b8
  40d91c:	ldr	x0, [x0]
  40d920:	ldr	x2, [sp, #96]
  40d924:	mov	x1, x0
  40d928:	mov	x0, x3
  40d92c:	bl	402c30 <memcpy@plt>
  40d930:	b	40da1c <__fxstatat@plt+0xa50c>
  40d934:	ldr	x1, [sp, #88]
  40d938:	add	x3, sp, #0x3c
  40d93c:	add	x2, sp, #0x40
  40d940:	add	x0, sp, #0x48
  40d944:	mov	x6, x3
  40d948:	mov	x5, x2
  40d94c:	ldr	x4, [sp, #120]
  40d950:	ldr	x3, [sp, #104]
  40d954:	mov	x2, x1
  40d958:	mov	x1, x0
  40d95c:	ldr	w0, [sp, #44]
  40d960:	bl	40d38c <__fxstatat@plt+0x9e7c>
  40d964:	cmp	w0, #0x3
  40d968:	b.eq	40d9f8 <__fxstatat@plt+0xa4e8>  // b.none
  40d96c:	cmp	w0, #0x3
  40d970:	b.hi	40da1c <__fxstatat@plt+0xa50c>  // b.pmore
  40d974:	cmp	w0, #0x2
  40d978:	b.eq	40d998 <__fxstatat@plt+0xa488>  // b.none
  40d97c:	cmp	w0, #0x2
  40d980:	b.hi	40da1c <__fxstatat@plt+0xa50c>  // b.pmore
  40d984:	cmp	w0, #0x0
  40d988:	b.eq	40da18 <__fxstatat@plt+0xa508>  // b.none
  40d98c:	cmp	w0, #0x1
  40d990:	b.eq	40d9d4 <__fxstatat@plt+0xa4c4>  // b.none
  40d994:	b	40da1c <__fxstatat@plt+0xa50c>
  40d998:	ldr	w0, [sp, #40]
  40d99c:	cmp	w0, #0x2
  40d9a0:	b.ne	40d9d4 <__fxstatat@plt+0xa4c4>  // b.any
  40d9a4:	mov	w0, #0x1                   	// #1
  40d9a8:	str	w0, [sp, #40]
  40d9ac:	ldr	x1, [sp, #72]
  40d9b0:	ldr	x0, [sp, #104]
  40d9b4:	add	x3, x1, x0
  40d9b8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40d9bc:	add	x0, x0, #0x9b8
  40d9c0:	ldr	x0, [x0]
  40d9c4:	ldr	x2, [sp, #96]
  40d9c8:	mov	x1, x0
  40d9cc:	mov	x0, x3
  40d9d0:	bl	402c30 <memcpy@plt>
  40d9d4:	ldr	x0, [sp, #72]
  40d9d8:	ldr	w1, [sp, #60]
  40d9dc:	add	x2, sp, #0x30
  40d9e0:	mov	x4, x2
  40d9e4:	mov	w3, w1
  40d9e8:	mov	w2, #0x7e                  	// #126
  40d9ec:	ldr	x1, [sp, #104]
  40d9f0:	bl	40d1d0 <__fxstatat@plt+0x9cc0>
  40d9f4:	b	40da1c <__fxstatat@plt+0xa50c>
  40d9f8:	ldr	x0, [sp, #72]
  40d9fc:	bl	4031c0 <free@plt>
  40da00:	bl	403420 <__errno_location@plt>
  40da04:	mov	x1, x0
  40da08:	mov	w0, #0xc                   	// #12
  40da0c:	str	w0, [x1]
  40da10:	mov	x0, #0x0                   	// #0
  40da14:	b	40daf8 <__fxstatat@plt+0xa5e8>
  40da18:	nop
  40da1c:	ldrb	w0, [sp, #31]
  40da20:	eor	w0, w0, #0x1
  40da24:	and	w0, w0, #0xff
  40da28:	cmp	w0, #0x0
  40da2c:	b.ne	40dad4 <__fxstatat@plt+0xa5c4>  // b.any
  40da30:	ldr	w0, [sp, #60]
  40da34:	cmp	w0, #0x0
  40da38:	b.ge	40da48 <__fxstatat@plt+0xa538>  // b.tcont
  40da3c:	mov	w0, #0xffffff9c            	// #-100
  40da40:	str	w0, [sp, #60]
  40da44:	str	xzr, [sp, #120]
  40da48:	ldr	w0, [sp, #40]
  40da4c:	cmp	w0, #0x1
  40da50:	cset	w0, ne  // ne = any
  40da54:	and	w0, w0, #0xff
  40da58:	str	w0, [sp, #84]
  40da5c:	ldr	w2, [sp, #60]
  40da60:	ldr	x1, [sp, #72]
  40da64:	ldr	x0, [sp, #120]
  40da68:	add	x0, x1, x0
  40da6c:	ldr	w4, [sp, #84]
  40da70:	mov	x3, x0
  40da74:	ldr	x1, [sp, #32]
  40da78:	mov	w0, #0xffffff9c            	// #-100
  40da7c:	bl	413a6c <__fxstatat@plt+0x1055c>
  40da80:	cmp	w0, #0x0
  40da84:	b.eq	40dadc <__fxstatat@plt+0xa5cc>  // b.none
  40da88:	bl	403420 <__errno_location@plt>
  40da8c:	ldr	w0, [x0]
  40da90:	str	w0, [sp, #80]
  40da94:	ldr	w0, [sp, #80]
  40da98:	cmp	w0, #0x11
  40da9c:	b.eq	40d8e0 <__fxstatat@plt+0xa3d0>  // b.none
  40daa0:	ldr	x0, [sp, #64]
  40daa4:	cmp	x0, #0x0
  40daa8:	b.eq	40dab4 <__fxstatat@plt+0xa5a4>  // b.none
  40daac:	ldr	x0, [sp, #64]
  40dab0:	bl	403030 <closedir@plt>
  40dab4:	ldr	x0, [sp, #72]
  40dab8:	bl	4031c0 <free@plt>
  40dabc:	bl	403420 <__errno_location@plt>
  40dac0:	mov	x1, x0
  40dac4:	ldr	w0, [sp, #80]
  40dac8:	str	w0, [x1]
  40dacc:	mov	x0, #0x0                   	// #0
  40dad0:	b	40daf8 <__fxstatat@plt+0xa5e8>
  40dad4:	nop
  40dad8:	b	40dae0 <__fxstatat@plt+0xa5d0>
  40dadc:	nop
  40dae0:	ldr	x0, [sp, #64]
  40dae4:	cmp	x0, #0x0
  40dae8:	b.eq	40daf4 <__fxstatat@plt+0xa5e4>  // b.none
  40daec:	ldr	x0, [sp, #64]
  40daf0:	bl	403030 <closedir@plt>
  40daf4:	ldr	x0, [sp, #72]
  40daf8:	ldp	x29, x30, [sp], #128
  40dafc:	ret
  40db00:	stp	x29, x30, [sp, #-32]!
  40db04:	mov	x29, sp
  40db08:	str	w0, [sp, #28]
  40db0c:	str	x1, [sp, #16]
  40db10:	str	w2, [sp, #24]
  40db14:	mov	w3, #0x1                   	// #1
  40db18:	ldr	w2, [sp, #24]
  40db1c:	ldr	x1, [sp, #16]
  40db20:	ldr	w0, [sp, #28]
  40db24:	bl	40d7fc <__fxstatat@plt+0xa2ec>
  40db28:	ldp	x29, x30, [sp], #32
  40db2c:	ret
  40db30:	stp	x29, x30, [sp, #-48]!
  40db34:	mov	x29, sp
  40db38:	str	w0, [sp, #28]
  40db3c:	str	x1, [sp, #16]
  40db40:	str	w2, [sp, #24]
  40db44:	mov	w3, #0x0                   	// #0
  40db48:	ldr	w2, [sp, #24]
  40db4c:	ldr	x1, [sp, #16]
  40db50:	ldr	w0, [sp, #28]
  40db54:	bl	40d7fc <__fxstatat@plt+0xa2ec>
  40db58:	str	x0, [sp, #40]
  40db5c:	ldr	x0, [sp, #40]
  40db60:	cmp	x0, #0x0
  40db64:	b.ne	40db6c <__fxstatat@plt+0xa65c>  // b.any
  40db68:	bl	41793c <__fxstatat@plt+0x1442c>
  40db6c:	ldr	x0, [sp, #40]
  40db70:	ldp	x29, x30, [sp], #48
  40db74:	ret
  40db78:	stp	x29, x30, [sp, #-32]!
  40db7c:	mov	x29, sp
  40db80:	str	x0, [sp, #24]
  40db84:	str	x1, [sp, #16]
  40db88:	ldr	x0, [sp, #16]
  40db8c:	cmp	x0, #0x0
  40db90:	b.eq	40dba4 <__fxstatat@plt+0xa694>  // b.none
  40db94:	ldr	x0, [sp, #16]
  40db98:	ldrb	w0, [x0]
  40db9c:	cmp	w0, #0x0
  40dba0:	b.ne	40dbac <__fxstatat@plt+0xa69c>  // b.any
  40dba4:	mov	w0, #0x2                   	// #2
  40dba8:	b	40dbec <__fxstatat@plt+0xa6dc>
  40dbac:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40dbb0:	add	x0, x0, #0x528
  40dbb4:	ldr	x0, [x0]
  40dbb8:	mov	x5, x0
  40dbbc:	mov	x4, #0x4                   	// #4
  40dbc0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40dbc4:	add	x3, x0, #0x3e8
  40dbc8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40dbcc:	add	x2, x0, #0x3a0
  40dbd0:	ldr	x1, [sp, #16]
  40dbd4:	ldr	x0, [sp, #24]
  40dbd8:	bl	418f34 <__fxstatat@plt+0x15a24>
  40dbdc:	mov	x1, x0
  40dbe0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40dbe4:	add	x0, x0, #0x3e8
  40dbe8:	ldr	w0, [x0, x1, lsl #2]
  40dbec:	ldp	x29, x30, [sp], #32
  40dbf0:	ret
  40dbf4:	stp	x29, x30, [sp, #-32]!
  40dbf8:	mov	x29, sp
  40dbfc:	str	x0, [sp, #24]
  40dc00:	str	x1, [sp, #16]
  40dc04:	ldr	x0, [sp, #16]
  40dc08:	cmp	x0, #0x0
  40dc0c:	b.eq	40dc30 <__fxstatat@plt+0xa720>  // b.none
  40dc10:	ldr	x0, [sp, #16]
  40dc14:	ldrb	w0, [x0]
  40dc18:	cmp	w0, #0x0
  40dc1c:	b.eq	40dc30 <__fxstatat@plt+0xa720>  // b.none
  40dc20:	ldr	x1, [sp, #16]
  40dc24:	ldr	x0, [sp, #24]
  40dc28:	bl	40db78 <__fxstatat@plt+0xa668>
  40dc2c:	b	40dc4c <__fxstatat@plt+0xa73c>
  40dc30:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40dc34:	add	x0, x0, #0x408
  40dc38:	bl	403440 <getenv@plt>
  40dc3c:	mov	x1, x0
  40dc40:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40dc44:	add	x0, x0, #0x418
  40dc48:	bl	40db78 <__fxstatat@plt+0xa668>
  40dc4c:	ldp	x29, x30, [sp], #32
  40dc50:	ret
  40dc54:	sub	sp, sp, #0x50
  40dc58:	str	x0, [sp, #24]
  40dc5c:	str	x1, [sp, #16]
  40dc60:	str	x2, [sp, #8]
  40dc64:	ldr	x0, [sp, #24]
  40dc68:	cmp	x0, #0x0
  40dc6c:	b.ne	40dc90 <__fxstatat@plt+0xa780>  // b.any
  40dc70:	ldr	x0, [sp, #16]
  40dc74:	cmp	x0, #0x0
  40dc78:	b.eq	40dc84 <__fxstatat@plt+0xa774>  // b.none
  40dc7c:	ldr	x0, [sp, #16]
  40dc80:	b	40dc88 <__fxstatat@plt+0xa778>
  40dc84:	mov	x0, #0x2000                	// #8192
  40dc88:	str	x0, [sp, #72]
  40dc8c:	b	40dd40 <__fxstatat@plt+0xa830>
  40dc90:	ldr	x0, [sp, #16]
  40dc94:	cmp	x0, #0x0
  40dc98:	b.eq	40dd38 <__fxstatat@plt+0xa828>  // b.none
  40dc9c:	ldr	x0, [sp, #24]
  40dca0:	str	x0, [sp, #64]
  40dca4:	ldr	x0, [sp, #16]
  40dca8:	str	x0, [sp, #56]
  40dcac:	b	40dcc0 <__fxstatat@plt+0xa7b0>
  40dcb0:	ldr	x0, [sp, #56]
  40dcb4:	str	x0, [sp, #64]
  40dcb8:	ldr	x0, [sp, #48]
  40dcbc:	str	x0, [sp, #56]
  40dcc0:	ldr	x0, [sp, #64]
  40dcc4:	ldr	x1, [sp, #56]
  40dcc8:	udiv	x2, x0, x1
  40dccc:	ldr	x1, [sp, #56]
  40dcd0:	mul	x1, x2, x1
  40dcd4:	sub	x0, x0, x1
  40dcd8:	str	x0, [sp, #48]
  40dcdc:	ldr	x0, [sp, #48]
  40dce0:	cmp	x0, #0x0
  40dce4:	b.ne	40dcb0 <__fxstatat@plt+0xa7a0>  // b.any
  40dce8:	ldr	x1, [sp, #24]
  40dcec:	ldr	x0, [sp, #56]
  40dcf0:	udiv	x0, x1, x0
  40dcf4:	str	x0, [sp, #40]
  40dcf8:	ldr	x1, [sp, #40]
  40dcfc:	ldr	x0, [sp, #16]
  40dd00:	mul	x0, x1, x0
  40dd04:	str	x0, [sp, #32]
  40dd08:	ldr	x1, [sp, #32]
  40dd0c:	ldr	x0, [sp, #8]
  40dd10:	cmp	x1, x0
  40dd14:	b.hi	40dd38 <__fxstatat@plt+0xa828>  // b.pmore
  40dd18:	ldr	x1, [sp, #32]
  40dd1c:	ldr	x0, [sp, #16]
  40dd20:	udiv	x0, x1, x0
  40dd24:	ldr	x1, [sp, #40]
  40dd28:	cmp	x1, x0
  40dd2c:	b.ne	40dd38 <__fxstatat@plt+0xa828>  // b.any
  40dd30:	ldr	x0, [sp, #32]
  40dd34:	b	40dd54 <__fxstatat@plt+0xa844>
  40dd38:	ldr	x0, [sp, #24]
  40dd3c:	str	x0, [sp, #72]
  40dd40:	ldr	x0, [sp, #8]
  40dd44:	ldr	x2, [sp, #72]
  40dd48:	ldr	x1, [sp, #72]
  40dd4c:	cmp	x2, x0
  40dd50:	csel	x0, x1, x0, ls  // ls = plast
  40dd54:	add	sp, sp, #0x50
  40dd58:	ret
  40dd5c:	sub	sp, sp, #0x10
  40dd60:	str	x0, [sp, #8]
  40dd64:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40dd68:	add	x0, x0, #0x9c0
  40dd6c:	ldr	x1, [sp, #8]
  40dd70:	str	x1, [x0]
  40dd74:	nop
  40dd78:	add	sp, sp, #0x10
  40dd7c:	ret
  40dd80:	stp	x29, x30, [sp, #-48]!
  40dd84:	mov	x29, sp
  40dd88:	str	x19, [sp, #16]
  40dd8c:	strb	wzr, [sp, #47]
  40dd90:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40dd94:	add	x0, x0, #0x558
  40dd98:	ldr	x0, [x0]
  40dd9c:	bl	4183b0 <__fxstatat@plt+0x14ea0>
  40dda0:	cmp	x0, #0x0
  40dda4:	b.eq	40dde8 <__fxstatat@plt+0xa8d8>  // b.none
  40dda8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40ddac:	add	x0, x0, #0x558
  40ddb0:	ldr	x0, [x0]
  40ddb4:	mov	w2, #0x1                   	// #1
  40ddb8:	mov	x1, #0x0                   	// #0
  40ddbc:	bl	418428 <__fxstatat@plt+0x14f18>
  40ddc0:	cmp	w0, #0x0
  40ddc4:	b.ne	40dde8 <__fxstatat@plt+0xa8d8>  // b.any
  40ddc8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40ddcc:	add	x0, x0, #0x558
  40ddd0:	ldr	x0, [x0]
  40ddd4:	bl	418364 <__fxstatat@plt+0x14e54>
  40ddd8:	cmp	w0, #0x0
  40dddc:	b.eq	40dde8 <__fxstatat@plt+0xa8d8>  // b.none
  40dde0:	mov	w0, #0x1                   	// #1
  40dde4:	strb	w0, [sp, #47]
  40dde8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40ddec:	add	x0, x0, #0x558
  40ddf0:	ldr	x0, [x0]
  40ddf4:	bl	4192ec <__fxstatat@plt+0x15ddc>
  40ddf8:	cmp	w0, #0x0
  40ddfc:	b.eq	40de08 <__fxstatat@plt+0xa8f8>  // b.none
  40de00:	mov	w0, #0x1                   	// #1
  40de04:	strb	w0, [sp, #47]
  40de08:	ldrb	w0, [sp, #47]
  40de0c:	cmp	w0, #0x0
  40de10:	b.eq	40de8c <__fxstatat@plt+0xa97c>  // b.none
  40de14:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40de18:	add	x0, x0, #0x430
  40de1c:	bl	403490 <gettext@plt>
  40de20:	str	x0, [sp, #32]
  40de24:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40de28:	add	x0, x0, #0x9c0
  40de2c:	ldr	x0, [x0]
  40de30:	cmp	x0, #0x0
  40de34:	b.eq	40de70 <__fxstatat@plt+0xa960>  // b.none
  40de38:	bl	403420 <__errno_location@plt>
  40de3c:	ldr	w19, [x0]
  40de40:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40de44:	add	x0, x0, #0x9c0
  40de48:	ldr	x0, [x0]
  40de4c:	bl	4137c4 <__fxstatat@plt+0x102b4>
  40de50:	ldr	x4, [sp, #32]
  40de54:	mov	x3, x0
  40de58:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40de5c:	add	x2, x0, #0x448
  40de60:	mov	w1, w19
  40de64:	mov	w0, #0x0                   	// #0
  40de68:	bl	402cb0 <error@plt>
  40de6c:	b	40de8c <__fxstatat@plt+0xa97c>
  40de70:	bl	403420 <__errno_location@plt>
  40de74:	ldr	w1, [x0]
  40de78:	ldr	x3, [sp, #32]
  40de7c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40de80:	add	x2, x0, #0x450
  40de84:	mov	w0, #0x0                   	// #0
  40de88:	bl	402cb0 <error@plt>
  40de8c:	bl	40df04 <__fxstatat@plt+0xa9f4>
  40de90:	ldrb	w0, [sp, #47]
  40de94:	cmp	w0, #0x0
  40de98:	b.eq	40deac <__fxstatat@plt+0xa99c>  // b.none
  40de9c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40dea0:	add	x0, x0, #0x4c8
  40dea4:	ldr	w0, [x0]
  40dea8:	bl	402c40 <_exit@plt>
  40deac:	nop
  40deb0:	ldr	x19, [sp, #16]
  40deb4:	ldp	x29, x30, [sp], #48
  40deb8:	ret
  40debc:	sub	sp, sp, #0x10
  40dec0:	str	x0, [sp, #8]
  40dec4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40dec8:	add	x0, x0, #0x9c8
  40decc:	ldr	x1, [sp, #8]
  40ded0:	str	x1, [x0]
  40ded4:	nop
  40ded8:	add	sp, sp, #0x10
  40dedc:	ret
  40dee0:	sub	sp, sp, #0x10
  40dee4:	strb	w0, [sp, #15]
  40dee8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40deec:	add	x0, x0, #0x9d0
  40def0:	ldrb	w1, [sp, #15]
  40def4:	strb	w1, [x0]
  40def8:	nop
  40defc:	add	sp, sp, #0x10
  40df00:	ret
  40df04:	stp	x29, x30, [sp, #-48]!
  40df08:	mov	x29, sp
  40df0c:	str	x19, [sp, #16]
  40df10:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40df14:	add	x0, x0, #0x550
  40df18:	ldr	x0, [x0]
  40df1c:	bl	4192ec <__fxstatat@plt+0x15ddc>
  40df20:	cmp	w0, #0x0
  40df24:	b.eq	40dfdc <__fxstatat@plt+0xaacc>  // b.none
  40df28:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40df2c:	add	x0, x0, #0x9d0
  40df30:	ldrb	w0, [x0]
  40df34:	eor	w0, w0, #0x1
  40df38:	and	w0, w0, #0xff
  40df3c:	cmp	w0, #0x0
  40df40:	b.ne	40df54 <__fxstatat@plt+0xaa44>  // b.any
  40df44:	bl	403420 <__errno_location@plt>
  40df48:	ldr	w0, [x0]
  40df4c:	cmp	w0, #0x20
  40df50:	b.eq	40dfdc <__fxstatat@plt+0xaacc>  // b.none
  40df54:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40df58:	add	x0, x0, #0x458
  40df5c:	bl	403490 <gettext@plt>
  40df60:	str	x0, [sp, #40]
  40df64:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40df68:	add	x0, x0, #0x9c8
  40df6c:	ldr	x0, [x0]
  40df70:	cmp	x0, #0x0
  40df74:	b.eq	40dfb0 <__fxstatat@plt+0xaaa0>  // b.none
  40df78:	bl	403420 <__errno_location@plt>
  40df7c:	ldr	w19, [x0]
  40df80:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  40df84:	add	x0, x0, #0x9c8
  40df88:	ldr	x0, [x0]
  40df8c:	bl	4137c4 <__fxstatat@plt+0x102b4>
  40df90:	ldr	x4, [sp, #40]
  40df94:	mov	x3, x0
  40df98:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40df9c:	add	x2, x0, #0x468
  40dfa0:	mov	w1, w19
  40dfa4:	mov	w0, #0x0                   	// #0
  40dfa8:	bl	402cb0 <error@plt>
  40dfac:	b	40dfcc <__fxstatat@plt+0xaabc>
  40dfb0:	bl	403420 <__errno_location@plt>
  40dfb4:	ldr	w1, [x0]
  40dfb8:	ldr	x3, [sp, #40]
  40dfbc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40dfc0:	add	x2, x0, #0x470
  40dfc4:	mov	w0, #0x0                   	// #0
  40dfc8:	bl	402cb0 <error@plt>
  40dfcc:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40dfd0:	add	x0, x0, #0x4c8
  40dfd4:	ldr	w0, [x0]
  40dfd8:	bl	402c40 <_exit@plt>
  40dfdc:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40dfe0:	add	x0, x0, #0x538
  40dfe4:	ldr	x0, [x0]
  40dfe8:	bl	4192ec <__fxstatat@plt+0x15ddc>
  40dfec:	cmp	w0, #0x0
  40dff0:	b.eq	40e004 <__fxstatat@plt+0xaaf4>  // b.none
  40dff4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  40dff8:	add	x0, x0, #0x4c8
  40dffc:	ldr	w0, [x0]
  40e000:	bl	402c40 <_exit@plt>
  40e004:	nop
  40e008:	ldr	x19, [sp, #16]
  40e00c:	ldp	x29, x30, [sp], #48
  40e010:	ret
  40e014:	stp	x29, x30, [sp, #-48]!
  40e018:	mov	x29, sp
  40e01c:	str	x0, [sp, #24]
  40e020:	ldr	x0, [sp, #24]
  40e024:	bl	40e0fc <__fxstatat@plt+0xabec>
  40e028:	str	x0, [sp, #40]
  40e02c:	ldr	x0, [sp, #40]
  40e030:	cmp	x0, #0x0
  40e034:	b.ne	40e03c <__fxstatat@plt+0xab2c>  // b.any
  40e038:	bl	41793c <__fxstatat@plt+0x1442c>
  40e03c:	ldr	x0, [sp, #40]
  40e040:	ldp	x29, x30, [sp], #48
  40e044:	ret
  40e048:	stp	x29, x30, [sp, #-48]!
  40e04c:	mov	x29, sp
  40e050:	str	x0, [sp, #24]
  40e054:	str	xzr, [sp, #32]
  40e058:	ldr	x0, [sp, #32]
  40e05c:	cmp	x0, #0x0
  40e060:	b.ne	40e084 <__fxstatat@plt+0xab74>  // b.any
  40e064:	ldr	x0, [sp, #24]
  40e068:	ldrb	w0, [x0]
  40e06c:	cmp	w0, #0x2f
  40e070:	b.ne	40e07c <__fxstatat@plt+0xab6c>  // b.any
  40e074:	mov	x0, #0x1                   	// #1
  40e078:	b	40e088 <__fxstatat@plt+0xab78>
  40e07c:	mov	x0, #0x0                   	// #0
  40e080:	b	40e088 <__fxstatat@plt+0xab78>
  40e084:	mov	x0, #0x0                   	// #0
  40e088:	ldr	x1, [sp, #32]
  40e08c:	add	x0, x1, x0
  40e090:	str	x0, [sp, #32]
  40e094:	ldr	x0, [sp, #24]
  40e098:	bl	40e1a4 <__fxstatat@plt+0xac94>
  40e09c:	mov	x1, x0
  40e0a0:	ldr	x0, [sp, #24]
  40e0a4:	sub	x0, x1, x0
  40e0a8:	str	x0, [sp, #40]
  40e0ac:	b	40e0d8 <__fxstatat@plt+0xabc8>
  40e0b0:	ldr	x0, [sp, #40]
  40e0b4:	sub	x0, x0, #0x1
  40e0b8:	ldr	x1, [sp, #24]
  40e0bc:	add	x0, x1, x0
  40e0c0:	ldrb	w0, [x0]
  40e0c4:	cmp	w0, #0x2f
  40e0c8:	b.ne	40e0ec <__fxstatat@plt+0xabdc>  // b.any
  40e0cc:	ldr	x0, [sp, #40]
  40e0d0:	sub	x0, x0, #0x1
  40e0d4:	str	x0, [sp, #40]
  40e0d8:	ldr	x1, [sp, #32]
  40e0dc:	ldr	x0, [sp, #40]
  40e0e0:	cmp	x1, x0
  40e0e4:	b.cc	40e0b0 <__fxstatat@plt+0xaba0>  // b.lo, b.ul, b.last
  40e0e8:	b	40e0f0 <__fxstatat@plt+0xabe0>
  40e0ec:	nop
  40e0f0:	ldr	x0, [sp, #40]
  40e0f4:	ldp	x29, x30, [sp], #48
  40e0f8:	ret
  40e0fc:	stp	x29, x30, [sp, #-64]!
  40e100:	mov	x29, sp
  40e104:	str	x0, [sp, #24]
  40e108:	ldr	x0, [sp, #24]
  40e10c:	bl	40e048 <__fxstatat@plt+0xab38>
  40e110:	str	x0, [sp, #56]
  40e114:	ldr	x0, [sp, #56]
  40e118:	cmp	x0, #0x0
  40e11c:	cset	w0, eq  // eq = none
  40e120:	strb	w0, [sp, #55]
  40e124:	ldrb	w1, [sp, #55]
  40e128:	ldr	x0, [sp, #56]
  40e12c:	add	x0, x1, x0
  40e130:	add	x0, x0, #0x1
  40e134:	bl	402ec0 <malloc@plt>
  40e138:	str	x0, [sp, #40]
  40e13c:	ldr	x0, [sp, #40]
  40e140:	cmp	x0, #0x0
  40e144:	b.ne	40e150 <__fxstatat@plt+0xac40>  // b.any
  40e148:	mov	x0, #0x0                   	// #0
  40e14c:	b	40e19c <__fxstatat@plt+0xac8c>
  40e150:	ldr	x2, [sp, #56]
  40e154:	ldr	x1, [sp, #24]
  40e158:	ldr	x0, [sp, #40]
  40e15c:	bl	402c30 <memcpy@plt>
  40e160:	ldrb	w0, [sp, #55]
  40e164:	cmp	w0, #0x0
  40e168:	b.eq	40e188 <__fxstatat@plt+0xac78>  // b.none
  40e16c:	ldr	x0, [sp, #56]
  40e170:	add	x1, x0, #0x1
  40e174:	str	x1, [sp, #56]
  40e178:	ldr	x1, [sp, #40]
  40e17c:	add	x0, x1, x0
  40e180:	mov	w1, #0x2e                  	// #46
  40e184:	strb	w1, [x0]
  40e188:	ldr	x1, [sp, #40]
  40e18c:	ldr	x0, [sp, #56]
  40e190:	add	x0, x1, x0
  40e194:	strb	wzr, [x0]
  40e198:	ldr	x0, [sp, #40]
  40e19c:	ldp	x29, x30, [sp], #64
  40e1a0:	ret
  40e1a4:	sub	sp, sp, #0x30
  40e1a8:	str	x0, [sp, #8]
  40e1ac:	ldr	x0, [sp, #8]
  40e1b0:	str	x0, [sp, #40]
  40e1b4:	strb	wzr, [sp, #31]
  40e1b8:	b	40e1c8 <__fxstatat@plt+0xacb8>
  40e1bc:	ldr	x0, [sp, #40]
  40e1c0:	add	x0, x0, #0x1
  40e1c4:	str	x0, [sp, #40]
  40e1c8:	ldr	x0, [sp, #40]
  40e1cc:	ldrb	w0, [x0]
  40e1d0:	cmp	w0, #0x2f
  40e1d4:	b.eq	40e1bc <__fxstatat@plt+0xacac>  // b.none
  40e1d8:	ldr	x0, [sp, #40]
  40e1dc:	str	x0, [sp, #32]
  40e1e0:	b	40e224 <__fxstatat@plt+0xad14>
  40e1e4:	ldr	x0, [sp, #32]
  40e1e8:	ldrb	w0, [x0]
  40e1ec:	cmp	w0, #0x2f
  40e1f0:	b.ne	40e200 <__fxstatat@plt+0xacf0>  // b.any
  40e1f4:	mov	w0, #0x1                   	// #1
  40e1f8:	strb	w0, [sp, #31]
  40e1fc:	b	40e218 <__fxstatat@plt+0xad08>
  40e200:	ldrb	w0, [sp, #31]
  40e204:	cmp	w0, #0x0
  40e208:	b.eq	40e218 <__fxstatat@plt+0xad08>  // b.none
  40e20c:	ldr	x0, [sp, #32]
  40e210:	str	x0, [sp, #40]
  40e214:	strb	wzr, [sp, #31]
  40e218:	ldr	x0, [sp, #32]
  40e21c:	add	x0, x0, #0x1
  40e220:	str	x0, [sp, #32]
  40e224:	ldr	x0, [sp, #32]
  40e228:	ldrb	w0, [x0]
  40e22c:	cmp	w0, #0x0
  40e230:	b.ne	40e1e4 <__fxstatat@plt+0xacd4>  // b.any
  40e234:	ldr	x0, [sp, #40]
  40e238:	add	sp, sp, #0x30
  40e23c:	ret
  40e240:	stp	x29, x30, [sp, #-48]!
  40e244:	mov	x29, sp
  40e248:	str	x0, [sp, #24]
  40e24c:	str	xzr, [sp, #32]
  40e250:	ldr	x0, [sp, #24]
  40e254:	bl	402c70 <strlen@plt>
  40e258:	str	x0, [sp, #40]
  40e25c:	b	40e26c <__fxstatat@plt+0xad5c>
  40e260:	ldr	x0, [sp, #40]
  40e264:	sub	x0, x0, #0x1
  40e268:	str	x0, [sp, #40]
  40e26c:	ldr	x0, [sp, #40]
  40e270:	cmp	x0, #0x1
  40e274:	b.ls	40e294 <__fxstatat@plt+0xad84>  // b.plast
  40e278:	ldr	x0, [sp, #40]
  40e27c:	sub	x0, x0, #0x1
  40e280:	ldr	x1, [sp, #24]
  40e284:	add	x0, x1, x0
  40e288:	ldrb	w0, [x0]
  40e28c:	cmp	w0, #0x2f
  40e290:	b.eq	40e260 <__fxstatat@plt+0xad50>  // b.none
  40e294:	ldr	x0, [sp, #40]
  40e298:	ldp	x29, x30, [sp], #48
  40e29c:	ret
  40e2a0:	stp	x29, x30, [sp, #-64]!
  40e2a4:	mov	x29, sp
  40e2a8:	str	w0, [sp, #44]
  40e2ac:	str	x1, [sp, #32]
  40e2b0:	str	x2, [sp, #24]
  40e2b4:	str	w3, [sp, #40]
  40e2b8:	ldr	w0, [sp, #40]
  40e2bc:	mov	w3, w0
  40e2c0:	ldr	x2, [sp, #24]
  40e2c4:	ldr	x1, [sp, #32]
  40e2c8:	ldr	w0, [sp, #44]
  40e2cc:	bl	4030a0 <posix_fadvise@plt>
  40e2d0:	str	w0, [sp, #60]
  40e2d4:	nop
  40e2d8:	ldp	x29, x30, [sp], #64
  40e2dc:	ret
  40e2e0:	stp	x29, x30, [sp, #-32]!
  40e2e4:	mov	x29, sp
  40e2e8:	str	x0, [sp, #24]
  40e2ec:	str	w1, [sp, #20]
  40e2f0:	ldr	x0, [sp, #24]
  40e2f4:	cmp	x0, #0x0
  40e2f8:	b.eq	40e314 <__fxstatat@plt+0xae04>  // b.none
  40e2fc:	ldr	x0, [sp, #24]
  40e300:	bl	402e40 <fileno@plt>
  40e304:	ldr	w3, [sp, #20]
  40e308:	mov	x2, #0x0                   	// #0
  40e30c:	mov	x1, #0x0                   	// #0
  40e310:	bl	40e2a0 <__fxstatat@plt+0xad90>
  40e314:	nop
  40e318:	ldp	x29, x30, [sp], #32
  40e31c:	ret
  40e320:	stp	x29, x30, [sp, #-256]!
  40e324:	mov	x29, sp
  40e328:	str	x0, [sp, #24]
  40e32c:	str	w1, [sp, #20]
  40e330:	str	x2, [sp, #208]
  40e334:	str	x3, [sp, #216]
  40e338:	str	x4, [sp, #224]
  40e33c:	str	x5, [sp, #232]
  40e340:	str	x6, [sp, #240]
  40e344:	str	x7, [sp, #248]
  40e348:	str	q0, [sp, #80]
  40e34c:	str	q1, [sp, #96]
  40e350:	str	q2, [sp, #112]
  40e354:	str	q3, [sp, #128]
  40e358:	str	q4, [sp, #144]
  40e35c:	str	q5, [sp, #160]
  40e360:	str	q6, [sp, #176]
  40e364:	str	q7, [sp, #192]
  40e368:	str	wzr, [sp, #76]
  40e36c:	ldr	w0, [sp, #20]
  40e370:	and	w0, w0, #0x40
  40e374:	cmp	w0, #0x0
  40e378:	b.eq	40e3fc <__fxstatat@plt+0xaeec>  // b.none
  40e37c:	add	x0, sp, #0x100
  40e380:	str	x0, [sp, #40]
  40e384:	add	x0, sp, #0x100
  40e388:	str	x0, [sp, #48]
  40e38c:	add	x0, sp, #0xd0
  40e390:	str	x0, [sp, #56]
  40e394:	mov	w0, #0xffffffd0            	// #-48
  40e398:	str	w0, [sp, #64]
  40e39c:	mov	w0, #0xffffff80            	// #-128
  40e3a0:	str	w0, [sp, #68]
  40e3a4:	ldr	w1, [sp, #64]
  40e3a8:	ldr	x0, [sp, #40]
  40e3ac:	cmp	w1, #0x0
  40e3b0:	b.lt	40e3c4 <__fxstatat@plt+0xaeb4>  // b.tstop
  40e3b4:	add	x1, x0, #0xb
  40e3b8:	and	x1, x1, #0xfffffffffffffff8
  40e3bc:	str	x1, [sp, #40]
  40e3c0:	b	40e3f4 <__fxstatat@plt+0xaee4>
  40e3c4:	add	w2, w1, #0x8
  40e3c8:	str	w2, [sp, #64]
  40e3cc:	ldr	w2, [sp, #64]
  40e3d0:	cmp	w2, #0x0
  40e3d4:	b.le	40e3e8 <__fxstatat@plt+0xaed8>
  40e3d8:	add	x1, x0, #0xb
  40e3dc:	and	x1, x1, #0xfffffffffffffff8
  40e3e0:	str	x1, [sp, #40]
  40e3e4:	b	40e3f4 <__fxstatat@plt+0xaee4>
  40e3e8:	ldr	x2, [sp, #48]
  40e3ec:	sxtw	x0, w1
  40e3f0:	add	x0, x2, x0
  40e3f4:	ldr	w0, [x0]
  40e3f8:	str	w0, [sp, #76]
  40e3fc:	ldr	w2, [sp, #76]
  40e400:	ldr	w1, [sp, #20]
  40e404:	ldr	x0, [sp, #24]
  40e408:	bl	402ef0 <open@plt>
  40e40c:	bl	4155ac <__fxstatat@plt+0x1209c>
  40e410:	ldp	x29, x30, [sp], #256
  40e414:	ret
  40e418:	stp	x29, x30, [sp, #-64]!
  40e41c:	mov	x29, sp
  40e420:	str	x0, [sp, #40]
  40e424:	str	x1, [sp, #32]
  40e428:	str	x2, [sp, #24]
  40e42c:	ldr	x0, [sp, #40]
  40e430:	cmp	x0, #0x0
  40e434:	b.eq	40e4b4 <__fxstatat@plt+0xafa4>  // b.none
  40e438:	mov	x0, #0x18                  	// #24
  40e43c:	bl	41775c <__fxstatat@plt+0x1424c>
  40e440:	str	x0, [sp, #56]
  40e444:	ldr	x0, [sp, #32]
  40e448:	bl	417910 <__fxstatat@plt+0x14400>
  40e44c:	mov	x1, x0
  40e450:	ldr	x0, [sp, #56]
  40e454:	str	x1, [x0]
  40e458:	ldr	x0, [sp, #24]
  40e45c:	ldr	x1, [x0, #8]
  40e460:	ldr	x0, [sp, #56]
  40e464:	str	x1, [x0, #8]
  40e468:	ldr	x0, [sp, #24]
  40e46c:	ldr	x1, [x0]
  40e470:	ldr	x0, [sp, #56]
  40e474:	str	x1, [x0, #16]
  40e478:	ldr	x1, [sp, #56]
  40e47c:	ldr	x0, [sp, #40]
  40e480:	bl	41024c <__fxstatat@plt+0xcd3c>
  40e484:	str	x0, [sp, #48]
  40e488:	ldr	x0, [sp, #48]
  40e48c:	cmp	x0, #0x0
  40e490:	b.ne	40e498 <__fxstatat@plt+0xaf88>  // b.any
  40e494:	bl	41793c <__fxstatat@plt+0x1442c>
  40e498:	ldr	x1, [sp, #48]
  40e49c:	ldr	x0, [sp, #56]
  40e4a0:	cmp	x1, x0
  40e4a4:	b.eq	40e4b8 <__fxstatat@plt+0xafa8>  // b.none
  40e4a8:	ldr	x0, [sp, #56]
  40e4ac:	bl	410610 <__fxstatat@plt+0xd100>
  40e4b0:	b	40e4b8 <__fxstatat@plt+0xafa8>
  40e4b4:	nop
  40e4b8:	ldp	x29, x30, [sp], #64
  40e4bc:	ret
  40e4c0:	stp	x29, x30, [sp, #-80]!
  40e4c4:	mov	x29, sp
  40e4c8:	str	x0, [sp, #40]
  40e4cc:	str	x1, [sp, #32]
  40e4d0:	str	x2, [sp, #24]
  40e4d4:	ldr	x0, [sp, #40]
  40e4d8:	cmp	x0, #0x0
  40e4dc:	b.ne	40e4e8 <__fxstatat@plt+0xafd8>  // b.any
  40e4e0:	mov	w0, #0x0                   	// #0
  40e4e4:	b	40e524 <__fxstatat@plt+0xb014>
  40e4e8:	ldr	x0, [sp, #32]
  40e4ec:	str	x0, [sp, #56]
  40e4f0:	ldr	x0, [sp, #24]
  40e4f4:	ldr	x0, [x0, #8]
  40e4f8:	str	x0, [sp, #64]
  40e4fc:	ldr	x0, [sp, #24]
  40e500:	ldr	x0, [x0]
  40e504:	str	x0, [sp, #72]
  40e508:	add	x0, sp, #0x38
  40e50c:	mov	x1, x0
  40e510:	ldr	x0, [sp, #40]
  40e514:	bl	40ee58 <__fxstatat@plt+0xb948>
  40e518:	cmp	x0, #0x0
  40e51c:	cset	w0, ne  // ne = any
  40e520:	and	w0, w0, #0xff
  40e524:	ldp	x29, x30, [sp], #80
  40e528:	ret
  40e52c:	sub	sp, sp, #0x10
  40e530:	str	w0, [sp, #12]
  40e534:	ldr	w0, [sp, #12]
  40e538:	and	w0, w0, #0xf000
  40e53c:	cmp	w0, #0x8, lsl #12
  40e540:	b.ne	40e54c <__fxstatat@plt+0xb03c>  // b.any
  40e544:	mov	w0, #0x2d                  	// #45
  40e548:	b	40e5e0 <__fxstatat@plt+0xb0d0>
  40e54c:	ldr	w0, [sp, #12]
  40e550:	and	w0, w0, #0xf000
  40e554:	cmp	w0, #0x4, lsl #12
  40e558:	b.ne	40e564 <__fxstatat@plt+0xb054>  // b.any
  40e55c:	mov	w0, #0x64                  	// #100
  40e560:	b	40e5e0 <__fxstatat@plt+0xb0d0>
  40e564:	ldr	w0, [sp, #12]
  40e568:	and	w0, w0, #0xf000
  40e56c:	cmp	w0, #0x6, lsl #12
  40e570:	b.ne	40e57c <__fxstatat@plt+0xb06c>  // b.any
  40e574:	mov	w0, #0x62                  	// #98
  40e578:	b	40e5e0 <__fxstatat@plt+0xb0d0>
  40e57c:	ldr	w0, [sp, #12]
  40e580:	and	w0, w0, #0xf000
  40e584:	cmp	w0, #0x2, lsl #12
  40e588:	b.ne	40e594 <__fxstatat@plt+0xb084>  // b.any
  40e58c:	mov	w0, #0x63                  	// #99
  40e590:	b	40e5e0 <__fxstatat@plt+0xb0d0>
  40e594:	ldr	w0, [sp, #12]
  40e598:	and	w0, w0, #0xf000
  40e59c:	cmp	w0, #0xa, lsl #12
  40e5a0:	b.ne	40e5ac <__fxstatat@plt+0xb09c>  // b.any
  40e5a4:	mov	w0, #0x6c                  	// #108
  40e5a8:	b	40e5e0 <__fxstatat@plt+0xb0d0>
  40e5ac:	ldr	w0, [sp, #12]
  40e5b0:	and	w0, w0, #0xf000
  40e5b4:	cmp	w0, #0x1, lsl #12
  40e5b8:	b.ne	40e5c4 <__fxstatat@plt+0xb0b4>  // b.any
  40e5bc:	mov	w0, #0x70                  	// #112
  40e5c0:	b	40e5e0 <__fxstatat@plt+0xb0d0>
  40e5c4:	ldr	w0, [sp, #12]
  40e5c8:	and	w0, w0, #0xf000
  40e5cc:	cmp	w0, #0xc, lsl #12
  40e5d0:	b.ne	40e5dc <__fxstatat@plt+0xb0cc>  // b.any
  40e5d4:	mov	w0, #0x73                  	// #115
  40e5d8:	b	40e5e0 <__fxstatat@plt+0xb0d0>
  40e5dc:	mov	w0, #0x3f                  	// #63
  40e5e0:	add	sp, sp, #0x10
  40e5e4:	ret
  40e5e8:	stp	x29, x30, [sp, #-32]!
  40e5ec:	mov	x29, sp
  40e5f0:	str	w0, [sp, #28]
  40e5f4:	str	x1, [sp, #16]
  40e5f8:	ldr	w0, [sp, #28]
  40e5fc:	bl	40e52c <__fxstatat@plt+0xb01c>
  40e600:	and	w1, w0, #0xff
  40e604:	ldr	x0, [sp, #16]
  40e608:	strb	w1, [x0]
  40e60c:	ldr	w0, [sp, #28]
  40e610:	and	w0, w0, #0x100
  40e614:	cmp	w0, #0x0
  40e618:	b.eq	40e624 <__fxstatat@plt+0xb114>  // b.none
  40e61c:	mov	w0, #0x72                  	// #114
  40e620:	b	40e628 <__fxstatat@plt+0xb118>
  40e624:	mov	w0, #0x2d                  	// #45
  40e628:	ldr	x1, [sp, #16]
  40e62c:	add	x1, x1, #0x1
  40e630:	strb	w0, [x1]
  40e634:	ldr	w0, [sp, #28]
  40e638:	and	w0, w0, #0x80
  40e63c:	cmp	w0, #0x0
  40e640:	b.eq	40e64c <__fxstatat@plt+0xb13c>  // b.none
  40e644:	mov	w0, #0x77                  	// #119
  40e648:	b	40e650 <__fxstatat@plt+0xb140>
  40e64c:	mov	w0, #0x2d                  	// #45
  40e650:	ldr	x1, [sp, #16]
  40e654:	add	x1, x1, #0x2
  40e658:	strb	w0, [x1]
  40e65c:	ldr	w0, [sp, #28]
  40e660:	and	w0, w0, #0x800
  40e664:	cmp	w0, #0x0
  40e668:	b.eq	40e68c <__fxstatat@plt+0xb17c>  // b.none
  40e66c:	ldr	w0, [sp, #28]
  40e670:	and	w0, w0, #0x40
  40e674:	cmp	w0, #0x0
  40e678:	b.eq	40e684 <__fxstatat@plt+0xb174>  // b.none
  40e67c:	mov	w0, #0x73                  	// #115
  40e680:	b	40e6a8 <__fxstatat@plt+0xb198>
  40e684:	mov	w0, #0x53                  	// #83
  40e688:	b	40e6a8 <__fxstatat@plt+0xb198>
  40e68c:	ldr	w0, [sp, #28]
  40e690:	and	w0, w0, #0x40
  40e694:	cmp	w0, #0x0
  40e698:	b.eq	40e6a4 <__fxstatat@plt+0xb194>  // b.none
  40e69c:	mov	w0, #0x78                  	// #120
  40e6a0:	b	40e6a8 <__fxstatat@plt+0xb198>
  40e6a4:	mov	w0, #0x2d                  	// #45
  40e6a8:	ldr	x1, [sp, #16]
  40e6ac:	add	x1, x1, #0x3
  40e6b0:	strb	w0, [x1]
  40e6b4:	ldr	w0, [sp, #28]
  40e6b8:	and	w0, w0, #0x20
  40e6bc:	cmp	w0, #0x0
  40e6c0:	b.eq	40e6cc <__fxstatat@plt+0xb1bc>  // b.none
  40e6c4:	mov	w0, #0x72                  	// #114
  40e6c8:	b	40e6d0 <__fxstatat@plt+0xb1c0>
  40e6cc:	mov	w0, #0x2d                  	// #45
  40e6d0:	ldr	x1, [sp, #16]
  40e6d4:	add	x1, x1, #0x4
  40e6d8:	strb	w0, [x1]
  40e6dc:	ldr	w0, [sp, #28]
  40e6e0:	and	w0, w0, #0x10
  40e6e4:	cmp	w0, #0x0
  40e6e8:	b.eq	40e6f4 <__fxstatat@plt+0xb1e4>  // b.none
  40e6ec:	mov	w0, #0x77                  	// #119
  40e6f0:	b	40e6f8 <__fxstatat@plt+0xb1e8>
  40e6f4:	mov	w0, #0x2d                  	// #45
  40e6f8:	ldr	x1, [sp, #16]
  40e6fc:	add	x1, x1, #0x5
  40e700:	strb	w0, [x1]
  40e704:	ldr	w0, [sp, #28]
  40e708:	and	w0, w0, #0x400
  40e70c:	cmp	w0, #0x0
  40e710:	b.eq	40e734 <__fxstatat@plt+0xb224>  // b.none
  40e714:	ldr	w0, [sp, #28]
  40e718:	and	w0, w0, #0x8
  40e71c:	cmp	w0, #0x0
  40e720:	b.eq	40e72c <__fxstatat@plt+0xb21c>  // b.none
  40e724:	mov	w0, #0x73                  	// #115
  40e728:	b	40e750 <__fxstatat@plt+0xb240>
  40e72c:	mov	w0, #0x53                  	// #83
  40e730:	b	40e750 <__fxstatat@plt+0xb240>
  40e734:	ldr	w0, [sp, #28]
  40e738:	and	w0, w0, #0x8
  40e73c:	cmp	w0, #0x0
  40e740:	b.eq	40e74c <__fxstatat@plt+0xb23c>  // b.none
  40e744:	mov	w0, #0x78                  	// #120
  40e748:	b	40e750 <__fxstatat@plt+0xb240>
  40e74c:	mov	w0, #0x2d                  	// #45
  40e750:	ldr	x1, [sp, #16]
  40e754:	add	x1, x1, #0x6
  40e758:	strb	w0, [x1]
  40e75c:	ldr	w0, [sp, #28]
  40e760:	and	w0, w0, #0x4
  40e764:	cmp	w0, #0x0
  40e768:	b.eq	40e774 <__fxstatat@plt+0xb264>  // b.none
  40e76c:	mov	w0, #0x72                  	// #114
  40e770:	b	40e778 <__fxstatat@plt+0xb268>
  40e774:	mov	w0, #0x2d                  	// #45
  40e778:	ldr	x1, [sp, #16]
  40e77c:	add	x1, x1, #0x7
  40e780:	strb	w0, [x1]
  40e784:	ldr	w0, [sp, #28]
  40e788:	and	w0, w0, #0x2
  40e78c:	cmp	w0, #0x0
  40e790:	b.eq	40e79c <__fxstatat@plt+0xb28c>  // b.none
  40e794:	mov	w0, #0x77                  	// #119
  40e798:	b	40e7a0 <__fxstatat@plt+0xb290>
  40e79c:	mov	w0, #0x2d                  	// #45
  40e7a0:	ldr	x1, [sp, #16]
  40e7a4:	add	x1, x1, #0x8
  40e7a8:	strb	w0, [x1]
  40e7ac:	ldr	w0, [sp, #28]
  40e7b0:	and	w0, w0, #0x200
  40e7b4:	cmp	w0, #0x0
  40e7b8:	b.eq	40e7dc <__fxstatat@plt+0xb2cc>  // b.none
  40e7bc:	ldr	w0, [sp, #28]
  40e7c0:	and	w0, w0, #0x1
  40e7c4:	cmp	w0, #0x0
  40e7c8:	b.eq	40e7d4 <__fxstatat@plt+0xb2c4>  // b.none
  40e7cc:	mov	w0, #0x74                  	// #116
  40e7d0:	b	40e7f8 <__fxstatat@plt+0xb2e8>
  40e7d4:	mov	w0, #0x54                  	// #84
  40e7d8:	b	40e7f8 <__fxstatat@plt+0xb2e8>
  40e7dc:	ldr	w0, [sp, #28]
  40e7e0:	and	w0, w0, #0x1
  40e7e4:	cmp	w0, #0x0
  40e7e8:	b.eq	40e7f4 <__fxstatat@plt+0xb2e4>  // b.none
  40e7ec:	mov	w0, #0x78                  	// #120
  40e7f0:	b	40e7f8 <__fxstatat@plt+0xb2e8>
  40e7f4:	mov	w0, #0x2d                  	// #45
  40e7f8:	ldr	x1, [sp, #16]
  40e7fc:	add	x1, x1, #0x9
  40e800:	strb	w0, [x1]
  40e804:	ldr	x0, [sp, #16]
  40e808:	add	x0, x0, #0xa
  40e80c:	mov	w1, #0x20                  	// #32
  40e810:	strb	w1, [x0]
  40e814:	ldr	x0, [sp, #16]
  40e818:	add	x0, x0, #0xb
  40e81c:	strb	wzr, [x0]
  40e820:	nop
  40e824:	ldp	x29, x30, [sp], #32
  40e828:	ret
  40e82c:	stp	x29, x30, [sp, #-32]!
  40e830:	mov	x29, sp
  40e834:	str	x0, [sp, #24]
  40e838:	str	x1, [sp, #16]
  40e83c:	ldr	x0, [sp, #24]
  40e840:	ldr	w0, [x0, #16]
  40e844:	ldr	x1, [sp, #16]
  40e848:	bl	40e5e8 <__fxstatat@plt+0xb0d8>
  40e84c:	nop
  40e850:	ldp	x29, x30, [sp], #32
  40e854:	ret
  40e858:	stp	x29, x30, [sp, #-64]!
  40e85c:	mov	x29, sp
  40e860:	str	x0, [sp, #40]
  40e864:	str	x1, [sp, #32]
  40e868:	str	x2, [sp, #24]
  40e86c:	ldr	x2, [sp, #24]
  40e870:	ldr	x1, [sp, #32]
  40e874:	ldr	x0, [sp, #40]
  40e878:	bl	40e89c <__fxstatat@plt+0xb38c>
  40e87c:	str	x0, [sp, #56]
  40e880:	ldr	x0, [sp, #56]
  40e884:	cmp	x0, #0x0
  40e888:	b.ne	40e890 <__fxstatat@plt+0xb380>  // b.any
  40e88c:	bl	41793c <__fxstatat@plt+0x1442c>
  40e890:	ldr	x0, [sp, #56]
  40e894:	ldp	x29, x30, [sp], #64
  40e898:	ret
  40e89c:	stp	x29, x30, [sp, #-112]!
  40e8a0:	mov	x29, sp
  40e8a4:	str	x0, [sp, #40]
  40e8a8:	str	x1, [sp, #32]
  40e8ac:	str	x2, [sp, #24]
  40e8b0:	ldr	x0, [sp, #40]
  40e8b4:	bl	40e1a4 <__fxstatat@plt+0xac94>
  40e8b8:	str	x0, [sp, #96]
  40e8bc:	ldr	x0, [sp, #96]
  40e8c0:	bl	40e240 <__fxstatat@plt+0xad30>
  40e8c4:	str	x0, [sp, #88]
  40e8c8:	ldr	x1, [sp, #96]
  40e8cc:	ldr	x0, [sp, #40]
  40e8d0:	sub	x0, x1, x0
  40e8d4:	mov	x1, x0
  40e8d8:	ldr	x0, [sp, #88]
  40e8dc:	add	x0, x0, x1
  40e8e0:	str	x0, [sp, #80]
  40e8e4:	ldr	x0, [sp, #32]
  40e8e8:	bl	402c70 <strlen@plt>
  40e8ec:	str	x0, [sp, #72]
  40e8f0:	strb	wzr, [sp, #111]
  40e8f4:	ldr	x0, [sp, #88]
  40e8f8:	cmp	x0, #0x0
  40e8fc:	b.eq	40e938 <__fxstatat@plt+0xb428>  // b.none
  40e900:	ldr	x0, [sp, #80]
  40e904:	sub	x0, x0, #0x1
  40e908:	ldr	x1, [sp, #40]
  40e90c:	add	x0, x1, x0
  40e910:	ldrb	w0, [x0]
  40e914:	cmp	w0, #0x2f
  40e918:	b.eq	40e950 <__fxstatat@plt+0xb440>  // b.none
  40e91c:	ldr	x0, [sp, #32]
  40e920:	ldrb	w0, [x0]
  40e924:	cmp	w0, #0x2f
  40e928:	b.eq	40e950 <__fxstatat@plt+0xb440>  // b.none
  40e92c:	mov	w0, #0x2f                  	// #47
  40e930:	strb	w0, [sp, #111]
  40e934:	b	40e950 <__fxstatat@plt+0xb440>
  40e938:	ldr	x0, [sp, #32]
  40e93c:	ldrb	w0, [x0]
  40e940:	cmp	w0, #0x2f
  40e944:	b.ne	40e950 <__fxstatat@plt+0xb440>  // b.any
  40e948:	mov	w0, #0x2e                  	// #46
  40e94c:	strb	w0, [sp, #111]
  40e950:	ldrb	w0, [sp, #111]
  40e954:	cmp	w0, #0x0
  40e958:	cset	w0, ne  // ne = any
  40e95c:	and	w0, w0, #0xff
  40e960:	and	x1, x0, #0xff
  40e964:	ldr	x0, [sp, #80]
  40e968:	add	x1, x1, x0
  40e96c:	ldr	x0, [sp, #72]
  40e970:	add	x0, x1, x0
  40e974:	add	x0, x0, #0x1
  40e978:	bl	402ec0 <malloc@plt>
  40e97c:	str	x0, [sp, #64]
  40e980:	ldr	x0, [sp, #64]
  40e984:	cmp	x0, #0x0
  40e988:	b.ne	40e994 <__fxstatat@plt+0xb484>  // b.any
  40e98c:	mov	x0, #0x0                   	// #0
  40e990:	b	40ea0c <__fxstatat@plt+0xb4fc>
  40e994:	ldr	x2, [sp, #80]
  40e998:	ldr	x1, [sp, #40]
  40e99c:	ldr	x0, [sp, #64]
  40e9a0:	bl	403220 <mempcpy@plt>
  40e9a4:	str	x0, [sp, #56]
  40e9a8:	ldr	x0, [sp, #56]
  40e9ac:	ldrb	w1, [sp, #111]
  40e9b0:	strb	w1, [x0]
  40e9b4:	ldrb	w0, [sp, #111]
  40e9b8:	cmp	w0, #0x0
  40e9bc:	cset	w0, ne  // ne = any
  40e9c0:	and	w0, w0, #0xff
  40e9c4:	and	x0, x0, #0xff
  40e9c8:	ldr	x1, [sp, #56]
  40e9cc:	add	x0, x1, x0
  40e9d0:	str	x0, [sp, #56]
  40e9d4:	ldr	x0, [sp, #24]
  40e9d8:	cmp	x0, #0x0
  40e9dc:	b.eq	40e9ec <__fxstatat@plt+0xb4dc>  // b.none
  40e9e0:	ldr	x0, [sp, #24]
  40e9e4:	ldr	x1, [sp, #56]
  40e9e8:	str	x1, [x0]
  40e9ec:	ldr	x2, [sp, #72]
  40e9f0:	ldr	x1, [sp, #32]
  40e9f4:	ldr	x0, [sp, #56]
  40e9f8:	bl	403220 <mempcpy@plt>
  40e9fc:	str	x0, [sp, #56]
  40ea00:	ldr	x0, [sp, #56]
  40ea04:	strb	wzr, [x0]
  40ea08:	ldr	x0, [sp, #64]
  40ea0c:	ldp	x29, x30, [sp], #112
  40ea10:	ret
  40ea14:	stp	x29, x30, [sp, #-80]!
  40ea18:	mov	x29, sp
  40ea1c:	str	w0, [sp, #44]
  40ea20:	str	x1, [sp, #32]
  40ea24:	str	x2, [sp, #24]
  40ea28:	str	xzr, [sp, #72]
  40ea2c:	ldr	x0, [sp, #32]
  40ea30:	str	x0, [sp, #64]
  40ea34:	b	40eaa0 <__fxstatat@plt+0xb590>
  40ea38:	ldr	x2, [sp, #24]
  40ea3c:	ldr	x1, [sp, #64]
  40ea40:	ldr	w0, [sp, #44]
  40ea44:	bl	413d98 <__fxstatat@plt+0x10888>
  40ea48:	str	x0, [sp, #56]
  40ea4c:	ldr	x0, [sp, #56]
  40ea50:	cmn	x0, #0x1
  40ea54:	b.eq	40eab0 <__fxstatat@plt+0xb5a0>  // b.none
  40ea58:	ldr	x0, [sp, #56]
  40ea5c:	cmp	x0, #0x0
  40ea60:	b.ne	40ea70 <__fxstatat@plt+0xb560>  // b.any
  40ea64:	bl	403420 <__errno_location@plt>
  40ea68:	str	wzr, [x0]
  40ea6c:	b	40eab4 <__fxstatat@plt+0xb5a4>
  40ea70:	ldr	x1, [sp, #72]
  40ea74:	ldr	x0, [sp, #56]
  40ea78:	add	x0, x1, x0
  40ea7c:	str	x0, [sp, #72]
  40ea80:	ldr	x1, [sp, #64]
  40ea84:	ldr	x0, [sp, #56]
  40ea88:	add	x0, x1, x0
  40ea8c:	str	x0, [sp, #64]
  40ea90:	ldr	x1, [sp, #24]
  40ea94:	ldr	x0, [sp, #56]
  40ea98:	sub	x0, x1, x0
  40ea9c:	str	x0, [sp, #24]
  40eaa0:	ldr	x0, [sp, #24]
  40eaa4:	cmp	x0, #0x0
  40eaa8:	b.ne	40ea38 <__fxstatat@plt+0xb528>  // b.any
  40eaac:	b	40eab4 <__fxstatat@plt+0xb5a4>
  40eab0:	nop
  40eab4:	ldr	x0, [sp, #72]
  40eab8:	ldp	x29, x30, [sp], #80
  40eabc:	ret
  40eac0:	stp	x29, x30, [sp, #-80]!
  40eac4:	mov	x29, sp
  40eac8:	str	w0, [sp, #44]
  40eacc:	str	x1, [sp, #32]
  40ead0:	str	x2, [sp, #24]
  40ead4:	str	xzr, [sp, #72]
  40ead8:	ldr	x0, [sp, #32]
  40eadc:	str	x0, [sp, #64]
  40eae0:	b	40eb54 <__fxstatat@plt+0xb644>
  40eae4:	ldr	x2, [sp, #24]
  40eae8:	ldr	x1, [sp, #64]
  40eaec:	ldr	w0, [sp, #44]
  40eaf0:	bl	413e28 <__fxstatat@plt+0x10918>
  40eaf4:	str	x0, [sp, #56]
  40eaf8:	ldr	x0, [sp, #56]
  40eafc:	cmn	x0, #0x1
  40eb00:	b.eq	40eb64 <__fxstatat@plt+0xb654>  // b.none
  40eb04:	ldr	x0, [sp, #56]
  40eb08:	cmp	x0, #0x0
  40eb0c:	b.ne	40eb24 <__fxstatat@plt+0xb614>  // b.any
  40eb10:	bl	403420 <__errno_location@plt>
  40eb14:	mov	x1, x0
  40eb18:	mov	w0, #0x1c                  	// #28
  40eb1c:	str	w0, [x1]
  40eb20:	b	40eb68 <__fxstatat@plt+0xb658>
  40eb24:	ldr	x1, [sp, #72]
  40eb28:	ldr	x0, [sp, #56]
  40eb2c:	add	x0, x1, x0
  40eb30:	str	x0, [sp, #72]
  40eb34:	ldr	x1, [sp, #64]
  40eb38:	ldr	x0, [sp, #56]
  40eb3c:	add	x0, x1, x0
  40eb40:	str	x0, [sp, #64]
  40eb44:	ldr	x1, [sp, #24]
  40eb48:	ldr	x0, [sp, #56]
  40eb4c:	sub	x0, x1, x0
  40eb50:	str	x0, [sp, #24]
  40eb54:	ldr	x0, [sp, #24]
  40eb58:	cmp	x0, #0x0
  40eb5c:	b.ne	40eae4 <__fxstatat@plt+0xb5d4>  // b.any
  40eb60:	b	40eb68 <__fxstatat@plt+0xb658>
  40eb64:	nop
  40eb68:	ldr	x0, [sp, #72]
  40eb6c:	ldp	x29, x30, [sp], #80
  40eb70:	ret
  40eb74:	sub	sp, sp, #0x10
  40eb78:	str	x0, [sp, #8]
  40eb7c:	ldr	x0, [sp, #8]
  40eb80:	ldr	x0, [x0, #16]
  40eb84:	add	sp, sp, #0x10
  40eb88:	ret
  40eb8c:	sub	sp, sp, #0x10
  40eb90:	str	x0, [sp, #8]
  40eb94:	ldr	x0, [sp, #8]
  40eb98:	ldr	x0, [x0, #24]
  40eb9c:	add	sp, sp, #0x10
  40eba0:	ret
  40eba4:	sub	sp, sp, #0x10
  40eba8:	str	x0, [sp, #8]
  40ebac:	ldr	x0, [sp, #8]
  40ebb0:	ldr	x0, [x0, #32]
  40ebb4:	add	sp, sp, #0x10
  40ebb8:	ret
  40ebbc:	sub	sp, sp, #0x30
  40ebc0:	str	x0, [sp, #8]
  40ebc4:	str	xzr, [sp, #32]
  40ebc8:	ldr	x0, [sp, #8]
  40ebcc:	ldr	x0, [x0]
  40ebd0:	str	x0, [sp, #40]
  40ebd4:	b	40ec44 <__fxstatat@plt+0xb734>
  40ebd8:	ldr	x0, [sp, #40]
  40ebdc:	ldr	x0, [x0]
  40ebe0:	cmp	x0, #0x0
  40ebe4:	b.eq	40ec38 <__fxstatat@plt+0xb728>  // b.none
  40ebe8:	ldr	x0, [sp, #40]
  40ebec:	str	x0, [sp, #24]
  40ebf0:	mov	x0, #0x1                   	// #1
  40ebf4:	str	x0, [sp, #16]
  40ebf8:	b	40ec08 <__fxstatat@plt+0xb6f8>
  40ebfc:	ldr	x0, [sp, #16]
  40ec00:	add	x0, x0, #0x1
  40ec04:	str	x0, [sp, #16]
  40ec08:	ldr	x0, [sp, #24]
  40ec0c:	ldr	x0, [x0, #8]
  40ec10:	str	x0, [sp, #24]
  40ec14:	ldr	x0, [sp, #24]
  40ec18:	cmp	x0, #0x0
  40ec1c:	b.ne	40ebfc <__fxstatat@plt+0xb6ec>  // b.any
  40ec20:	ldr	x1, [sp, #16]
  40ec24:	ldr	x0, [sp, #32]
  40ec28:	cmp	x1, x0
  40ec2c:	b.ls	40ec38 <__fxstatat@plt+0xb728>  // b.plast
  40ec30:	ldr	x0, [sp, #16]
  40ec34:	str	x0, [sp, #32]
  40ec38:	ldr	x0, [sp, #40]
  40ec3c:	add	x0, x0, #0x10
  40ec40:	str	x0, [sp, #40]
  40ec44:	ldr	x0, [sp, #8]
  40ec48:	ldr	x0, [x0, #8]
  40ec4c:	ldr	x1, [sp, #40]
  40ec50:	cmp	x1, x0
  40ec54:	b.cc	40ebd8 <__fxstatat@plt+0xb6c8>  // b.lo, b.ul, b.last
  40ec58:	ldr	x0, [sp, #32]
  40ec5c:	add	sp, sp, #0x30
  40ec60:	ret
  40ec64:	sub	sp, sp, #0x30
  40ec68:	str	x0, [sp, #8]
  40ec6c:	str	xzr, [sp, #32]
  40ec70:	str	xzr, [sp, #24]
  40ec74:	ldr	x0, [sp, #8]
  40ec78:	ldr	x0, [x0]
  40ec7c:	str	x0, [sp, #40]
  40ec80:	b	40ece8 <__fxstatat@plt+0xb7d8>
  40ec84:	ldr	x0, [sp, #40]
  40ec88:	ldr	x0, [x0]
  40ec8c:	cmp	x0, #0x0
  40ec90:	b.eq	40ecdc <__fxstatat@plt+0xb7cc>  // b.none
  40ec94:	ldr	x0, [sp, #40]
  40ec98:	str	x0, [sp, #16]
  40ec9c:	ldr	x0, [sp, #32]
  40eca0:	add	x0, x0, #0x1
  40eca4:	str	x0, [sp, #32]
  40eca8:	ldr	x0, [sp, #24]
  40ecac:	add	x0, x0, #0x1
  40ecb0:	str	x0, [sp, #24]
  40ecb4:	b	40ecc4 <__fxstatat@plt+0xb7b4>
  40ecb8:	ldr	x0, [sp, #24]
  40ecbc:	add	x0, x0, #0x1
  40ecc0:	str	x0, [sp, #24]
  40ecc4:	ldr	x0, [sp, #16]
  40ecc8:	ldr	x0, [x0, #8]
  40eccc:	str	x0, [sp, #16]
  40ecd0:	ldr	x0, [sp, #16]
  40ecd4:	cmp	x0, #0x0
  40ecd8:	b.ne	40ecb8 <__fxstatat@plt+0xb7a8>  // b.any
  40ecdc:	ldr	x0, [sp, #40]
  40ece0:	add	x0, x0, #0x10
  40ece4:	str	x0, [sp, #40]
  40ece8:	ldr	x0, [sp, #8]
  40ecec:	ldr	x0, [x0, #8]
  40ecf0:	ldr	x1, [sp, #40]
  40ecf4:	cmp	x1, x0
  40ecf8:	b.cc	40ec84 <__fxstatat@plt+0xb774>  // b.lo, b.ul, b.last
  40ecfc:	ldr	x0, [sp, #8]
  40ed00:	ldr	x0, [x0, #24]
  40ed04:	ldr	x1, [sp, #32]
  40ed08:	cmp	x1, x0
  40ed0c:	b.ne	40ed2c <__fxstatat@plt+0xb81c>  // b.any
  40ed10:	ldr	x0, [sp, #8]
  40ed14:	ldr	x0, [x0, #32]
  40ed18:	ldr	x1, [sp, #24]
  40ed1c:	cmp	x1, x0
  40ed20:	b.ne	40ed2c <__fxstatat@plt+0xb81c>  // b.any
  40ed24:	mov	w0, #0x1                   	// #1
  40ed28:	b	40ed30 <__fxstatat@plt+0xb820>
  40ed2c:	mov	w0, #0x0                   	// #0
  40ed30:	add	sp, sp, #0x30
  40ed34:	ret
  40ed38:	stp	x29, x30, [sp, #-64]!
  40ed3c:	mov	x29, sp
  40ed40:	str	x0, [sp, #24]
  40ed44:	str	x1, [sp, #16]
  40ed48:	ldr	x0, [sp, #24]
  40ed4c:	bl	40eba4 <__fxstatat@plt+0xb694>
  40ed50:	str	x0, [sp, #56]
  40ed54:	ldr	x0, [sp, #24]
  40ed58:	bl	40eb74 <__fxstatat@plt+0xb664>
  40ed5c:	str	x0, [sp, #48]
  40ed60:	ldr	x0, [sp, #24]
  40ed64:	bl	40eb8c <__fxstatat@plt+0xb67c>
  40ed68:	str	x0, [sp, #40]
  40ed6c:	ldr	x0, [sp, #24]
  40ed70:	bl	40ebbc <__fxstatat@plt+0xb6ac>
  40ed74:	str	x0, [sp, #32]
  40ed78:	ldr	x2, [sp, #56]
  40ed7c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40ed80:	add	x1, x0, #0x490
  40ed84:	ldr	x0, [sp, #16]
  40ed88:	bl	4034d0 <fprintf@plt>
  40ed8c:	ldr	x2, [sp, #48]
  40ed90:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40ed94:	add	x1, x0, #0x4a8
  40ed98:	ldr	x0, [sp, #16]
  40ed9c:	bl	4034d0 <fprintf@plt>
  40eda0:	ldr	d0, [sp, #40]
  40eda4:	ucvtf	d0, d0
  40eda8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40edac:	fmov	d1, x0
  40edb0:	fmul	d1, d0, d1
  40edb4:	ldr	d0, [sp, #48]
  40edb8:	ucvtf	d0, d0
  40edbc:	fdiv	d0, d1, d0
  40edc0:	ldr	x2, [sp, #40]
  40edc4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40edc8:	add	x1, x0, #0x4c0
  40edcc:	ldr	x0, [sp, #16]
  40edd0:	bl	4034d0 <fprintf@plt>
  40edd4:	ldr	x2, [sp, #32]
  40edd8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40eddc:	add	x1, x0, #0x4e8
  40ede0:	ldr	x0, [sp, #16]
  40ede4:	bl	4034d0 <fprintf@plt>
  40ede8:	nop
  40edec:	ldp	x29, x30, [sp], #64
  40edf0:	ret
  40edf4:	stp	x29, x30, [sp, #-48]!
  40edf8:	mov	x29, sp
  40edfc:	str	x0, [sp, #24]
  40ee00:	str	x1, [sp, #16]
  40ee04:	ldr	x0, [sp, #24]
  40ee08:	ldr	x2, [x0, #48]
  40ee0c:	ldr	x0, [sp, #24]
  40ee10:	ldr	x0, [x0, #16]
  40ee14:	mov	x1, x0
  40ee18:	ldr	x0, [sp, #16]
  40ee1c:	blr	x2
  40ee20:	str	x0, [sp, #40]
  40ee24:	ldr	x0, [sp, #24]
  40ee28:	ldr	x0, [x0, #16]
  40ee2c:	ldr	x1, [sp, #40]
  40ee30:	cmp	x1, x0
  40ee34:	b.cc	40ee3c <__fxstatat@plt+0xb92c>  // b.lo, b.ul, b.last
  40ee38:	bl	403090 <abort@plt>
  40ee3c:	ldr	x0, [sp, #24]
  40ee40:	ldr	x1, [x0]
  40ee44:	ldr	x0, [sp, #40]
  40ee48:	lsl	x0, x0, #4
  40ee4c:	add	x0, x1, x0
  40ee50:	ldp	x29, x30, [sp], #48
  40ee54:	ret
  40ee58:	stp	x29, x30, [sp, #-48]!
  40ee5c:	mov	x29, sp
  40ee60:	str	x0, [sp, #24]
  40ee64:	str	x1, [sp, #16]
  40ee68:	ldr	x1, [sp, #16]
  40ee6c:	ldr	x0, [sp, #24]
  40ee70:	bl	40edf4 <__fxstatat@plt+0xb8e4>
  40ee74:	str	x0, [sp, #32]
  40ee78:	ldr	x0, [sp, #32]
  40ee7c:	ldr	x0, [x0]
  40ee80:	cmp	x0, #0x0
  40ee84:	b.ne	40ee90 <__fxstatat@plt+0xb980>  // b.any
  40ee88:	mov	x0, #0x0                   	// #0
  40ee8c:	b	40ef00 <__fxstatat@plt+0xb9f0>
  40ee90:	ldr	x0, [sp, #32]
  40ee94:	str	x0, [sp, #40]
  40ee98:	b	40eef0 <__fxstatat@plt+0xb9e0>
  40ee9c:	ldr	x0, [sp, #40]
  40eea0:	ldr	x0, [x0]
  40eea4:	ldr	x1, [sp, #16]
  40eea8:	cmp	x1, x0
  40eeac:	b.eq	40eed8 <__fxstatat@plt+0xb9c8>  // b.none
  40eeb0:	ldr	x0, [sp, #24]
  40eeb4:	ldr	x2, [x0, #56]
  40eeb8:	ldr	x0, [sp, #40]
  40eebc:	ldr	x0, [x0]
  40eec0:	mov	x1, x0
  40eec4:	ldr	x0, [sp, #16]
  40eec8:	blr	x2
  40eecc:	and	w0, w0, #0xff
  40eed0:	cmp	w0, #0x0
  40eed4:	b.eq	40eee4 <__fxstatat@plt+0xb9d4>  // b.none
  40eed8:	ldr	x0, [sp, #40]
  40eedc:	ldr	x0, [x0]
  40eee0:	b	40ef00 <__fxstatat@plt+0xb9f0>
  40eee4:	ldr	x0, [sp, #40]
  40eee8:	ldr	x0, [x0, #8]
  40eeec:	str	x0, [sp, #40]
  40eef0:	ldr	x0, [sp, #40]
  40eef4:	cmp	x0, #0x0
  40eef8:	b.ne	40ee9c <__fxstatat@plt+0xb98c>  // b.any
  40eefc:	mov	x0, #0x0                   	// #0
  40ef00:	ldp	x29, x30, [sp], #48
  40ef04:	ret
  40ef08:	stp	x29, x30, [sp, #-48]!
  40ef0c:	mov	x29, sp
  40ef10:	str	x0, [sp, #24]
  40ef14:	ldr	x0, [sp, #24]
  40ef18:	ldr	x0, [x0, #32]
  40ef1c:	cmp	x0, #0x0
  40ef20:	b.ne	40ef2c <__fxstatat@plt+0xba1c>  // b.any
  40ef24:	mov	x0, #0x0                   	// #0
  40ef28:	b	40ef7c <__fxstatat@plt+0xba6c>
  40ef2c:	ldr	x0, [sp, #24]
  40ef30:	ldr	x0, [x0]
  40ef34:	str	x0, [sp, #40]
  40ef38:	ldr	x0, [sp, #24]
  40ef3c:	ldr	x0, [x0, #8]
  40ef40:	ldr	x1, [sp, #40]
  40ef44:	cmp	x1, x0
  40ef48:	b.cc	40ef50 <__fxstatat@plt+0xba40>  // b.lo, b.ul, b.last
  40ef4c:	bl	403090 <abort@plt>
  40ef50:	ldr	x0, [sp, #40]
  40ef54:	ldr	x0, [x0]
  40ef58:	cmp	x0, #0x0
  40ef5c:	b.eq	40ef6c <__fxstatat@plt+0xba5c>  // b.none
  40ef60:	ldr	x0, [sp, #40]
  40ef64:	ldr	x0, [x0]
  40ef68:	b	40ef7c <__fxstatat@plt+0xba6c>
  40ef6c:	ldr	x0, [sp, #40]
  40ef70:	add	x0, x0, #0x10
  40ef74:	str	x0, [sp, #40]
  40ef78:	b	40ef38 <__fxstatat@plt+0xba28>
  40ef7c:	ldp	x29, x30, [sp], #48
  40ef80:	ret
  40ef84:	stp	x29, x30, [sp, #-48]!
  40ef88:	mov	x29, sp
  40ef8c:	str	x0, [sp, #24]
  40ef90:	str	x1, [sp, #16]
  40ef94:	ldr	x1, [sp, #16]
  40ef98:	ldr	x0, [sp, #24]
  40ef9c:	bl	40edf4 <__fxstatat@plt+0xb8e4>
  40efa0:	str	x0, [sp, #40]
  40efa4:	ldr	x0, [sp, #40]
  40efa8:	str	x0, [sp, #32]
  40efac:	ldr	x0, [sp, #32]
  40efb0:	ldr	x0, [x0]
  40efb4:	ldr	x1, [sp, #16]
  40efb8:	cmp	x1, x0
  40efbc:	b.ne	40efe0 <__fxstatat@plt+0xbad0>  // b.any
  40efc0:	ldr	x0, [sp, #32]
  40efc4:	ldr	x0, [x0, #8]
  40efc8:	cmp	x0, #0x0
  40efcc:	b.eq	40efe0 <__fxstatat@plt+0xbad0>  // b.none
  40efd0:	ldr	x0, [sp, #32]
  40efd4:	ldr	x0, [x0, #8]
  40efd8:	ldr	x0, [x0]
  40efdc:	b	40f03c <__fxstatat@plt+0xbb2c>
  40efe0:	ldr	x0, [sp, #32]
  40efe4:	ldr	x0, [x0, #8]
  40efe8:	str	x0, [sp, #32]
  40efec:	ldr	x0, [sp, #32]
  40eff0:	cmp	x0, #0x0
  40eff4:	b.ne	40efac <__fxstatat@plt+0xba9c>  // b.any
  40eff8:	b	40f018 <__fxstatat@plt+0xbb08>
  40effc:	ldr	x0, [sp, #40]
  40f000:	ldr	x0, [x0]
  40f004:	cmp	x0, #0x0
  40f008:	b.eq	40f018 <__fxstatat@plt+0xbb08>  // b.none
  40f00c:	ldr	x0, [sp, #40]
  40f010:	ldr	x0, [x0]
  40f014:	b	40f03c <__fxstatat@plt+0xbb2c>
  40f018:	ldr	x0, [sp, #40]
  40f01c:	add	x0, x0, #0x10
  40f020:	str	x0, [sp, #40]
  40f024:	ldr	x0, [sp, #24]
  40f028:	ldr	x0, [x0, #8]
  40f02c:	ldr	x1, [sp, #40]
  40f030:	cmp	x1, x0
  40f034:	b.cc	40effc <__fxstatat@plt+0xbaec>  // b.lo, b.ul, b.last
  40f038:	mov	x0, #0x0                   	// #0
  40f03c:	ldp	x29, x30, [sp], #48
  40f040:	ret
  40f044:	sub	sp, sp, #0x40
  40f048:	str	x0, [sp, #24]
  40f04c:	str	x1, [sp, #16]
  40f050:	str	x2, [sp, #8]
  40f054:	str	xzr, [sp, #56]
  40f058:	ldr	x0, [sp, #24]
  40f05c:	ldr	x0, [x0]
  40f060:	str	x0, [sp, #48]
  40f064:	b	40f0e4 <__fxstatat@plt+0xbbd4>
  40f068:	ldr	x0, [sp, #48]
  40f06c:	ldr	x0, [x0]
  40f070:	cmp	x0, #0x0
  40f074:	b.eq	40f0d8 <__fxstatat@plt+0xbbc8>  // b.none
  40f078:	ldr	x0, [sp, #48]
  40f07c:	str	x0, [sp, #40]
  40f080:	b	40f0cc <__fxstatat@plt+0xbbbc>
  40f084:	ldr	x1, [sp, #56]
  40f088:	ldr	x0, [sp, #8]
  40f08c:	cmp	x1, x0
  40f090:	b.cc	40f09c <__fxstatat@plt+0xbb8c>  // b.lo, b.ul, b.last
  40f094:	ldr	x0, [sp, #56]
  40f098:	b	40f0fc <__fxstatat@plt+0xbbec>
  40f09c:	ldr	x0, [sp, #56]
  40f0a0:	add	x1, x0, #0x1
  40f0a4:	str	x1, [sp, #56]
  40f0a8:	lsl	x0, x0, #3
  40f0ac:	ldr	x1, [sp, #16]
  40f0b0:	add	x0, x1, x0
  40f0b4:	ldr	x1, [sp, #40]
  40f0b8:	ldr	x1, [x1]
  40f0bc:	str	x1, [x0]
  40f0c0:	ldr	x0, [sp, #40]
  40f0c4:	ldr	x0, [x0, #8]
  40f0c8:	str	x0, [sp, #40]
  40f0cc:	ldr	x0, [sp, #40]
  40f0d0:	cmp	x0, #0x0
  40f0d4:	b.ne	40f084 <__fxstatat@plt+0xbb74>  // b.any
  40f0d8:	ldr	x0, [sp, #48]
  40f0dc:	add	x0, x0, #0x10
  40f0e0:	str	x0, [sp, #48]
  40f0e4:	ldr	x0, [sp, #24]
  40f0e8:	ldr	x0, [x0, #8]
  40f0ec:	ldr	x1, [sp, #48]
  40f0f0:	cmp	x1, x0
  40f0f4:	b.cc	40f068 <__fxstatat@plt+0xbb58>  // b.lo, b.ul, b.last
  40f0f8:	ldr	x0, [sp, #56]
  40f0fc:	add	sp, sp, #0x40
  40f100:	ret
  40f104:	stp	x29, x30, [sp, #-80]!
  40f108:	mov	x29, sp
  40f10c:	str	x0, [sp, #40]
  40f110:	str	x1, [sp, #32]
  40f114:	str	x2, [sp, #24]
  40f118:	str	xzr, [sp, #72]
  40f11c:	ldr	x0, [sp, #40]
  40f120:	ldr	x0, [x0]
  40f124:	str	x0, [sp, #64]
  40f128:	b	40f1a8 <__fxstatat@plt+0xbc98>
  40f12c:	ldr	x0, [sp, #64]
  40f130:	ldr	x0, [x0]
  40f134:	cmp	x0, #0x0
  40f138:	b.eq	40f19c <__fxstatat@plt+0xbc8c>  // b.none
  40f13c:	ldr	x0, [sp, #64]
  40f140:	str	x0, [sp, #56]
  40f144:	b	40f190 <__fxstatat@plt+0xbc80>
  40f148:	ldr	x0, [sp, #56]
  40f14c:	ldr	x0, [x0]
  40f150:	ldr	x2, [sp, #32]
  40f154:	ldr	x1, [sp, #24]
  40f158:	blr	x2
  40f15c:	and	w0, w0, #0xff
  40f160:	eor	w0, w0, #0x1
  40f164:	and	w0, w0, #0xff
  40f168:	cmp	w0, #0x0
  40f16c:	b.eq	40f178 <__fxstatat@plt+0xbc68>  // b.none
  40f170:	ldr	x0, [sp, #72]
  40f174:	b	40f1c0 <__fxstatat@plt+0xbcb0>
  40f178:	ldr	x0, [sp, #72]
  40f17c:	add	x0, x0, #0x1
  40f180:	str	x0, [sp, #72]
  40f184:	ldr	x0, [sp, #56]
  40f188:	ldr	x0, [x0, #8]
  40f18c:	str	x0, [sp, #56]
  40f190:	ldr	x0, [sp, #56]
  40f194:	cmp	x0, #0x0
  40f198:	b.ne	40f148 <__fxstatat@plt+0xbc38>  // b.any
  40f19c:	ldr	x0, [sp, #64]
  40f1a0:	add	x0, x0, #0x10
  40f1a4:	str	x0, [sp, #64]
  40f1a8:	ldr	x0, [sp, #40]
  40f1ac:	ldr	x0, [x0, #8]
  40f1b0:	ldr	x1, [sp, #64]
  40f1b4:	cmp	x1, x0
  40f1b8:	b.cc	40f12c <__fxstatat@plt+0xbc1c>  // b.lo, b.ul, b.last
  40f1bc:	ldr	x0, [sp, #72]
  40f1c0:	ldp	x29, x30, [sp], #80
  40f1c4:	ret
  40f1c8:	sub	sp, sp, #0x20
  40f1cc:	str	x0, [sp, #8]
  40f1d0:	str	x1, [sp]
  40f1d4:	str	xzr, [sp, #24]
  40f1d8:	b	40f218 <__fxstatat@plt+0xbd08>
  40f1dc:	ldr	x1, [sp, #24]
  40f1e0:	mov	x0, x1
  40f1e4:	lsl	x0, x0, #5
  40f1e8:	sub	x1, x0, x1
  40f1ec:	ldrb	w0, [sp, #23]
  40f1f0:	add	x0, x1, x0
  40f1f4:	ldr	x1, [sp]
  40f1f8:	udiv	x2, x0, x1
  40f1fc:	ldr	x1, [sp]
  40f200:	mul	x1, x2, x1
  40f204:	sub	x0, x0, x1
  40f208:	str	x0, [sp, #24]
  40f20c:	ldr	x0, [sp, #8]
  40f210:	add	x0, x0, #0x1
  40f214:	str	x0, [sp, #8]
  40f218:	ldr	x0, [sp, #8]
  40f21c:	ldrb	w0, [x0]
  40f220:	strb	w0, [sp, #23]
  40f224:	ldrb	w0, [sp, #23]
  40f228:	cmp	w0, #0x0
  40f22c:	b.ne	40f1dc <__fxstatat@plt+0xbccc>  // b.any
  40f230:	ldr	x0, [sp, #24]
  40f234:	add	sp, sp, #0x20
  40f238:	ret
  40f23c:	sub	sp, sp, #0x20
  40f240:	str	x0, [sp, #8]
  40f244:	mov	x0, #0x3                   	// #3
  40f248:	str	x0, [sp, #24]
  40f24c:	ldr	x0, [sp, #24]
  40f250:	mul	x0, x0, x0
  40f254:	str	x0, [sp, #16]
  40f258:	b	40f288 <__fxstatat@plt+0xbd78>
  40f25c:	ldr	x0, [sp, #24]
  40f260:	add	x0, x0, #0x1
  40f264:	str	x0, [sp, #24]
  40f268:	ldr	x0, [sp, #24]
  40f26c:	lsl	x0, x0, #2
  40f270:	ldr	x1, [sp, #16]
  40f274:	add	x0, x1, x0
  40f278:	str	x0, [sp, #16]
  40f27c:	ldr	x0, [sp, #24]
  40f280:	add	x0, x0, #0x1
  40f284:	str	x0, [sp, #24]
  40f288:	ldr	x1, [sp, #16]
  40f28c:	ldr	x0, [sp, #8]
  40f290:	cmp	x1, x0
  40f294:	b.cs	40f2b8 <__fxstatat@plt+0xbda8>  // b.hs, b.nlast
  40f298:	ldr	x0, [sp, #8]
  40f29c:	ldr	x1, [sp, #24]
  40f2a0:	udiv	x2, x0, x1
  40f2a4:	ldr	x1, [sp, #24]
  40f2a8:	mul	x1, x2, x1
  40f2ac:	sub	x0, x0, x1
  40f2b0:	cmp	x0, #0x0
  40f2b4:	b.ne	40f25c <__fxstatat@plt+0xbd4c>  // b.any
  40f2b8:	ldr	x0, [sp, #8]
  40f2bc:	ldr	x1, [sp, #24]
  40f2c0:	udiv	x2, x0, x1
  40f2c4:	ldr	x1, [sp, #24]
  40f2c8:	mul	x1, x2, x1
  40f2cc:	sub	x0, x0, x1
  40f2d0:	cmp	x0, #0x0
  40f2d4:	cset	w0, ne  // ne = any
  40f2d8:	and	w0, w0, #0xff
  40f2dc:	add	sp, sp, #0x20
  40f2e0:	ret
  40f2e4:	stp	x29, x30, [sp, #-32]!
  40f2e8:	mov	x29, sp
  40f2ec:	str	x0, [sp, #24]
  40f2f0:	ldr	x0, [sp, #24]
  40f2f4:	cmp	x0, #0x9
  40f2f8:	b.hi	40f304 <__fxstatat@plt+0xbdf4>  // b.pmore
  40f2fc:	mov	x0, #0xa                   	// #10
  40f300:	str	x0, [sp, #24]
  40f304:	ldr	x0, [sp, #24]
  40f308:	orr	x0, x0, #0x1
  40f30c:	str	x0, [sp, #24]
  40f310:	b	40f320 <__fxstatat@plt+0xbe10>
  40f314:	ldr	x0, [sp, #24]
  40f318:	add	x0, x0, #0x2
  40f31c:	str	x0, [sp, #24]
  40f320:	ldr	x0, [sp, #24]
  40f324:	cmn	x0, #0x1
  40f328:	b.eq	40f348 <__fxstatat@plt+0xbe38>  // b.none
  40f32c:	ldr	x0, [sp, #24]
  40f330:	bl	40f23c <__fxstatat@plt+0xbd2c>
  40f334:	and	w0, w0, #0xff
  40f338:	eor	w0, w0, #0x1
  40f33c:	and	w0, w0, #0xff
  40f340:	cmp	w0, #0x0
  40f344:	b.ne	40f314 <__fxstatat@plt+0xbe04>  // b.any
  40f348:	ldr	x0, [sp, #24]
  40f34c:	ldp	x29, x30, [sp], #32
  40f350:	ret
  40f354:	sub	sp, sp, #0x10
  40f358:	str	x0, [sp, #8]
  40f35c:	ldr	x1, [sp, #8]
  40f360:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40f364:	add	x0, x0, #0x478
  40f368:	mov	x2, x1
  40f36c:	mov	x3, x0
  40f370:	ldp	x0, x1, [x3]
  40f374:	stp	x0, x1, [x2]
  40f378:	ldr	w0, [x3, #16]
  40f37c:	str	w0, [x2, #16]
  40f380:	nop
  40f384:	add	sp, sp, #0x10
  40f388:	ret
  40f38c:	stp	x29, x30, [sp, #-48]!
  40f390:	mov	x29, sp
  40f394:	str	x0, [sp, #24]
  40f398:	str	x1, [sp, #16]
  40f39c:	ldr	x0, [sp, #24]
  40f3a0:	mov	w1, #0x3                   	// #3
  40f3a4:	bl	41910c <__fxstatat@plt+0x15bfc>
  40f3a8:	str	x0, [sp, #40]
  40f3ac:	ldr	x0, [sp, #40]
  40f3b0:	ldr	x1, [sp, #16]
  40f3b4:	udiv	x2, x0, x1
  40f3b8:	ldr	x1, [sp, #16]
  40f3bc:	mul	x1, x2, x1
  40f3c0:	sub	x0, x0, x1
  40f3c4:	ldp	x29, x30, [sp], #48
  40f3c8:	ret
  40f3cc:	sub	sp, sp, #0x10
  40f3d0:	str	x0, [sp, #8]
  40f3d4:	str	x1, [sp]
  40f3d8:	ldr	x1, [sp, #8]
  40f3dc:	ldr	x0, [sp]
  40f3e0:	cmp	x1, x0
  40f3e4:	cset	w0, eq  // eq = none
  40f3e8:	and	w0, w0, #0xff
  40f3ec:	add	sp, sp, #0x10
  40f3f0:	ret
  40f3f4:	sub	sp, sp, #0x20
  40f3f8:	str	x0, [sp, #8]
  40f3fc:	ldr	x0, [sp, #8]
  40f400:	ldr	x0, [x0, #40]
  40f404:	str	x0, [sp, #24]
  40f408:	ldr	x1, [sp, #24]
  40f40c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40f410:	add	x0, x0, #0x478
  40f414:	cmp	x1, x0
  40f418:	b.ne	40f424 <__fxstatat@plt+0xbf14>  // b.any
  40f41c:	mov	w0, #0x1                   	// #1
  40f420:	b	40f500 <__fxstatat@plt+0xbff0>
  40f424:	mov	w0, #0xcccd                	// #52429
  40f428:	movk	w0, #0x3dcc, lsl #16
  40f42c:	fmov	s0, w0
  40f430:	str	s0, [sp, #20]
  40f434:	ldr	x0, [sp, #24]
  40f438:	ldr	s0, [x0, #8]
  40f43c:	ldr	s1, [sp, #20]
  40f440:	fcmpe	s1, s0
  40f444:	b.pl	40f4ec <__fxstatat@plt+0xbfdc>  // b.nfrst
  40f448:	ldr	x0, [sp, #24]
  40f44c:	ldr	s1, [x0, #8]
  40f450:	fmov	s2, #1.000000000000000000e+00
  40f454:	ldr	s0, [sp, #20]
  40f458:	fsub	s0, s2, s0
  40f45c:	fcmpe	s1, s0
  40f460:	b.pl	40f4ec <__fxstatat@plt+0xbfdc>  // b.nfrst
  40f464:	ldr	s1, [sp, #20]
  40f468:	fmov	s0, #1.000000000000000000e+00
  40f46c:	fadd	s1, s1, s0
  40f470:	ldr	x0, [sp, #24]
  40f474:	ldr	s0, [x0, #12]
  40f478:	fcmpe	s1, s0
  40f47c:	b.pl	40f4ec <__fxstatat@plt+0xbfdc>  // b.nfrst
  40f480:	ldr	x0, [sp, #24]
  40f484:	ldr	s0, [x0]
  40f488:	fcmpe	s0, #0.0
  40f48c:	b.lt	40f4ec <__fxstatat@plt+0xbfdc>  // b.tstop
  40f490:	ldr	x0, [sp, #24]
  40f494:	ldr	s1, [x0]
  40f498:	ldr	s0, [sp, #20]
  40f49c:	fadd	s1, s1, s0
  40f4a0:	ldr	x0, [sp, #24]
  40f4a4:	ldr	s0, [x0, #4]
  40f4a8:	fcmpe	s1, s0
  40f4ac:	b.pl	40f4ec <__fxstatat@plt+0xbfdc>  // b.nfrst
  40f4b0:	ldr	x0, [sp, #24]
  40f4b4:	ldr	s1, [x0, #4]
  40f4b8:	fmov	s0, #1.000000000000000000e+00
  40f4bc:	fcmpe	s1, s0
  40f4c0:	b.hi	40f4ec <__fxstatat@plt+0xbfdc>  // b.pmore
  40f4c4:	ldr	x0, [sp, #24]
  40f4c8:	ldr	s1, [x0]
  40f4cc:	ldr	s0, [sp, #20]
  40f4d0:	fadd	s1, s1, s0
  40f4d4:	ldr	x0, [sp, #24]
  40f4d8:	ldr	s0, [x0, #8]
  40f4dc:	fcmpe	s1, s0
  40f4e0:	b.pl	40f4ec <__fxstatat@plt+0xbfdc>  // b.nfrst
  40f4e4:	mov	w0, #0x1                   	// #1
  40f4e8:	b	40f500 <__fxstatat@plt+0xbff0>
  40f4ec:	ldr	x0, [sp, #8]
  40f4f0:	adrp	x1, 41e000 <__fxstatat@plt+0x1aaf0>
  40f4f4:	add	x1, x1, #0x478
  40f4f8:	str	x1, [x0, #40]
  40f4fc:	mov	w0, #0x0                   	// #0
  40f500:	add	sp, sp, #0x20
  40f504:	ret
  40f508:	stp	x29, x30, [sp, #-48]!
  40f50c:	mov	x29, sp
  40f510:	str	x0, [sp, #24]
  40f514:	str	x1, [sp, #16]
  40f518:	ldr	x0, [sp, #16]
  40f51c:	ldrb	w0, [x0, #16]
  40f520:	eor	w0, w0, #0x1
  40f524:	and	w0, w0, #0xff
  40f528:	cmp	w0, #0x0
  40f52c:	b.eq	40f570 <__fxstatat@plt+0xc060>  // b.none
  40f530:	ldr	x0, [sp, #24]
  40f534:	ucvtf	s1, x0
  40f538:	ldr	x0, [sp, #16]
  40f53c:	ldr	s0, [x0, #8]
  40f540:	fdiv	s0, s1, s0
  40f544:	str	s0, [sp, #44]
  40f548:	ldr	s0, [sp, #44]
  40f54c:	mov	w0, #0x5f800000            	// #1602224128
  40f550:	fmov	s1, w0
  40f554:	fcmpe	s0, s1
  40f558:	b.lt	40f564 <__fxstatat@plt+0xc054>  // b.tstop
  40f55c:	mov	x0, #0x0                   	// #0
  40f560:	b	40f5c4 <__fxstatat@plt+0xc0b4>
  40f564:	ldr	s0, [sp, #44]
  40f568:	fcvtzu	x0, s0
  40f56c:	str	x0, [sp, #24]
  40f570:	ldr	x0, [sp, #24]
  40f574:	bl	40f2e4 <__fxstatat@plt+0xbdd4>
  40f578:	str	x0, [sp, #24]
  40f57c:	mov	x0, #0x0                   	// #0
  40f580:	ldr	x1, [sp, #24]
  40f584:	lsl	x1, x1, #3
  40f588:	ldr	x2, [sp, #24]
  40f58c:	lsr	x2, x2, #61
  40f590:	cmp	x2, #0x0
  40f594:	b.eq	40f59c <__fxstatat@plt+0xc08c>  // b.none
  40f598:	mov	x0, #0x1                   	// #1
  40f59c:	cmp	x1, #0x0
  40f5a0:	b.ge	40f5a8 <__fxstatat@plt+0xc098>  // b.tcont
  40f5a4:	mov	x0, #0x1                   	// #1
  40f5a8:	and	w0, w0, #0x1
  40f5ac:	and	w0, w0, #0xff
  40f5b0:	cmp	w0, #0x0
  40f5b4:	b.eq	40f5c0 <__fxstatat@plt+0xc0b0>  // b.none
  40f5b8:	mov	x0, #0x0                   	// #0
  40f5bc:	b	40f5c4 <__fxstatat@plt+0xc0b4>
  40f5c0:	ldr	x0, [sp, #24]
  40f5c4:	ldp	x29, x30, [sp], #48
  40f5c8:	ret
  40f5cc:	stp	x29, x30, [sp, #-80]!
  40f5d0:	mov	x29, sp
  40f5d4:	str	x0, [sp, #56]
  40f5d8:	str	x1, [sp, #48]
  40f5dc:	str	x2, [sp, #40]
  40f5e0:	str	x3, [sp, #32]
  40f5e4:	str	x4, [sp, #24]
  40f5e8:	ldr	x0, [sp, #40]
  40f5ec:	cmp	x0, #0x0
  40f5f0:	b.ne	40f600 <__fxstatat@plt+0xc0f0>  // b.any
  40f5f4:	adrp	x0, 40f000 <__fxstatat@plt+0xbaf0>
  40f5f8:	add	x0, x0, #0x38c
  40f5fc:	str	x0, [sp, #40]
  40f600:	ldr	x0, [sp, #32]
  40f604:	cmp	x0, #0x0
  40f608:	b.ne	40f618 <__fxstatat@plt+0xc108>  // b.any
  40f60c:	adrp	x0, 40f000 <__fxstatat@plt+0xbaf0>
  40f610:	add	x0, x0, #0x3cc
  40f614:	str	x0, [sp, #32]
  40f618:	mov	x0, #0x50                  	// #80
  40f61c:	bl	402ec0 <malloc@plt>
  40f620:	str	x0, [sp, #72]
  40f624:	ldr	x0, [sp, #72]
  40f628:	cmp	x0, #0x0
  40f62c:	b.ne	40f638 <__fxstatat@plt+0xc128>  // b.any
  40f630:	mov	x0, #0x0                   	// #0
  40f634:	b	40f750 <__fxstatat@plt+0xc240>
  40f638:	ldr	x0, [sp, #48]
  40f63c:	cmp	x0, #0x0
  40f640:	b.ne	40f650 <__fxstatat@plt+0xc140>  // b.any
  40f644:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  40f648:	add	x0, x0, #0x478
  40f64c:	str	x0, [sp, #48]
  40f650:	ldr	x0, [sp, #72]
  40f654:	ldr	x1, [sp, #48]
  40f658:	str	x1, [x0, #40]
  40f65c:	ldr	x0, [sp, #72]
  40f660:	bl	40f3f4 <__fxstatat@plt+0xbee4>
  40f664:	and	w0, w0, #0xff
  40f668:	eor	w0, w0, #0x1
  40f66c:	and	w0, w0, #0xff
  40f670:	cmp	w0, #0x0
  40f674:	b.ne	40f730 <__fxstatat@plt+0xc220>  // b.any
  40f678:	ldr	x1, [sp, #48]
  40f67c:	ldr	x0, [sp, #56]
  40f680:	bl	40f508 <__fxstatat@plt+0xbff8>
  40f684:	mov	x1, x0
  40f688:	ldr	x0, [sp, #72]
  40f68c:	str	x1, [x0, #16]
  40f690:	ldr	x0, [sp, #72]
  40f694:	ldr	x0, [x0, #16]
  40f698:	cmp	x0, #0x0
  40f69c:	b.eq	40f738 <__fxstatat@plt+0xc228>  // b.none
  40f6a0:	ldr	x0, [sp, #72]
  40f6a4:	ldr	x0, [x0, #16]
  40f6a8:	mov	x1, #0x10                  	// #16
  40f6ac:	bl	402fc0 <calloc@plt>
  40f6b0:	mov	x1, x0
  40f6b4:	ldr	x0, [sp, #72]
  40f6b8:	str	x1, [x0]
  40f6bc:	ldr	x0, [sp, #72]
  40f6c0:	ldr	x0, [x0]
  40f6c4:	cmp	x0, #0x0
  40f6c8:	b.eq	40f740 <__fxstatat@plt+0xc230>  // b.none
  40f6cc:	ldr	x0, [sp, #72]
  40f6d0:	ldr	x1, [x0]
  40f6d4:	ldr	x0, [sp, #72]
  40f6d8:	ldr	x0, [x0, #16]
  40f6dc:	lsl	x0, x0, #4
  40f6e0:	add	x1, x1, x0
  40f6e4:	ldr	x0, [sp, #72]
  40f6e8:	str	x1, [x0, #8]
  40f6ec:	ldr	x0, [sp, #72]
  40f6f0:	str	xzr, [x0, #24]
  40f6f4:	ldr	x0, [sp, #72]
  40f6f8:	str	xzr, [x0, #32]
  40f6fc:	ldr	x0, [sp, #72]
  40f700:	ldr	x1, [sp, #40]
  40f704:	str	x1, [x0, #48]
  40f708:	ldr	x0, [sp, #72]
  40f70c:	ldr	x1, [sp, #32]
  40f710:	str	x1, [x0, #56]
  40f714:	ldr	x0, [sp, #72]
  40f718:	ldr	x1, [sp, #24]
  40f71c:	str	x1, [x0, #64]
  40f720:	ldr	x0, [sp, #72]
  40f724:	str	xzr, [x0, #72]
  40f728:	ldr	x0, [sp, #72]
  40f72c:	b	40f750 <__fxstatat@plt+0xc240>
  40f730:	nop
  40f734:	b	40f744 <__fxstatat@plt+0xc234>
  40f738:	nop
  40f73c:	b	40f744 <__fxstatat@plt+0xc234>
  40f740:	nop
  40f744:	ldr	x0, [sp, #72]
  40f748:	bl	4031c0 <free@plt>
  40f74c:	mov	x0, #0x0                   	// #0
  40f750:	ldp	x29, x30, [sp], #80
  40f754:	ret
  40f758:	stp	x29, x30, [sp, #-64]!
  40f75c:	mov	x29, sp
  40f760:	str	x0, [sp, #24]
  40f764:	ldr	x0, [sp, #24]
  40f768:	ldr	x0, [x0]
  40f76c:	str	x0, [sp, #56]
  40f770:	b	40f83c <__fxstatat@plt+0xc32c>
  40f774:	ldr	x0, [sp, #56]
  40f778:	ldr	x0, [x0]
  40f77c:	cmp	x0, #0x0
  40f780:	b.eq	40f830 <__fxstatat@plt+0xc320>  // b.none
  40f784:	ldr	x0, [sp, #56]
  40f788:	ldr	x0, [x0, #8]
  40f78c:	str	x0, [sp, #48]
  40f790:	b	40f7f0 <__fxstatat@plt+0xc2e0>
  40f794:	ldr	x0, [sp, #24]
  40f798:	ldr	x0, [x0, #64]
  40f79c:	cmp	x0, #0x0
  40f7a0:	b.eq	40f7b8 <__fxstatat@plt+0xc2a8>  // b.none
  40f7a4:	ldr	x0, [sp, #24]
  40f7a8:	ldr	x1, [x0, #64]
  40f7ac:	ldr	x0, [sp, #48]
  40f7b0:	ldr	x0, [x0]
  40f7b4:	blr	x1
  40f7b8:	ldr	x0, [sp, #48]
  40f7bc:	str	xzr, [x0]
  40f7c0:	ldr	x0, [sp, #48]
  40f7c4:	ldr	x0, [x0, #8]
  40f7c8:	str	x0, [sp, #40]
  40f7cc:	ldr	x0, [sp, #24]
  40f7d0:	ldr	x1, [x0, #72]
  40f7d4:	ldr	x0, [sp, #48]
  40f7d8:	str	x1, [x0, #8]
  40f7dc:	ldr	x0, [sp, #24]
  40f7e0:	ldr	x1, [sp, #48]
  40f7e4:	str	x1, [x0, #72]
  40f7e8:	ldr	x0, [sp, #40]
  40f7ec:	str	x0, [sp, #48]
  40f7f0:	ldr	x0, [sp, #48]
  40f7f4:	cmp	x0, #0x0
  40f7f8:	b.ne	40f794 <__fxstatat@plt+0xc284>  // b.any
  40f7fc:	ldr	x0, [sp, #24]
  40f800:	ldr	x0, [x0, #64]
  40f804:	cmp	x0, #0x0
  40f808:	b.eq	40f820 <__fxstatat@plt+0xc310>  // b.none
  40f80c:	ldr	x0, [sp, #24]
  40f810:	ldr	x1, [x0, #64]
  40f814:	ldr	x0, [sp, #56]
  40f818:	ldr	x0, [x0]
  40f81c:	blr	x1
  40f820:	ldr	x0, [sp, #56]
  40f824:	str	xzr, [x0]
  40f828:	ldr	x0, [sp, #56]
  40f82c:	str	xzr, [x0, #8]
  40f830:	ldr	x0, [sp, #56]
  40f834:	add	x0, x0, #0x10
  40f838:	str	x0, [sp, #56]
  40f83c:	ldr	x0, [sp, #24]
  40f840:	ldr	x0, [x0, #8]
  40f844:	ldr	x1, [sp, #56]
  40f848:	cmp	x1, x0
  40f84c:	b.cc	40f774 <__fxstatat@plt+0xc264>  // b.lo, b.ul, b.last
  40f850:	ldr	x0, [sp, #24]
  40f854:	str	xzr, [x0, #24]
  40f858:	ldr	x0, [sp, #24]
  40f85c:	str	xzr, [x0, #32]
  40f860:	nop
  40f864:	ldp	x29, x30, [sp], #64
  40f868:	ret
  40f86c:	stp	x29, x30, [sp, #-64]!
  40f870:	mov	x29, sp
  40f874:	str	x0, [sp, #24]
  40f878:	ldr	x0, [sp, #24]
  40f87c:	ldr	x0, [x0, #64]
  40f880:	cmp	x0, #0x0
  40f884:	b.eq	40f910 <__fxstatat@plt+0xc400>  // b.none
  40f888:	ldr	x0, [sp, #24]
  40f88c:	ldr	x0, [x0, #32]
  40f890:	cmp	x0, #0x0
  40f894:	b.eq	40f910 <__fxstatat@plt+0xc400>  // b.none
  40f898:	ldr	x0, [sp, #24]
  40f89c:	ldr	x0, [x0]
  40f8a0:	str	x0, [sp, #56]
  40f8a4:	b	40f8fc <__fxstatat@plt+0xc3ec>
  40f8a8:	ldr	x0, [sp, #56]
  40f8ac:	ldr	x0, [x0]
  40f8b0:	cmp	x0, #0x0
  40f8b4:	b.eq	40f8f0 <__fxstatat@plt+0xc3e0>  // b.none
  40f8b8:	ldr	x0, [sp, #56]
  40f8bc:	str	x0, [sp, #48]
  40f8c0:	b	40f8e4 <__fxstatat@plt+0xc3d4>
  40f8c4:	ldr	x0, [sp, #24]
  40f8c8:	ldr	x1, [x0, #64]
  40f8cc:	ldr	x0, [sp, #48]
  40f8d0:	ldr	x0, [x0]
  40f8d4:	blr	x1
  40f8d8:	ldr	x0, [sp, #48]
  40f8dc:	ldr	x0, [x0, #8]
  40f8e0:	str	x0, [sp, #48]
  40f8e4:	ldr	x0, [sp, #48]
  40f8e8:	cmp	x0, #0x0
  40f8ec:	b.ne	40f8c4 <__fxstatat@plt+0xc3b4>  // b.any
  40f8f0:	ldr	x0, [sp, #56]
  40f8f4:	add	x0, x0, #0x10
  40f8f8:	str	x0, [sp, #56]
  40f8fc:	ldr	x0, [sp, #24]
  40f900:	ldr	x0, [x0, #8]
  40f904:	ldr	x1, [sp, #56]
  40f908:	cmp	x1, x0
  40f90c:	b.cc	40f8a8 <__fxstatat@plt+0xc398>  // b.lo, b.ul, b.last
  40f910:	ldr	x0, [sp, #24]
  40f914:	ldr	x0, [x0]
  40f918:	str	x0, [sp, #56]
  40f91c:	b	40f964 <__fxstatat@plt+0xc454>
  40f920:	ldr	x0, [sp, #56]
  40f924:	ldr	x0, [x0, #8]
  40f928:	str	x0, [sp, #48]
  40f92c:	b	40f94c <__fxstatat@plt+0xc43c>
  40f930:	ldr	x0, [sp, #48]
  40f934:	ldr	x0, [x0, #8]
  40f938:	str	x0, [sp, #40]
  40f93c:	ldr	x0, [sp, #48]
  40f940:	bl	4031c0 <free@plt>
  40f944:	ldr	x0, [sp, #40]
  40f948:	str	x0, [sp, #48]
  40f94c:	ldr	x0, [sp, #48]
  40f950:	cmp	x0, #0x0
  40f954:	b.ne	40f930 <__fxstatat@plt+0xc420>  // b.any
  40f958:	ldr	x0, [sp, #56]
  40f95c:	add	x0, x0, #0x10
  40f960:	str	x0, [sp, #56]
  40f964:	ldr	x0, [sp, #24]
  40f968:	ldr	x0, [x0, #8]
  40f96c:	ldr	x1, [sp, #56]
  40f970:	cmp	x1, x0
  40f974:	b.cc	40f920 <__fxstatat@plt+0xc410>  // b.lo, b.ul, b.last
  40f978:	ldr	x0, [sp, #24]
  40f97c:	ldr	x0, [x0, #72]
  40f980:	str	x0, [sp, #48]
  40f984:	b	40f9a4 <__fxstatat@plt+0xc494>
  40f988:	ldr	x0, [sp, #48]
  40f98c:	ldr	x0, [x0, #8]
  40f990:	str	x0, [sp, #40]
  40f994:	ldr	x0, [sp, #48]
  40f998:	bl	4031c0 <free@plt>
  40f99c:	ldr	x0, [sp, #40]
  40f9a0:	str	x0, [sp, #48]
  40f9a4:	ldr	x0, [sp, #48]
  40f9a8:	cmp	x0, #0x0
  40f9ac:	b.ne	40f988 <__fxstatat@plt+0xc478>  // b.any
  40f9b0:	ldr	x0, [sp, #24]
  40f9b4:	ldr	x0, [x0]
  40f9b8:	bl	4031c0 <free@plt>
  40f9bc:	ldr	x0, [sp, #24]
  40f9c0:	bl	4031c0 <free@plt>
  40f9c4:	nop
  40f9c8:	ldp	x29, x30, [sp], #64
  40f9cc:	ret
  40f9d0:	stp	x29, x30, [sp, #-48]!
  40f9d4:	mov	x29, sp
  40f9d8:	str	x0, [sp, #24]
  40f9dc:	ldr	x0, [sp, #24]
  40f9e0:	ldr	x0, [x0, #72]
  40f9e4:	cmp	x0, #0x0
  40f9e8:	b.eq	40fa0c <__fxstatat@plt+0xc4fc>  // b.none
  40f9ec:	ldr	x0, [sp, #24]
  40f9f0:	ldr	x0, [x0, #72]
  40f9f4:	str	x0, [sp, #40]
  40f9f8:	ldr	x0, [sp, #40]
  40f9fc:	ldr	x1, [x0, #8]
  40fa00:	ldr	x0, [sp, #24]
  40fa04:	str	x1, [x0, #72]
  40fa08:	b	40fa18 <__fxstatat@plt+0xc508>
  40fa0c:	mov	x0, #0x10                  	// #16
  40fa10:	bl	402ec0 <malloc@plt>
  40fa14:	str	x0, [sp, #40]
  40fa18:	ldr	x0, [sp, #40]
  40fa1c:	ldp	x29, x30, [sp], #48
  40fa20:	ret
  40fa24:	sub	sp, sp, #0x10
  40fa28:	str	x0, [sp, #8]
  40fa2c:	str	x1, [sp]
  40fa30:	ldr	x0, [sp]
  40fa34:	str	xzr, [x0]
  40fa38:	ldr	x0, [sp, #8]
  40fa3c:	ldr	x1, [x0, #72]
  40fa40:	ldr	x0, [sp]
  40fa44:	str	x1, [x0, #8]
  40fa48:	ldr	x0, [sp, #8]
  40fa4c:	ldr	x1, [sp]
  40fa50:	str	x1, [x0, #72]
  40fa54:	nop
  40fa58:	add	sp, sp, #0x10
  40fa5c:	ret
  40fa60:	stp	x29, x30, [sp, #-96]!
  40fa64:	mov	x29, sp
  40fa68:	str	x0, [sp, #40]
  40fa6c:	str	x1, [sp, #32]
  40fa70:	str	x2, [sp, #24]
  40fa74:	strb	w3, [sp, #23]
  40fa78:	ldr	x1, [sp, #32]
  40fa7c:	ldr	x0, [sp, #40]
  40fa80:	bl	40edf4 <__fxstatat@plt+0xb8e4>
  40fa84:	str	x0, [sp, #80]
  40fa88:	ldr	x0, [sp, #24]
  40fa8c:	ldr	x1, [sp, #80]
  40fa90:	str	x1, [x0]
  40fa94:	ldr	x0, [sp, #80]
  40fa98:	ldr	x0, [x0]
  40fa9c:	cmp	x0, #0x0
  40faa0:	b.ne	40faac <__fxstatat@plt+0xc59c>  // b.any
  40faa4:	mov	x0, #0x0                   	// #0
  40faa8:	b	40fc08 <__fxstatat@plt+0xc6f8>
  40faac:	ldr	x0, [sp, #80]
  40fab0:	ldr	x0, [x0]
  40fab4:	ldr	x1, [sp, #32]
  40fab8:	cmp	x1, x0
  40fabc:	b.eq	40fae8 <__fxstatat@plt+0xc5d8>  // b.none
  40fac0:	ldr	x0, [sp, #40]
  40fac4:	ldr	x2, [x0, #56]
  40fac8:	ldr	x0, [sp, #80]
  40facc:	ldr	x0, [x0]
  40fad0:	mov	x1, x0
  40fad4:	ldr	x0, [sp, #32]
  40fad8:	blr	x2
  40fadc:	and	w0, w0, #0xff
  40fae0:	cmp	w0, #0x0
  40fae4:	b.eq	40fb4c <__fxstatat@plt+0xc63c>  // b.none
  40fae8:	ldr	x0, [sp, #80]
  40faec:	ldr	x0, [x0]
  40faf0:	str	x0, [sp, #56]
  40faf4:	ldrb	w0, [sp, #23]
  40faf8:	cmp	w0, #0x0
  40fafc:	b.eq	40fb44 <__fxstatat@plt+0xc634>  // b.none
  40fb00:	ldr	x0, [sp, #80]
  40fb04:	ldr	x0, [x0, #8]
  40fb08:	cmp	x0, #0x0
  40fb0c:	b.eq	40fb3c <__fxstatat@plt+0xc62c>  // b.none
  40fb10:	ldr	x0, [sp, #80]
  40fb14:	ldr	x0, [x0, #8]
  40fb18:	str	x0, [sp, #48]
  40fb1c:	ldr	x2, [sp, #80]
  40fb20:	ldr	x0, [sp, #48]
  40fb24:	ldp	x0, x1, [x0]
  40fb28:	stp	x0, x1, [x2]
  40fb2c:	ldr	x1, [sp, #48]
  40fb30:	ldr	x0, [sp, #40]
  40fb34:	bl	40fa24 <__fxstatat@plt+0xc514>
  40fb38:	b	40fb44 <__fxstatat@plt+0xc634>
  40fb3c:	ldr	x0, [sp, #80]
  40fb40:	str	xzr, [x0]
  40fb44:	ldr	x0, [sp, #56]
  40fb48:	b	40fc08 <__fxstatat@plt+0xc6f8>
  40fb4c:	ldr	x0, [sp, #80]
  40fb50:	str	x0, [sp, #88]
  40fb54:	b	40fbf4 <__fxstatat@plt+0xc6e4>
  40fb58:	ldr	x0, [sp, #88]
  40fb5c:	ldr	x0, [x0, #8]
  40fb60:	ldr	x0, [x0]
  40fb64:	ldr	x1, [sp, #32]
  40fb68:	cmp	x1, x0
  40fb6c:	b.eq	40fb9c <__fxstatat@plt+0xc68c>  // b.none
  40fb70:	ldr	x0, [sp, #40]
  40fb74:	ldr	x2, [x0, #56]
  40fb78:	ldr	x0, [sp, #88]
  40fb7c:	ldr	x0, [x0, #8]
  40fb80:	ldr	x0, [x0]
  40fb84:	mov	x1, x0
  40fb88:	ldr	x0, [sp, #32]
  40fb8c:	blr	x2
  40fb90:	and	w0, w0, #0xff
  40fb94:	cmp	w0, #0x0
  40fb98:	b.eq	40fbe8 <__fxstatat@plt+0xc6d8>  // b.none
  40fb9c:	ldr	x0, [sp, #88]
  40fba0:	ldr	x0, [x0, #8]
  40fba4:	ldr	x0, [x0]
  40fba8:	str	x0, [sp, #72]
  40fbac:	ldrb	w0, [sp, #23]
  40fbb0:	cmp	w0, #0x0
  40fbb4:	b.eq	40fbe0 <__fxstatat@plt+0xc6d0>  // b.none
  40fbb8:	ldr	x0, [sp, #88]
  40fbbc:	ldr	x0, [x0, #8]
  40fbc0:	str	x0, [sp, #64]
  40fbc4:	ldr	x0, [sp, #64]
  40fbc8:	ldr	x1, [x0, #8]
  40fbcc:	ldr	x0, [sp, #88]
  40fbd0:	str	x1, [x0, #8]
  40fbd4:	ldr	x1, [sp, #64]
  40fbd8:	ldr	x0, [sp, #40]
  40fbdc:	bl	40fa24 <__fxstatat@plt+0xc514>
  40fbe0:	ldr	x0, [sp, #72]
  40fbe4:	b	40fc08 <__fxstatat@plt+0xc6f8>
  40fbe8:	ldr	x0, [sp, #88]
  40fbec:	ldr	x0, [x0, #8]
  40fbf0:	str	x0, [sp, #88]
  40fbf4:	ldr	x0, [sp, #88]
  40fbf8:	ldr	x0, [x0, #8]
  40fbfc:	cmp	x0, #0x0
  40fc00:	b.ne	40fb58 <__fxstatat@plt+0xc648>  // b.any
  40fc04:	mov	x0, #0x0                   	// #0
  40fc08:	ldp	x29, x30, [sp], #96
  40fc0c:	ret
  40fc10:	stp	x29, x30, [sp, #-96]!
  40fc14:	mov	x29, sp
  40fc18:	str	x0, [sp, #40]
  40fc1c:	str	x1, [sp, #32]
  40fc20:	strb	w2, [sp, #31]
  40fc24:	ldr	x0, [sp, #32]
  40fc28:	ldr	x0, [x0]
  40fc2c:	str	x0, [sp, #88]
  40fc30:	b	40fdc8 <__fxstatat@plt+0xc8b8>
  40fc34:	ldr	x0, [sp, #88]
  40fc38:	ldr	x0, [x0]
  40fc3c:	cmp	x0, #0x0
  40fc40:	b.eq	40fdbc <__fxstatat@plt+0xc8ac>  // b.none
  40fc44:	ldr	x0, [sp, #88]
  40fc48:	ldr	x0, [x0, #8]
  40fc4c:	str	x0, [sp, #80]
  40fc50:	b	40fce0 <__fxstatat@plt+0xc7d0>
  40fc54:	ldr	x0, [sp, #80]
  40fc58:	ldr	x0, [x0]
  40fc5c:	str	x0, [sp, #72]
  40fc60:	ldr	x1, [sp, #72]
  40fc64:	ldr	x0, [sp, #40]
  40fc68:	bl	40edf4 <__fxstatat@plt+0xb8e4>
  40fc6c:	str	x0, [sp, #64]
  40fc70:	ldr	x0, [sp, #80]
  40fc74:	ldr	x0, [x0, #8]
  40fc78:	str	x0, [sp, #48]
  40fc7c:	ldr	x0, [sp, #64]
  40fc80:	ldr	x0, [x0]
  40fc84:	cmp	x0, #0x0
  40fc88:	b.eq	40fcac <__fxstatat@plt+0xc79c>  // b.none
  40fc8c:	ldr	x0, [sp, #64]
  40fc90:	ldr	x1, [x0, #8]
  40fc94:	ldr	x0, [sp, #80]
  40fc98:	str	x1, [x0, #8]
  40fc9c:	ldr	x0, [sp, #64]
  40fca0:	ldr	x1, [sp, #80]
  40fca4:	str	x1, [x0, #8]
  40fca8:	b	40fcd8 <__fxstatat@plt+0xc7c8>
  40fcac:	ldr	x0, [sp, #64]
  40fcb0:	ldr	x1, [sp, #72]
  40fcb4:	str	x1, [x0]
  40fcb8:	ldr	x0, [sp, #40]
  40fcbc:	ldr	x0, [x0, #24]
  40fcc0:	add	x1, x0, #0x1
  40fcc4:	ldr	x0, [sp, #40]
  40fcc8:	str	x1, [x0, #24]
  40fccc:	ldr	x1, [sp, #80]
  40fcd0:	ldr	x0, [sp, #40]
  40fcd4:	bl	40fa24 <__fxstatat@plt+0xc514>
  40fcd8:	ldr	x0, [sp, #48]
  40fcdc:	str	x0, [sp, #80]
  40fce0:	ldr	x0, [sp, #80]
  40fce4:	cmp	x0, #0x0
  40fce8:	b.ne	40fc54 <__fxstatat@plt+0xc744>  // b.any
  40fcec:	ldr	x0, [sp, #88]
  40fcf0:	ldr	x0, [x0]
  40fcf4:	str	x0, [sp, #72]
  40fcf8:	ldr	x0, [sp, #88]
  40fcfc:	str	xzr, [x0, #8]
  40fd00:	ldrb	w0, [sp, #31]
  40fd04:	cmp	w0, #0x0
  40fd08:	b.ne	40fdb8 <__fxstatat@plt+0xc8a8>  // b.any
  40fd0c:	ldr	x1, [sp, #72]
  40fd10:	ldr	x0, [sp, #40]
  40fd14:	bl	40edf4 <__fxstatat@plt+0xb8e4>
  40fd18:	str	x0, [sp, #64]
  40fd1c:	ldr	x0, [sp, #64]
  40fd20:	ldr	x0, [x0]
  40fd24:	cmp	x0, #0x0
  40fd28:	b.eq	40fd78 <__fxstatat@plt+0xc868>  // b.none
  40fd2c:	ldr	x0, [sp, #40]
  40fd30:	bl	40f9d0 <__fxstatat@plt+0xc4c0>
  40fd34:	str	x0, [sp, #56]
  40fd38:	ldr	x0, [sp, #56]
  40fd3c:	cmp	x0, #0x0
  40fd40:	b.ne	40fd4c <__fxstatat@plt+0xc83c>  // b.any
  40fd44:	mov	w0, #0x0                   	// #0
  40fd48:	b	40fde0 <__fxstatat@plt+0xc8d0>
  40fd4c:	ldr	x0, [sp, #56]
  40fd50:	ldr	x1, [sp, #72]
  40fd54:	str	x1, [x0]
  40fd58:	ldr	x0, [sp, #64]
  40fd5c:	ldr	x1, [x0, #8]
  40fd60:	ldr	x0, [sp, #56]
  40fd64:	str	x1, [x0, #8]
  40fd68:	ldr	x0, [sp, #64]
  40fd6c:	ldr	x1, [sp, #56]
  40fd70:	str	x1, [x0, #8]
  40fd74:	b	40fd98 <__fxstatat@plt+0xc888>
  40fd78:	ldr	x0, [sp, #64]
  40fd7c:	ldr	x1, [sp, #72]
  40fd80:	str	x1, [x0]
  40fd84:	ldr	x0, [sp, #40]
  40fd88:	ldr	x0, [x0, #24]
  40fd8c:	add	x1, x0, #0x1
  40fd90:	ldr	x0, [sp, #40]
  40fd94:	str	x1, [x0, #24]
  40fd98:	ldr	x0, [sp, #88]
  40fd9c:	str	xzr, [x0]
  40fda0:	ldr	x0, [sp, #32]
  40fda4:	ldr	x0, [x0, #24]
  40fda8:	sub	x1, x0, #0x1
  40fdac:	ldr	x0, [sp, #32]
  40fdb0:	str	x1, [x0, #24]
  40fdb4:	b	40fdbc <__fxstatat@plt+0xc8ac>
  40fdb8:	nop
  40fdbc:	ldr	x0, [sp, #88]
  40fdc0:	add	x0, x0, #0x10
  40fdc4:	str	x0, [sp, #88]
  40fdc8:	ldr	x0, [sp, #32]
  40fdcc:	ldr	x0, [x0, #8]
  40fdd0:	ldr	x1, [sp, #88]
  40fdd4:	cmp	x1, x0
  40fdd8:	b.cc	40fc34 <__fxstatat@plt+0xc724>  // b.lo, b.ul, b.last
  40fddc:	mov	w0, #0x1                   	// #1
  40fde0:	ldp	x29, x30, [sp], #96
  40fde4:	ret
  40fde8:	stp	x29, x30, [sp, #-128]!
  40fdec:	mov	x29, sp
  40fdf0:	str	x0, [sp, #24]
  40fdf4:	str	x1, [sp, #16]
  40fdf8:	ldr	x0, [sp, #24]
  40fdfc:	ldr	x0, [x0, #40]
  40fe00:	mov	x1, x0
  40fe04:	ldr	x0, [sp, #16]
  40fe08:	bl	40f508 <__fxstatat@plt+0xbff8>
  40fe0c:	str	x0, [sp, #120]
  40fe10:	ldr	x0, [sp, #120]
  40fe14:	cmp	x0, #0x0
  40fe18:	b.ne	40fe24 <__fxstatat@plt+0xc914>  // b.any
  40fe1c:	mov	w0, #0x0                   	// #0
  40fe20:	b	40ffec <__fxstatat@plt+0xcadc>
  40fe24:	ldr	x0, [sp, #24]
  40fe28:	ldr	x0, [x0, #16]
  40fe2c:	ldr	x1, [sp, #120]
  40fe30:	cmp	x1, x0
  40fe34:	b.ne	40fe40 <__fxstatat@plt+0xc930>  // b.any
  40fe38:	mov	w0, #0x1                   	// #1
  40fe3c:	b	40ffec <__fxstatat@plt+0xcadc>
  40fe40:	add	x0, sp, #0x20
  40fe44:	str	x0, [sp, #112]
  40fe48:	mov	x1, #0x10                  	// #16
  40fe4c:	ldr	x0, [sp, #120]
  40fe50:	bl	402fc0 <calloc@plt>
  40fe54:	mov	x1, x0
  40fe58:	ldr	x0, [sp, #112]
  40fe5c:	str	x1, [x0]
  40fe60:	ldr	x0, [sp, #112]
  40fe64:	ldr	x0, [x0]
  40fe68:	cmp	x0, #0x0
  40fe6c:	b.ne	40fe78 <__fxstatat@plt+0xc968>  // b.any
  40fe70:	mov	w0, #0x0                   	// #0
  40fe74:	b	40ffec <__fxstatat@plt+0xcadc>
  40fe78:	ldr	x0, [sp, #112]
  40fe7c:	ldr	x1, [sp, #120]
  40fe80:	str	x1, [x0, #16]
  40fe84:	ldr	x0, [sp, #112]
  40fe88:	ldr	x1, [x0]
  40fe8c:	ldr	x0, [sp, #120]
  40fe90:	lsl	x0, x0, #4
  40fe94:	add	x1, x1, x0
  40fe98:	ldr	x0, [sp, #112]
  40fe9c:	str	x1, [x0, #8]
  40fea0:	ldr	x0, [sp, #112]
  40fea4:	str	xzr, [x0, #24]
  40fea8:	ldr	x0, [sp, #112]
  40feac:	str	xzr, [x0, #32]
  40feb0:	ldr	x0, [sp, #24]
  40feb4:	ldr	x1, [x0, #40]
  40feb8:	ldr	x0, [sp, #112]
  40febc:	str	x1, [x0, #40]
  40fec0:	ldr	x0, [sp, #24]
  40fec4:	ldr	x1, [x0, #48]
  40fec8:	ldr	x0, [sp, #112]
  40fecc:	str	x1, [x0, #48]
  40fed0:	ldr	x0, [sp, #24]
  40fed4:	ldr	x1, [x0, #56]
  40fed8:	ldr	x0, [sp, #112]
  40fedc:	str	x1, [x0, #56]
  40fee0:	ldr	x0, [sp, #24]
  40fee4:	ldr	x1, [x0, #64]
  40fee8:	ldr	x0, [sp, #112]
  40feec:	str	x1, [x0, #64]
  40fef0:	ldr	x0, [sp, #24]
  40fef4:	ldr	x1, [x0, #72]
  40fef8:	ldr	x0, [sp, #112]
  40fefc:	str	x1, [x0, #72]
  40ff00:	mov	w2, #0x0                   	// #0
  40ff04:	ldr	x1, [sp, #24]
  40ff08:	ldr	x0, [sp, #112]
  40ff0c:	bl	40fc10 <__fxstatat@plt+0xc700>
  40ff10:	and	w0, w0, #0xff
  40ff14:	cmp	w0, #0x0
  40ff18:	b.eq	40ff80 <__fxstatat@plt+0xca70>  // b.none
  40ff1c:	ldr	x0, [sp, #24]
  40ff20:	ldr	x0, [x0]
  40ff24:	bl	4031c0 <free@plt>
  40ff28:	ldr	x0, [sp, #112]
  40ff2c:	ldr	x1, [x0]
  40ff30:	ldr	x0, [sp, #24]
  40ff34:	str	x1, [x0]
  40ff38:	ldr	x0, [sp, #112]
  40ff3c:	ldr	x1, [x0, #8]
  40ff40:	ldr	x0, [sp, #24]
  40ff44:	str	x1, [x0, #8]
  40ff48:	ldr	x0, [sp, #112]
  40ff4c:	ldr	x1, [x0, #16]
  40ff50:	ldr	x0, [sp, #24]
  40ff54:	str	x1, [x0, #16]
  40ff58:	ldr	x0, [sp, #112]
  40ff5c:	ldr	x1, [x0, #24]
  40ff60:	ldr	x0, [sp, #24]
  40ff64:	str	x1, [x0, #24]
  40ff68:	ldr	x0, [sp, #112]
  40ff6c:	ldr	x1, [x0, #72]
  40ff70:	ldr	x0, [sp, #24]
  40ff74:	str	x1, [x0, #72]
  40ff78:	mov	w0, #0x1                   	// #1
  40ff7c:	b	40ffec <__fxstatat@plt+0xcadc>
  40ff80:	ldr	x0, [sp, #112]
  40ff84:	ldr	x1, [x0, #72]
  40ff88:	ldr	x0, [sp, #24]
  40ff8c:	str	x1, [x0, #72]
  40ff90:	mov	w2, #0x1                   	// #1
  40ff94:	ldr	x1, [sp, #112]
  40ff98:	ldr	x0, [sp, #24]
  40ff9c:	bl	40fc10 <__fxstatat@plt+0xc700>
  40ffa0:	and	w0, w0, #0xff
  40ffa4:	eor	w0, w0, #0x1
  40ffa8:	and	w0, w0, #0xff
  40ffac:	cmp	w0, #0x0
  40ffb0:	b.ne	40ffd8 <__fxstatat@plt+0xcac8>  // b.any
  40ffb4:	mov	w2, #0x0                   	// #0
  40ffb8:	ldr	x1, [sp, #112]
  40ffbc:	ldr	x0, [sp, #24]
  40ffc0:	bl	40fc10 <__fxstatat@plt+0xc700>
  40ffc4:	and	w0, w0, #0xff
  40ffc8:	eor	w0, w0, #0x1
  40ffcc:	and	w0, w0, #0xff
  40ffd0:	cmp	w0, #0x0
  40ffd4:	b.eq	40ffdc <__fxstatat@plt+0xcacc>  // b.none
  40ffd8:	bl	403090 <abort@plt>
  40ffdc:	ldr	x0, [sp, #112]
  40ffe0:	ldr	x0, [x0]
  40ffe4:	bl	4031c0 <free@plt>
  40ffe8:	mov	w0, #0x0                   	// #0
  40ffec:	ldp	x29, x30, [sp], #128
  40fff0:	ret
  40fff4:	stp	x29, x30, [sp, #-96]!
  40fff8:	mov	x29, sp
  40fffc:	str	x0, [sp, #40]
  410000:	str	x1, [sp, #32]
  410004:	str	x2, [sp, #24]
  410008:	ldr	x0, [sp, #32]
  41000c:	cmp	x0, #0x0
  410010:	b.ne	410018 <__fxstatat@plt+0xcb08>  // b.any
  410014:	bl	403090 <abort@plt>
  410018:	add	x0, sp, #0x38
  41001c:	mov	w3, #0x0                   	// #0
  410020:	mov	x2, x0
  410024:	ldr	x1, [sp, #32]
  410028:	ldr	x0, [sp, #40]
  41002c:	bl	40fa60 <__fxstatat@plt+0xc550>
  410030:	str	x0, [sp, #88]
  410034:	ldr	x0, [sp, #88]
  410038:	cmp	x0, #0x0
  41003c:	b.eq	410060 <__fxstatat@plt+0xcb50>  // b.none
  410040:	ldr	x0, [sp, #24]
  410044:	cmp	x0, #0x0
  410048:	b.eq	410058 <__fxstatat@plt+0xcb48>  // b.none
  41004c:	ldr	x0, [sp, #24]
  410050:	ldr	x1, [sp, #88]
  410054:	str	x1, [x0]
  410058:	mov	w0, #0x0                   	// #0
  41005c:	b	410244 <__fxstatat@plt+0xcd34>
  410060:	ldr	x0, [sp, #40]
  410064:	ldr	x0, [x0, #24]
  410068:	ucvtf	s1, x0
  41006c:	ldr	x0, [sp, #40]
  410070:	ldr	x0, [x0, #40]
  410074:	ldr	s2, [x0, #8]
  410078:	ldr	x0, [sp, #40]
  41007c:	ldr	x0, [x0, #16]
  410080:	ucvtf	s0, x0
  410084:	fmul	s0, s2, s0
  410088:	fcmpe	s1, s0
  41008c:	b.le	410198 <__fxstatat@plt+0xcc88>
  410090:	ldr	x0, [sp, #40]
  410094:	bl	40f3f4 <__fxstatat@plt+0xbee4>
  410098:	ldr	x0, [sp, #40]
  41009c:	ldr	x0, [x0, #24]
  4100a0:	ucvtf	s1, x0
  4100a4:	ldr	x0, [sp, #40]
  4100a8:	ldr	x0, [x0, #40]
  4100ac:	ldr	s2, [x0, #8]
  4100b0:	ldr	x0, [sp, #40]
  4100b4:	ldr	x0, [x0, #16]
  4100b8:	ucvtf	s0, x0
  4100bc:	fmul	s0, s2, s0
  4100c0:	fcmpe	s1, s0
  4100c4:	b.le	410198 <__fxstatat@plt+0xcc88>
  4100c8:	ldr	x0, [sp, #40]
  4100cc:	ldr	x0, [x0, #40]
  4100d0:	str	x0, [sp, #80]
  4100d4:	ldr	x0, [sp, #80]
  4100d8:	ldrb	w0, [x0, #16]
  4100dc:	cmp	w0, #0x0
  4100e0:	b.eq	410100 <__fxstatat@plt+0xcbf0>  // b.none
  4100e4:	ldr	x0, [sp, #40]
  4100e8:	ldr	x0, [x0, #16]
  4100ec:	ucvtf	s1, x0
  4100f0:	ldr	x0, [sp, #80]
  4100f4:	ldr	s0, [x0, #12]
  4100f8:	fmul	s0, s1, s0
  4100fc:	b	410124 <__fxstatat@plt+0xcc14>
  410100:	ldr	x0, [sp, #40]
  410104:	ldr	x0, [x0, #16]
  410108:	ucvtf	s1, x0
  41010c:	ldr	x0, [sp, #80]
  410110:	ldr	s0, [x0, #12]
  410114:	fmul	s1, s1, s0
  410118:	ldr	x0, [sp, #80]
  41011c:	ldr	s0, [x0, #8]
  410120:	fmul	s0, s1, s0
  410124:	str	s0, [sp, #76]
  410128:	ldr	s0, [sp, #76]
  41012c:	mov	w0, #0x5f800000            	// #1602224128
  410130:	fmov	s1, w0
  410134:	fcmpe	s0, s1
  410138:	b.lt	410144 <__fxstatat@plt+0xcc34>  // b.tstop
  41013c:	mov	w0, #0xffffffff            	// #-1
  410140:	b	410244 <__fxstatat@plt+0xcd34>
  410144:	ldr	s0, [sp, #76]
  410148:	fcvtzu	x0, s0
  41014c:	mov	x1, x0
  410150:	ldr	x0, [sp, #40]
  410154:	bl	40fde8 <__fxstatat@plt+0xc8d8>
  410158:	and	w0, w0, #0xff
  41015c:	eor	w0, w0, #0x1
  410160:	and	w0, w0, #0xff
  410164:	cmp	w0, #0x0
  410168:	b.eq	410174 <__fxstatat@plt+0xcc64>  // b.none
  41016c:	mov	w0, #0xffffffff            	// #-1
  410170:	b	410244 <__fxstatat@plt+0xcd34>
  410174:	add	x0, sp, #0x38
  410178:	mov	w3, #0x0                   	// #0
  41017c:	mov	x2, x0
  410180:	ldr	x1, [sp, #32]
  410184:	ldr	x0, [sp, #40]
  410188:	bl	40fa60 <__fxstatat@plt+0xc550>
  41018c:	cmp	x0, #0x0
  410190:	b.eq	410198 <__fxstatat@plt+0xcc88>  // b.none
  410194:	bl	403090 <abort@plt>
  410198:	ldr	x0, [sp, #56]
  41019c:	ldr	x0, [x0]
  4101a0:	cmp	x0, #0x0
  4101a4:	b.eq	41020c <__fxstatat@plt+0xccfc>  // b.none
  4101a8:	ldr	x0, [sp, #40]
  4101ac:	bl	40f9d0 <__fxstatat@plt+0xc4c0>
  4101b0:	str	x0, [sp, #64]
  4101b4:	ldr	x0, [sp, #64]
  4101b8:	cmp	x0, #0x0
  4101bc:	b.ne	4101c8 <__fxstatat@plt+0xccb8>  // b.any
  4101c0:	mov	w0, #0xffffffff            	// #-1
  4101c4:	b	410244 <__fxstatat@plt+0xcd34>
  4101c8:	ldr	x0, [sp, #64]
  4101cc:	ldr	x1, [sp, #32]
  4101d0:	str	x1, [x0]
  4101d4:	ldr	x0, [sp, #56]
  4101d8:	ldr	x1, [x0, #8]
  4101dc:	ldr	x0, [sp, #64]
  4101e0:	str	x1, [x0, #8]
  4101e4:	ldr	x0, [sp, #56]
  4101e8:	ldr	x1, [sp, #64]
  4101ec:	str	x1, [x0, #8]
  4101f0:	ldr	x0, [sp, #40]
  4101f4:	ldr	x0, [x0, #32]
  4101f8:	add	x1, x0, #0x1
  4101fc:	ldr	x0, [sp, #40]
  410200:	str	x1, [x0, #32]
  410204:	mov	w0, #0x1                   	// #1
  410208:	b	410244 <__fxstatat@plt+0xcd34>
  41020c:	ldr	x0, [sp, #56]
  410210:	ldr	x1, [sp, #32]
  410214:	str	x1, [x0]
  410218:	ldr	x0, [sp, #40]
  41021c:	ldr	x0, [x0, #32]
  410220:	add	x1, x0, #0x1
  410224:	ldr	x0, [sp, #40]
  410228:	str	x1, [x0, #32]
  41022c:	ldr	x0, [sp, #40]
  410230:	ldr	x0, [x0, #24]
  410234:	add	x1, x0, #0x1
  410238:	ldr	x0, [sp, #40]
  41023c:	str	x1, [x0, #24]
  410240:	mov	w0, #0x1                   	// #1
  410244:	ldp	x29, x30, [sp], #96
  410248:	ret
  41024c:	stp	x29, x30, [sp, #-48]!
  410250:	mov	x29, sp
  410254:	str	x0, [sp, #24]
  410258:	str	x1, [sp, #16]
  41025c:	add	x0, sp, #0x20
  410260:	mov	x2, x0
  410264:	ldr	x1, [sp, #16]
  410268:	ldr	x0, [sp, #24]
  41026c:	bl	40fff4 <__fxstatat@plt+0xcae4>
  410270:	str	w0, [sp, #44]
  410274:	ldr	w0, [sp, #44]
  410278:	cmn	w0, #0x1
  41027c:	b.eq	41029c <__fxstatat@plt+0xcd8c>  // b.none
  410280:	ldr	w0, [sp, #44]
  410284:	cmp	w0, #0x0
  410288:	b.ne	410294 <__fxstatat@plt+0xcd84>  // b.any
  41028c:	ldr	x0, [sp, #32]
  410290:	b	4102a0 <__fxstatat@plt+0xcd90>
  410294:	ldr	x0, [sp, #16]
  410298:	b	4102a0 <__fxstatat@plt+0xcd90>
  41029c:	mov	x0, #0x0                   	// #0
  4102a0:	ldp	x29, x30, [sp], #48
  4102a4:	ret
  4102a8:	stp	x29, x30, [sp, #-80]!
  4102ac:	mov	x29, sp
  4102b0:	str	x0, [sp, #24]
  4102b4:	str	x1, [sp, #16]
  4102b8:	add	x0, sp, #0x20
  4102bc:	mov	w3, #0x1                   	// #1
  4102c0:	mov	x2, x0
  4102c4:	ldr	x1, [sp, #16]
  4102c8:	ldr	x0, [sp, #24]
  4102cc:	bl	40fa60 <__fxstatat@plt+0xc550>
  4102d0:	str	x0, [sp, #64]
  4102d4:	ldr	x0, [sp, #64]
  4102d8:	cmp	x0, #0x0
  4102dc:	b.ne	4102e8 <__fxstatat@plt+0xcdd8>  // b.any
  4102e0:	mov	x0, #0x0                   	// #0
  4102e4:	b	410454 <__fxstatat@plt+0xcf44>
  4102e8:	ldr	x0, [sp, #24]
  4102ec:	ldr	x0, [x0, #32]
  4102f0:	sub	x1, x0, #0x1
  4102f4:	ldr	x0, [sp, #24]
  4102f8:	str	x1, [x0, #32]
  4102fc:	ldr	x0, [sp, #32]
  410300:	ldr	x0, [x0]
  410304:	cmp	x0, #0x0
  410308:	b.ne	410450 <__fxstatat@plt+0xcf40>  // b.any
  41030c:	ldr	x0, [sp, #24]
  410310:	ldr	x0, [x0, #24]
  410314:	sub	x1, x0, #0x1
  410318:	ldr	x0, [sp, #24]
  41031c:	str	x1, [x0, #24]
  410320:	ldr	x0, [sp, #24]
  410324:	ldr	x0, [x0, #24]
  410328:	ucvtf	s1, x0
  41032c:	ldr	x0, [sp, #24]
  410330:	ldr	x0, [x0, #40]
  410334:	ldr	s2, [x0]
  410338:	ldr	x0, [sp, #24]
  41033c:	ldr	x0, [x0, #16]
  410340:	ucvtf	s0, x0
  410344:	fmul	s0, s2, s0
  410348:	fcmpe	s1, s0
  41034c:	b.pl	410450 <__fxstatat@plt+0xcf40>  // b.nfrst
  410350:	ldr	x0, [sp, #24]
  410354:	bl	40f3f4 <__fxstatat@plt+0xbee4>
  410358:	ldr	x0, [sp, #24]
  41035c:	ldr	x0, [x0, #24]
  410360:	ucvtf	s1, x0
  410364:	ldr	x0, [sp, #24]
  410368:	ldr	x0, [x0, #40]
  41036c:	ldr	s2, [x0]
  410370:	ldr	x0, [sp, #24]
  410374:	ldr	x0, [x0, #16]
  410378:	ucvtf	s0, x0
  41037c:	fmul	s0, s2, s0
  410380:	fcmpe	s1, s0
  410384:	b.pl	410450 <__fxstatat@plt+0xcf40>  // b.nfrst
  410388:	ldr	x0, [sp, #24]
  41038c:	ldr	x0, [x0, #40]
  410390:	str	x0, [sp, #56]
  410394:	ldr	x0, [sp, #56]
  410398:	ldrb	w0, [x0, #16]
  41039c:	cmp	w0, #0x0
  4103a0:	b.eq	4103c4 <__fxstatat@plt+0xceb4>  // b.none
  4103a4:	ldr	x0, [sp, #24]
  4103a8:	ldr	x0, [x0, #16]
  4103ac:	ucvtf	s1, x0
  4103b0:	ldr	x0, [sp, #56]
  4103b4:	ldr	s0, [x0, #4]
  4103b8:	fmul	s0, s1, s0
  4103bc:	fcvtzu	x0, s0
  4103c0:	b	4103ec <__fxstatat@plt+0xcedc>
  4103c4:	ldr	x0, [sp, #24]
  4103c8:	ldr	x0, [x0, #16]
  4103cc:	ucvtf	s1, x0
  4103d0:	ldr	x0, [sp, #56]
  4103d4:	ldr	s0, [x0, #4]
  4103d8:	fmul	s1, s1, s0
  4103dc:	ldr	x0, [sp, #56]
  4103e0:	ldr	s0, [x0, #8]
  4103e4:	fmul	s0, s1, s0
  4103e8:	fcvtzu	x0, s0
  4103ec:	str	x0, [sp, #48]
  4103f0:	ldr	x1, [sp, #48]
  4103f4:	ldr	x0, [sp, #24]
  4103f8:	bl	40fde8 <__fxstatat@plt+0xc8d8>
  4103fc:	and	w0, w0, #0xff
  410400:	eor	w0, w0, #0x1
  410404:	and	w0, w0, #0xff
  410408:	cmp	w0, #0x0
  41040c:	b.eq	410450 <__fxstatat@plt+0xcf40>  // b.none
  410410:	ldr	x0, [sp, #24]
  410414:	ldr	x0, [x0, #72]
  410418:	str	x0, [sp, #72]
  41041c:	b	41043c <__fxstatat@plt+0xcf2c>
  410420:	ldr	x0, [sp, #72]
  410424:	ldr	x0, [x0, #8]
  410428:	str	x0, [sp, #40]
  41042c:	ldr	x0, [sp, #72]
  410430:	bl	4031c0 <free@plt>
  410434:	ldr	x0, [sp, #40]
  410438:	str	x0, [sp, #72]
  41043c:	ldr	x0, [sp, #72]
  410440:	cmp	x0, #0x0
  410444:	b.ne	410420 <__fxstatat@plt+0xcf10>  // b.any
  410448:	ldr	x0, [sp, #24]
  41044c:	str	xzr, [x0, #72]
  410450:	ldr	x0, [sp, #64]
  410454:	ldp	x29, x30, [sp], #80
  410458:	ret
  41045c:	stp	x29, x30, [sp, #-48]!
  410460:	mov	x29, sp
  410464:	str	x0, [sp, #24]
  410468:	str	x1, [sp, #16]
  41046c:	ldr	x0, [sp, #24]
  410470:	str	x0, [sp, #40]
  410474:	ldr	x0, [sp, #40]
  410478:	ldr	x0, [x0]
  41047c:	ldr	x1, [sp, #16]
  410480:	bl	41951c <__fxstatat@plt+0x1600c>
  410484:	str	x0, [sp, #32]
  410488:	ldr	x0, [sp, #40]
  41048c:	ldr	x1, [x0, #8]
  410490:	ldr	x0, [sp, #32]
  410494:	eor	x0, x1, x0
  410498:	ldr	x1, [sp, #16]
  41049c:	udiv	x2, x0, x1
  4104a0:	ldr	x1, [sp, #16]
  4104a4:	mul	x1, x2, x1
  4104a8:	sub	x0, x0, x1
  4104ac:	ldp	x29, x30, [sp], #48
  4104b0:	ret
  4104b4:	sub	sp, sp, #0x20
  4104b8:	str	x0, [sp, #8]
  4104bc:	str	x1, [sp]
  4104c0:	ldr	x0, [sp, #8]
  4104c4:	str	x0, [sp, #24]
  4104c8:	ldr	x0, [sp, #24]
  4104cc:	ldr	x0, [x0, #8]
  4104d0:	ldr	x1, [sp]
  4104d4:	udiv	x2, x0, x1
  4104d8:	ldr	x1, [sp]
  4104dc:	mul	x1, x2, x1
  4104e0:	sub	x0, x0, x1
  4104e4:	add	sp, sp, #0x20
  4104e8:	ret
  4104ec:	stp	x29, x30, [sp, #-48]!
  4104f0:	mov	x29, sp
  4104f4:	str	x0, [sp, #24]
  4104f8:	str	x1, [sp, #16]
  4104fc:	ldr	x0, [sp, #24]
  410500:	str	x0, [sp, #40]
  410504:	ldr	x0, [sp, #16]
  410508:	str	x0, [sp, #32]
  41050c:	ldr	x0, [sp, #40]
  410510:	ldr	x1, [x0, #8]
  410514:	ldr	x0, [sp, #32]
  410518:	ldr	x0, [x0, #8]
  41051c:	cmp	x1, x0
  410520:	b.ne	41056c <__fxstatat@plt+0xd05c>  // b.any
  410524:	ldr	x0, [sp, #40]
  410528:	ldr	x1, [x0, #16]
  41052c:	ldr	x0, [sp, #32]
  410530:	ldr	x0, [x0, #16]
  410534:	cmp	x1, x0
  410538:	b.ne	41056c <__fxstatat@plt+0xd05c>  // b.any
  41053c:	ldr	x0, [sp, #40]
  410540:	ldr	x2, [x0]
  410544:	ldr	x0, [sp, #32]
  410548:	ldr	x0, [x0]
  41054c:	mov	x1, x0
  410550:	mov	x0, x2
  410554:	bl	413eb8 <__fxstatat@plt+0x109a8>
  410558:	and	w0, w0, #0xff
  41055c:	cmp	w0, #0x0
  410560:	b.eq	41056c <__fxstatat@plt+0xd05c>  // b.none
  410564:	mov	w0, #0x1                   	// #1
  410568:	b	410570 <__fxstatat@plt+0xd060>
  41056c:	mov	w0, #0x0                   	// #0
  410570:	and	w0, w0, #0x1
  410574:	and	w0, w0, #0xff
  410578:	ldp	x29, x30, [sp], #48
  41057c:	ret
  410580:	stp	x29, x30, [sp, #-48]!
  410584:	mov	x29, sp
  410588:	str	x0, [sp, #24]
  41058c:	str	x1, [sp, #16]
  410590:	ldr	x0, [sp, #24]
  410594:	str	x0, [sp, #40]
  410598:	ldr	x0, [sp, #16]
  41059c:	str	x0, [sp, #32]
  4105a0:	ldr	x0, [sp, #40]
  4105a4:	ldr	x1, [x0, #8]
  4105a8:	ldr	x0, [sp, #32]
  4105ac:	ldr	x0, [x0, #8]
  4105b0:	cmp	x1, x0
  4105b4:	b.ne	4105fc <__fxstatat@plt+0xd0ec>  // b.any
  4105b8:	ldr	x0, [sp, #40]
  4105bc:	ldr	x1, [x0, #16]
  4105c0:	ldr	x0, [sp, #32]
  4105c4:	ldr	x0, [x0, #16]
  4105c8:	cmp	x1, x0
  4105cc:	b.ne	4105fc <__fxstatat@plt+0xd0ec>  // b.any
  4105d0:	ldr	x0, [sp, #40]
  4105d4:	ldr	x2, [x0]
  4105d8:	ldr	x0, [sp, #32]
  4105dc:	ldr	x0, [x0]
  4105e0:	mov	x1, x0
  4105e4:	mov	x0, x2
  4105e8:	bl	403130 <strcmp@plt>
  4105ec:	cmp	w0, #0x0
  4105f0:	b.ne	4105fc <__fxstatat@plt+0xd0ec>  // b.any
  4105f4:	mov	w0, #0x1                   	// #1
  4105f8:	b	410600 <__fxstatat@plt+0xd0f0>
  4105fc:	mov	w0, #0x0                   	// #0
  410600:	and	w0, w0, #0x1
  410604:	and	w0, w0, #0xff
  410608:	ldp	x29, x30, [sp], #48
  41060c:	ret
  410610:	stp	x29, x30, [sp, #-48]!
  410614:	mov	x29, sp
  410618:	str	x0, [sp, #24]
  41061c:	ldr	x0, [sp, #24]
  410620:	str	x0, [sp, #40]
  410624:	ldr	x0, [sp, #40]
  410628:	ldr	x0, [x0]
  41062c:	bl	4031c0 <free@plt>
  410630:	ldr	x0, [sp, #40]
  410634:	bl	4031c0 <free@plt>
  410638:	nop
  41063c:	ldp	x29, x30, [sp], #48
  410640:	ret
  410644:	stp	x29, x30, [sp, #-96]!
  410648:	mov	x29, sp
  41064c:	str	x0, [sp, #40]
  410650:	str	x1, [sp, #32]
  410654:	str	x2, [sp, #24]
  410658:	str	x3, [sp, #16]
  41065c:	str	xzr, [sp, #88]
  410660:	ldr	x0, [sp, #40]
  410664:	str	x0, [sp, #80]
  410668:	ldr	x0, [sp, #40]
  41066c:	str	x0, [sp, #72]
  410670:	strb	wzr, [sp, #71]
  410674:	b	410800 <__fxstatat@plt+0xd2f0>
  410678:	ldr	x0, [sp, #72]
  41067c:	ldrb	w0, [x0]
  410680:	cmp	w0, #0x2f
  410684:	b.ne	4106a0 <__fxstatat@plt+0xd190>  // b.any
  410688:	ldrb	w0, [sp, #59]
  41068c:	cmp	w0, #0x2f
  410690:	b.eq	410800 <__fxstatat@plt+0xd2f0>  // b.none
  410694:	ldr	x0, [sp, #72]
  410698:	str	x0, [sp, #88]
  41069c:	b	410800 <__fxstatat@plt+0xd2f0>
  4106a0:	ldrb	w0, [sp, #59]
  4106a4:	cmp	w0, #0x2f
  4106a8:	b.ne	410800 <__fxstatat@plt+0xd2f0>  // b.any
  4106ac:	ldr	x0, [sp, #72]
  4106b0:	ldrb	w0, [x0]
  4106b4:	cmp	w0, #0x0
  4106b8:	b.eq	410800 <__fxstatat@plt+0xd2f0>  // b.none
  4106bc:	ldr	x0, [sp, #88]
  4106c0:	cmp	x0, #0x0
  4106c4:	b.eq	410800 <__fxstatat@plt+0xd2f0>  // b.none
  4106c8:	ldr	x1, [sp, #88]
  4106cc:	ldr	x0, [sp, #80]
  4106d0:	sub	x0, x1, x0
  4106d4:	cmp	x0, #0x1
  4106d8:	b.ne	4106ec <__fxstatat@plt+0xd1dc>  // b.any
  4106dc:	ldr	x0, [sp, #80]
  4106e0:	ldrb	w0, [x0]
  4106e4:	cmp	w0, #0x2e
  4106e8:	b.eq	4107f8 <__fxstatat@plt+0xd2e8>  // b.none
  4106ec:	str	wzr, [sp, #64]
  4106f0:	str	wzr, [sp, #60]
  4106f4:	ldr	x0, [sp, #88]
  4106f8:	strb	wzr, [x0]
  4106fc:	ldr	x1, [sp, #88]
  410700:	ldr	x0, [sp, #80]
  410704:	sub	x0, x1, x0
  410708:	cmp	x0, #0x2
  41070c:	b.ne	41073c <__fxstatat@plt+0xd22c>  // b.any
  410710:	ldr	x0, [sp, #80]
  410714:	ldrb	w0, [x0]
  410718:	cmp	w0, #0x2e
  41071c:	b.ne	41073c <__fxstatat@plt+0xd22c>  // b.any
  410720:	ldr	x0, [sp, #80]
  410724:	add	x0, x0, #0x1
  410728:	ldrb	w0, [x0]
  41072c:	cmp	w0, #0x2e
  410730:	b.ne	41073c <__fxstatat@plt+0xd22c>  // b.any
  410734:	strb	wzr, [sp, #71]
  410738:	b	410770 <__fxstatat@plt+0xd260>
  41073c:	ldr	x3, [sp, #24]
  410740:	ldr	x2, [sp, #16]
  410744:	ldr	x1, [sp, #80]
  410748:	ldr	x0, [sp, #40]
  41074c:	blr	x3
  410750:	cmp	w0, #0x0
  410754:	b.ge	410768 <__fxstatat@plt+0xd258>  // b.tcont
  410758:	bl	403420 <__errno_location@plt>
  41075c:	ldr	w0, [x0]
  410760:	str	w0, [sp, #64]
  410764:	b	410770 <__fxstatat@plt+0xd260>
  410768:	mov	w0, #0x1                   	// #1
  41076c:	strb	w0, [sp, #71]
  410770:	ldrb	w0, [sp, #71]
  410774:	cmp	w0, #0x0
  410778:	b.eq	410788 <__fxstatat@plt+0xd278>  // b.none
  41077c:	ldr	w0, [sp, #60]
  410780:	orr	w0, w0, #0x1
  410784:	str	w0, [sp, #60]
  410788:	mov	x3, #0x0                   	// #0
  41078c:	ldr	w2, [sp, #60]
  410790:	ldr	x1, [sp, #80]
  410794:	ldr	x0, [sp, #32]
  410798:	bl	4146cc <__fxstatat@plt+0x111bc>
  41079c:	str	w0, [sp, #52]
  4107a0:	ldr	w0, [sp, #52]
  4107a4:	cmn	w0, #0x1
  4107a8:	b.eq	4107b8 <__fxstatat@plt+0xd2a8>  // b.none
  4107ac:	ldr	x0, [sp, #88]
  4107b0:	mov	w1, #0x2f                  	// #47
  4107b4:	strb	w1, [x0]
  4107b8:	ldr	w0, [sp, #52]
  4107bc:	cmp	w0, #0x0
  4107c0:	b.eq	4107f8 <__fxstatat@plt+0xd2e8>  // b.none
  4107c4:	ldr	w0, [sp, #64]
  4107c8:	cmp	w0, #0x0
  4107cc:	b.eq	4107f0 <__fxstatat@plt+0xd2e0>  // b.none
  4107d0:	bl	403420 <__errno_location@plt>
  4107d4:	ldr	w0, [x0]
  4107d8:	cmp	w0, #0x2
  4107dc:	b.ne	4107f0 <__fxstatat@plt+0xd2e0>  // b.any
  4107e0:	bl	403420 <__errno_location@plt>
  4107e4:	mov	x1, x0
  4107e8:	ldr	w0, [sp, #64]
  4107ec:	str	w0, [x1]
  4107f0:	ldrsw	x0, [sp, #52]
  4107f4:	b	41082c <__fxstatat@plt+0xd31c>
  4107f8:	ldr	x0, [sp, #72]
  4107fc:	str	x0, [sp, #80]
  410800:	ldr	x0, [sp, #72]
  410804:	add	x1, x0, #0x1
  410808:	str	x1, [sp, #72]
  41080c:	ldrb	w0, [x0]
  410810:	strb	w0, [sp, #59]
  410814:	ldrb	w0, [sp, #59]
  410818:	cmp	w0, #0x0
  41081c:	b.ne	410678 <__fxstatat@plt+0xd168>  // b.any
  410820:	ldr	x1, [sp, #80]
  410824:	ldr	x0, [sp, #40]
  410828:	sub	x0, x1, x0
  41082c:	ldp	x29, x30, [sp], #96
  410830:	ret
  410834:	stp	x29, x30, [sp, #-288]!
  410838:	mov	x29, sp
  41083c:	stp	x19, x20, [sp, #16]
  410840:	str	x0, [sp, #88]
  410844:	str	x1, [sp, #80]
  410848:	str	x2, [sp, #72]
  41084c:	str	x3, [sp, #64]
  410850:	str	w4, [sp, #60]
  410854:	str	x5, [sp, #48]
  410858:	str	w6, [sp, #56]
  41085c:	str	w7, [sp, #44]
  410860:	ldr	x0, [sp, #88]
  410864:	ldrb	w0, [x0]
  410868:	cmp	w0, #0x2f
  41086c:	b.eq	41087c <__fxstatat@plt+0xd36c>  // b.none
  410870:	ldr	x0, [sp, #80]
  410874:	bl	41451c <__fxstatat@plt+0x1100c>
  410878:	b	410880 <__fxstatat@plt+0xd370>
  41087c:	mov	w0, #0x0                   	// #0
  410880:	str	w0, [sp, #284]
  410884:	ldr	w0, [sp, #284]
  410888:	cmp	w0, #0x0
  41088c:	b.ne	410c28 <__fxstatat@plt+0xd718>  // b.any
  410890:	str	xzr, [sp, #272]
  410894:	mov	w0, #0x2                   	// #2
  410898:	str	w0, [sp, #268]
  41089c:	ldr	x0, [sp, #72]
  4108a0:	cmp	x0, #0x0
  4108a4:	b.eq	4108ec <__fxstatat@plt+0xd3dc>  // b.none
  4108a8:	ldr	x3, [sp, #64]
  4108ac:	ldr	x2, [sp, #72]
  4108b0:	ldr	x1, [sp, #80]
  4108b4:	ldr	x0, [sp, #88]
  4108b8:	bl	410644 <__fxstatat@plt+0xd134>
  4108bc:	str	x0, [sp, #272]
  4108c0:	ldr	x0, [sp, #272]
  4108c4:	cmp	x0, #0x0
  4108c8:	b.ge	4108ec <__fxstatat@plt+0xd3dc>  // b.tcont
  4108cc:	ldr	x0, [sp, #272]
  4108d0:	cmn	x0, #0x1
  4108d4:	b.ge	4108e0 <__fxstatat@plt+0xd3d0>  // b.tcont
  4108d8:	mov	w0, #0x1                   	// #1
  4108dc:	b	410c58 <__fxstatat@plt+0xd748>
  4108e0:	bl	403420 <__errno_location@plt>
  4108e4:	ldr	w0, [x0]
  4108e8:	str	w0, [sp, #284]
  4108ec:	ldr	x0, [sp, #272]
  4108f0:	cmp	x0, #0x0
  4108f4:	b.lt	410c28 <__fxstatat@plt+0xd718>  // b.tstop
  4108f8:	ldr	w0, [sp, #44]
  4108fc:	cmn	w0, #0x1
  410900:	b.ne	410918 <__fxstatat@plt+0xd408>  // b.any
  410904:	ldr	w0, [sp, #288]
  410908:	cmn	w0, #0x1
  41090c:	b.ne	410918 <__fxstatat@plt+0xd408>  // b.any
  410910:	mov	w0, #0x1                   	// #1
  410914:	b	41091c <__fxstatat@plt+0xd40c>
  410918:	mov	w0, #0x0                   	// #0
  41091c:	strb	w0, [sp, #263]
  410920:	ldrb	w0, [sp, #263]
  410924:	and	w0, w0, #0x1
  410928:	strb	w0, [sp, #263]
  41092c:	ldr	w0, [sp, #56]
  410930:	and	w1, w0, #0xc00
  410934:	ldr	w0, [sp, #60]
  410938:	and	w0, w0, #0x200
  41093c:	orr	w0, w1, w0
  410940:	cmp	w0, #0x0
  410944:	cset	w0, eq  // eq = none
  410948:	strb	w0, [sp, #262]
  41094c:	ldr	w0, [sp, #60]
  410950:	str	w0, [sp, #264]
  410954:	ldrb	w0, [sp, #263]
  410958:	eor	w0, w0, #0x1
  41095c:	and	w0, w0, #0xff
  410960:	cmp	w0, #0x0
  410964:	b.eq	410978 <__fxstatat@plt+0xd468>  // b.none
  410968:	ldr	w0, [sp, #264]
  41096c:	and	w0, w0, #0xffffffc0
  410970:	str	w0, [sp, #264]
  410974:	b	41099c <__fxstatat@plt+0xd48c>
  410978:	ldrb	w0, [sp, #262]
  41097c:	eor	w0, w0, #0x1
  410980:	and	w0, w0, #0xff
  410984:	cmp	w0, #0x0
  410988:	b.eq	41099c <__fxstatat@plt+0xd48c>  // b.none
  41098c:	ldr	w1, [sp, #264]
  410990:	mov	w0, #0xffffffed            	// #-19
  410994:	and	w0, w1, w0
  410998:	str	w0, [sp, #264]
  41099c:	ldr	x0, [sp, #272]
  4109a0:	ldr	x1, [sp, #88]
  4109a4:	add	x0, x1, x0
  4109a8:	ldr	w1, [sp, #264]
  4109ac:	bl	4034b0 <mkdir@plt>
  4109b0:	cmp	w0, #0x0
  4109b4:	b.ne	410a14 <__fxstatat@plt+0xd504>  // b.any
  4109b8:	ldr	w1, [sp, #60]
  4109bc:	ldr	w0, [sp, #56]
  4109c0:	and	w0, w1, w0
  4109c4:	and	w0, w0, #0x1ff
  4109c8:	cmp	w0, #0x0
  4109cc:	cset	w0, eq  // eq = none
  4109d0:	strb	w0, [sp, #261]
  4109d4:	ldr	x2, [sp, #48]
  4109d8:	ldr	x1, [sp, #64]
  4109dc:	ldr	x0, [sp, #88]
  4109e0:	blr	x2
  4109e4:	ldrb	w1, [sp, #263]
  4109e8:	ldrb	w0, [sp, #262]
  4109ec:	and	w1, w1, w0
  4109f0:	ldrb	w0, [sp, #261]
  4109f4:	and	w0, w1, w0
  4109f8:	cmp	w0, #0x0
  4109fc:	cset	w0, ne  // ne = any
  410a00:	strb	w0, [sp, #296]
  410a04:	ldr	w0, [sp, #268]
  410a08:	orr	w0, w0, #0x1
  410a0c:	str	w0, [sp, #268]
  410a10:	b	410a28 <__fxstatat@plt+0xd518>
  410a14:	bl	403420 <__errno_location@plt>
  410a18:	ldr	w0, [x0]
  410a1c:	str	w0, [sp, #284]
  410a20:	mov	w0, #0xffffffff            	// #-1
  410a24:	str	w0, [sp, #264]
  410a28:	ldrb	w0, [sp, #296]
  410a2c:	cmp	w0, #0x0
  410a30:	b.eq	410afc <__fxstatat@plt+0xd5ec>  // b.none
  410a34:	ldr	w0, [sp, #284]
  410a38:	cmp	w0, #0x0
  410a3c:	b.ne	410a48 <__fxstatat@plt+0xd538>  // b.any
  410a40:	mov	w0, #0x1                   	// #1
  410a44:	b	410c58 <__fxstatat@plt+0xd748>
  410a48:	ldr	w0, [sp, #284]
  410a4c:	cmp	w0, #0x2
  410a50:	b.eq	410c28 <__fxstatat@plt+0xd718>  // b.none
  410a54:	ldr	x0, [sp, #72]
  410a58:	cmp	x0, #0x0
  410a5c:	b.eq	410c28 <__fxstatat@plt+0xd718>  // b.none
  410a60:	ldr	x0, [sp, #272]
  410a64:	ldr	x1, [sp, #88]
  410a68:	add	x0, x1, x0
  410a6c:	add	x1, sp, #0x68
  410a70:	bl	41bda0 <__fxstatat@plt+0x18890>
  410a74:	cmp	w0, #0x0
  410a78:	b.ne	410a94 <__fxstatat@plt+0xd584>  // b.any
  410a7c:	ldr	w0, [sp, #120]
  410a80:	and	w0, w0, #0xf000
  410a84:	cmp	w0, #0x4, lsl #12
  410a88:	b.ne	410c28 <__fxstatat@plt+0xd718>  // b.any
  410a8c:	mov	w0, #0x1                   	// #1
  410a90:	b	410c58 <__fxstatat@plt+0xd748>
  410a94:	ldr	w0, [sp, #284]
  410a98:	cmp	w0, #0x11
  410a9c:	b.ne	410c28 <__fxstatat@plt+0xd718>  // b.any
  410aa0:	bl	403420 <__errno_location@plt>
  410aa4:	ldr	w0, [x0]
  410aa8:	cmp	w0, #0x2
  410aac:	b.eq	410c28 <__fxstatat@plt+0xd718>  // b.none
  410ab0:	bl	403420 <__errno_location@plt>
  410ab4:	ldr	w0, [x0]
  410ab8:	cmp	w0, #0x14
  410abc:	b.eq	410c28 <__fxstatat@plt+0xd718>  // b.none
  410ac0:	bl	403420 <__errno_location@plt>
  410ac4:	ldr	w19, [x0]
  410ac8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  410acc:	add	x0, x0, #0x500
  410ad0:	bl	403490 <gettext@plt>
  410ad4:	mov	x20, x0
  410ad8:	ldr	x0, [sp, #88]
  410adc:	bl	413a24 <__fxstatat@plt+0x10514>
  410ae0:	mov	x3, x0
  410ae4:	mov	x2, x20
  410ae8:	mov	w1, w19
  410aec:	mov	w0, #0x0                   	// #0
  410af0:	bl	402cb0 <error@plt>
  410af4:	mov	w0, #0x0                   	// #0
  410af8:	b	410c58 <__fxstatat@plt+0xd748>
  410afc:	ldr	x0, [sp, #272]
  410b00:	ldr	x1, [sp, #88]
  410b04:	add	x0, x1, x0
  410b08:	add	x1, sp, #0xe8
  410b0c:	mov	x3, x1
  410b10:	ldr	w2, [sp, #268]
  410b14:	mov	x1, x0
  410b18:	ldr	x0, [sp, #80]
  410b1c:	bl	4146cc <__fxstatat@plt+0x111bc>
  410b20:	str	w0, [sp, #256]
  410b24:	ldr	w0, [sp, #256]
  410b28:	cmn	w0, #0x1
  410b2c:	b.ge	410b38 <__fxstatat@plt+0xd628>  // b.tcont
  410b30:	mov	w0, #0x1                   	// #1
  410b34:	b	410c58 <__fxstatat@plt+0xd748>
  410b38:	ldr	w0, [sp, #256]
  410b3c:	cmp	w0, #0x0
  410b40:	cset	w0, eq  // eq = none
  410b44:	strb	w0, [sp, #255]
  410b48:	ldrb	w0, [sp, #255]
  410b4c:	cmp	w0, #0x0
  410b50:	b.eq	410b60 <__fxstatat@plt+0xd650>  // b.none
  410b54:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  410b58:	add	x0, x0, #0x510
  410b5c:	b	410b6c <__fxstatat@plt+0xd65c>
  410b60:	ldr	x0, [sp, #272]
  410b64:	ldr	x1, [sp, #88]
  410b68:	add	x0, x1, x0
  410b6c:	str	x0, [sp, #240]
  410b70:	ldr	w0, [sp, #232]
  410b74:	ldr	w6, [sp, #56]
  410b78:	ldr	w5, [sp, #60]
  410b7c:	ldr	w4, [sp, #288]
  410b80:	ldr	w3, [sp, #44]
  410b84:	ldr	w2, [sp, #264]
  410b88:	ldr	x1, [sp, #240]
  410b8c:	bl	4195e4 <__fxstatat@plt+0x160d4>
  410b90:	cmp	w0, #0x0
  410b94:	b.ne	410ba0 <__fxstatat@plt+0xd690>  // b.any
  410b98:	mov	w0, #0x1                   	// #1
  410b9c:	b	410c58 <__fxstatat@plt+0xd748>
  410ba0:	ldr	w0, [sp, #284]
  410ba4:	cmp	w0, #0x0
  410ba8:	b.eq	410bd4 <__fxstatat@plt+0xd6c4>  // b.none
  410bac:	ldr	w0, [sp, #284]
  410bb0:	cmp	w0, #0x2
  410bb4:	b.eq	410c28 <__fxstatat@plt+0xd718>  // b.none
  410bb8:	ldr	x0, [sp, #72]
  410bbc:	cmp	x0, #0x0
  410bc0:	b.eq	410c28 <__fxstatat@plt+0xd718>  // b.none
  410bc4:	bl	403420 <__errno_location@plt>
  410bc8:	ldr	w0, [x0]
  410bcc:	cmp	w0, #0x14
  410bd0:	b.eq	410c28 <__fxstatat@plt+0xd718>  // b.none
  410bd4:	bl	403420 <__errno_location@plt>
  410bd8:	ldr	w19, [x0]
  410bdc:	ldrb	w0, [sp, #263]
  410be0:	cmp	w0, #0x0
  410be4:	b.eq	410bf4 <__fxstatat@plt+0xd6e4>  // b.none
  410be8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  410bec:	add	x0, x0, #0x518
  410bf0:	b	410bfc <__fxstatat@plt+0xd6ec>
  410bf4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  410bf8:	add	x0, x0, #0x538
  410bfc:	bl	403490 <gettext@plt>
  410c00:	mov	x20, x0
  410c04:	ldr	x0, [sp, #88]
  410c08:	bl	413a24 <__fxstatat@plt+0x10514>
  410c0c:	mov	x3, x0
  410c10:	mov	x2, x20
  410c14:	mov	w1, w19
  410c18:	mov	w0, #0x0                   	// #0
  410c1c:	bl	402cb0 <error@plt>
  410c20:	mov	w0, #0x0                   	// #0
  410c24:	b	410c58 <__fxstatat@plt+0xd748>
  410c28:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  410c2c:	add	x0, x0, #0x568
  410c30:	bl	403490 <gettext@plt>
  410c34:	mov	x19, x0
  410c38:	ldr	x0, [sp, #88]
  410c3c:	bl	413a24 <__fxstatat@plt+0x10514>
  410c40:	mov	x3, x0
  410c44:	mov	x2, x19
  410c48:	ldr	w1, [sp, #284]
  410c4c:	mov	w0, #0x0                   	// #0
  410c50:	bl	402cb0 <error@plt>
  410c54:	mov	w0, #0x0                   	// #0
  410c58:	ldp	x19, x20, [sp, #16]
  410c5c:	ldp	x29, x30, [sp], #288
  410c60:	ret
  410c64:	sub	sp, sp, #0x10
  410c68:	str	w0, [sp, #12]
  410c6c:	ldr	w0, [sp, #12]
  410c70:	add	sp, sp, #0x10
  410c74:	ret
  410c78:	stp	x29, x30, [sp, #-48]!
  410c7c:	mov	x29, sp
  410c80:	str	w0, [sp, #28]
  410c84:	str	w1, [sp, #24]
  410c88:	mov	x0, #0x20                  	// #32
  410c8c:	bl	41775c <__fxstatat@plt+0x1424c>
  410c90:	str	x0, [sp, #40]
  410c94:	ldr	x0, [sp, #40]
  410c98:	mov	w1, #0x3d                  	// #61
  410c9c:	strb	w1, [x0]
  410ca0:	ldr	x0, [sp, #40]
  410ca4:	mov	w1, #0x1                   	// #1
  410ca8:	strb	w1, [x0, #1]
  410cac:	ldr	x0, [sp, #40]
  410cb0:	mov	w1, #0xfff                 	// #4095
  410cb4:	str	w1, [x0, #4]
  410cb8:	ldr	x0, [sp, #40]
  410cbc:	ldr	w1, [sp, #28]
  410cc0:	str	w1, [x0, #8]
  410cc4:	ldr	x0, [sp, #40]
  410cc8:	ldr	w1, [sp, #24]
  410ccc:	str	w1, [x0, #12]
  410cd0:	ldr	x0, [sp, #40]
  410cd4:	add	x0, x0, #0x10
  410cd8:	strb	wzr, [x0, #1]
  410cdc:	ldr	x0, [sp, #40]
  410ce0:	ldp	x29, x30, [sp], #48
  410ce4:	ret
  410ce8:	stp	x29, x30, [sp, #-128]!
  410cec:	mov	x29, sp
  410cf0:	str	x0, [sp, #24]
  410cf4:	str	xzr, [sp, #120]
  410cf8:	ldr	x0, [sp, #24]
  410cfc:	ldrb	w0, [x0]
  410d00:	cmp	w0, #0x2f
  410d04:	b.ls	410ddc <__fxstatat@plt+0xd8cc>  // b.plast
  410d08:	ldr	x0, [sp, #24]
  410d0c:	ldrb	w0, [x0]
  410d10:	cmp	w0, #0x37
  410d14:	b.hi	410ddc <__fxstatat@plt+0xd8cc>  // b.pmore
  410d18:	str	wzr, [sp, #108]
  410d1c:	ldr	x0, [sp, #24]
  410d20:	str	x0, [sp, #112]
  410d24:	ldr	w0, [sp, #108]
  410d28:	lsl	w1, w0, #3
  410d2c:	ldr	x0, [sp, #112]
  410d30:	add	x2, x0, #0x1
  410d34:	str	x2, [sp, #112]
  410d38:	ldrb	w0, [x0]
  410d3c:	add	w0, w1, w0
  410d40:	sub	w0, w0, #0x30
  410d44:	str	w0, [sp, #108]
  410d48:	ldr	w0, [sp, #108]
  410d4c:	cmp	w0, #0xfff
  410d50:	b.ls	410d5c <__fxstatat@plt+0xd84c>  // b.plast
  410d54:	mov	x0, #0x0                   	// #0
  410d58:	b	4112a4 <__fxstatat@plt+0xdd94>
  410d5c:	ldr	x0, [sp, #112]
  410d60:	ldrb	w0, [x0]
  410d64:	cmp	w0, #0x2f
  410d68:	b.ls	410d7c <__fxstatat@plt+0xd86c>  // b.plast
  410d6c:	ldr	x0, [sp, #112]
  410d70:	ldrb	w0, [x0]
  410d74:	cmp	w0, #0x37
  410d78:	b.ls	410d24 <__fxstatat@plt+0xd814>  // b.plast
  410d7c:	ldr	x0, [sp, #112]
  410d80:	ldrb	w0, [x0]
  410d84:	cmp	w0, #0x0
  410d88:	b.eq	410d94 <__fxstatat@plt+0xd884>  // b.none
  410d8c:	mov	x0, #0x0                   	// #0
  410d90:	b	4112a4 <__fxstatat@plt+0xdd94>
  410d94:	ldr	w0, [sp, #108]
  410d98:	bl	410c64 <__fxstatat@plt+0xd754>
  410d9c:	str	w0, [sp, #72]
  410da0:	ldr	x1, [sp, #112]
  410da4:	ldr	x0, [sp, #24]
  410da8:	sub	x0, x1, x0
  410dac:	cmp	x0, #0x4
  410db0:	b.gt	410dc4 <__fxstatat@plt+0xd8b4>
  410db4:	ldr	w0, [sp, #72]
  410db8:	and	w0, w0, #0xc00
  410dbc:	orr	w0, w0, #0x3ff
  410dc0:	b	410dc8 <__fxstatat@plt+0xd8b8>
  410dc4:	mov	w0, #0xfff                 	// #4095
  410dc8:	str	w0, [sp, #68]
  410dcc:	ldr	w1, [sp, #68]
  410dd0:	ldr	w0, [sp, #72]
  410dd4:	bl	410c78 <__fxstatat@plt+0xd768>
  410dd8:	b	4112a4 <__fxstatat@plt+0xdd94>
  410ddc:	mov	x0, #0x1                   	// #1
  410de0:	str	x0, [sp, #96]
  410de4:	ldr	x0, [sp, #24]
  410de8:	str	x0, [sp, #112]
  410dec:	b	410e48 <__fxstatat@plt+0xd938>
  410df0:	ldr	x0, [sp, #112]
  410df4:	ldrb	w0, [x0]
  410df8:	cmp	w0, #0x3d
  410dfc:	b.eq	410e20 <__fxstatat@plt+0xd910>  // b.none
  410e00:	ldr	x0, [sp, #112]
  410e04:	ldrb	w0, [x0]
  410e08:	cmp	w0, #0x2b
  410e0c:	b.eq	410e20 <__fxstatat@plt+0xd910>  // b.none
  410e10:	ldr	x0, [sp, #112]
  410e14:	ldrb	w0, [x0]
  410e18:	cmp	w0, #0x2d
  410e1c:	b.ne	410e28 <__fxstatat@plt+0xd918>  // b.any
  410e20:	mov	w0, #0x1                   	// #1
  410e24:	b	410e2c <__fxstatat@plt+0xd91c>
  410e28:	mov	w0, #0x0                   	// #0
  410e2c:	sxtw	x0, w0
  410e30:	ldr	x1, [sp, #96]
  410e34:	add	x0, x1, x0
  410e38:	str	x0, [sp, #96]
  410e3c:	ldr	x0, [sp, #112]
  410e40:	add	x0, x0, #0x1
  410e44:	str	x0, [sp, #112]
  410e48:	ldr	x0, [sp, #112]
  410e4c:	ldrb	w0, [x0]
  410e50:	cmp	w0, #0x0
  410e54:	b.ne	410df0 <__fxstatat@plt+0xd8e0>  // b.any
  410e58:	mov	x1, #0x10                  	// #16
  410e5c:	ldr	x0, [sp, #96]
  410e60:	bl	417528 <__fxstatat@plt+0x14018>
  410e64:	str	x0, [sp, #56]
  410e68:	ldr	x0, [sp, #24]
  410e6c:	str	x0, [sp, #112]
  410e70:	str	wzr, [sp, #92]
  410e74:	ldr	x0, [sp, #112]
  410e78:	ldrb	w0, [x0]
  410e7c:	cmp	w0, #0x75
  410e80:	b.eq	410ee0 <__fxstatat@plt+0xd9d0>  // b.none
  410e84:	cmp	w0, #0x75
  410e88:	b.gt	41127c <__fxstatat@plt+0xdd6c>
  410e8c:	cmp	w0, #0x6f
  410e90:	b.eq	410f08 <__fxstatat@plt+0xd9f8>  // b.none
  410e94:	cmp	w0, #0x6f
  410e98:	b.gt	41127c <__fxstatat@plt+0xdd6c>
  410e9c:	cmp	w0, #0x67
  410ea0:	b.eq	410ef4 <__fxstatat@plt+0xd9e4>  // b.none
  410ea4:	cmp	w0, #0x67
  410ea8:	b.gt	41127c <__fxstatat@plt+0xdd6c>
  410eac:	cmp	w0, #0x61
  410eb0:	b.eq	410f1c <__fxstatat@plt+0xda0c>  // b.none
  410eb4:	cmp	w0, #0x61
  410eb8:	b.gt	41127c <__fxstatat@plt+0xdd6c>
  410ebc:	cmp	w0, #0x3d
  410ec0:	b.eq	410f3c <__fxstatat@plt+0xda2c>  // b.none
  410ec4:	cmp	w0, #0x3d
  410ec8:	b.gt	41127c <__fxstatat@plt+0xdd6c>
  410ecc:	cmp	w0, #0x2b
  410ed0:	b.eq	410f3c <__fxstatat@plt+0xda2c>  // b.none
  410ed4:	cmp	w0, #0x2d
  410ed8:	b.eq	410f3c <__fxstatat@plt+0xda2c>  // b.none
  410edc:	b	41127c <__fxstatat@plt+0xdd6c>
  410ee0:	ldr	w1, [sp, #92]
  410ee4:	mov	w0, #0x9c0                 	// #2496
  410ee8:	orr	w0, w1, w0
  410eec:	str	w0, [sp, #92]
  410ef0:	b	410f28 <__fxstatat@plt+0xda18>
  410ef4:	ldr	w1, [sp, #92]
  410ef8:	mov	w0, #0x438                 	// #1080
  410efc:	orr	w0, w1, w0
  410f00:	str	w0, [sp, #92]
  410f04:	b	410f28 <__fxstatat@plt+0xda18>
  410f08:	ldr	w1, [sp, #92]
  410f0c:	mov	w0, #0x207                 	// #519
  410f10:	orr	w0, w1, w0
  410f14:	str	w0, [sp, #92]
  410f18:	b	410f28 <__fxstatat@plt+0xda18>
  410f1c:	ldr	w0, [sp, #92]
  410f20:	orr	w0, w0, #0xfff
  410f24:	str	w0, [sp, #92]
  410f28:	ldr	x0, [sp, #112]
  410f2c:	add	x0, x0, #0x1
  410f30:	str	x0, [sp, #112]
  410f34:	b	410e74 <__fxstatat@plt+0xd964>
  410f38:	nop
  410f3c:	ldr	x0, [sp, #112]
  410f40:	add	x1, x0, #0x1
  410f44:	str	x1, [sp, #112]
  410f48:	ldrb	w0, [x0]
  410f4c:	strb	w0, [sp, #55]
  410f50:	str	wzr, [sp, #84]
  410f54:	mov	w0, #0x3                   	// #3
  410f58:	strb	w0, [sp, #83]
  410f5c:	ldr	x0, [sp, #112]
  410f60:	ldrb	w0, [x0]
  410f64:	cmp	w0, #0x75
  410f68:	b.eq	41104c <__fxstatat@plt+0xdb3c>  // b.none
  410f6c:	cmp	w0, #0x75
  410f70:	b.gt	411094 <__fxstatat@plt+0xdb84>
  410f74:	cmp	w0, #0x6f
  410f78:	b.eq	41107c <__fxstatat@plt+0xdb6c>  // b.none
  410f7c:	cmp	w0, #0x6f
  410f80:	b.gt	411094 <__fxstatat@plt+0xdb84>
  410f84:	cmp	w0, #0x37
  410f88:	b.gt	410f98 <__fxstatat@plt+0xda88>
  410f8c:	cmp	w0, #0x30
  410f90:	b.ge	410fa4 <__fxstatat@plt+0xda94>  // b.tcont
  410f94:	b	411094 <__fxstatat@plt+0xdb84>
  410f98:	cmp	w0, #0x67
  410f9c:	b.eq	411064 <__fxstatat@plt+0xdb54>  // b.none
  410fa0:	b	411094 <__fxstatat@plt+0xdb84>
  410fa4:	str	wzr, [sp, #76]
  410fa8:	ldr	w0, [sp, #76]
  410fac:	lsl	w1, w0, #3
  410fb0:	ldr	x0, [sp, #112]
  410fb4:	add	x2, x0, #0x1
  410fb8:	str	x2, [sp, #112]
  410fbc:	ldrb	w0, [x0]
  410fc0:	add	w0, w1, w0
  410fc4:	sub	w0, w0, #0x30
  410fc8:	str	w0, [sp, #76]
  410fcc:	ldr	w0, [sp, #76]
  410fd0:	cmp	w0, #0xfff
  410fd4:	b.hi	411284 <__fxstatat@plt+0xdd74>  // b.pmore
  410fd8:	ldr	x0, [sp, #112]
  410fdc:	ldrb	w0, [x0]
  410fe0:	cmp	w0, #0x2f
  410fe4:	b.ls	410ff8 <__fxstatat@plt+0xdae8>  // b.plast
  410fe8:	ldr	x0, [sp, #112]
  410fec:	ldrb	w0, [x0]
  410ff0:	cmp	w0, #0x37
  410ff4:	b.ls	410fa8 <__fxstatat@plt+0xda98>  // b.plast
  410ff8:	ldr	w0, [sp, #92]
  410ffc:	cmp	w0, #0x0
  411000:	b.ne	41128c <__fxstatat@plt+0xdd7c>  // b.any
  411004:	ldr	x0, [sp, #112]
  411008:	ldrb	w0, [x0]
  41100c:	cmp	w0, #0x0
  411010:	b.eq	411024 <__fxstatat@plt+0xdb14>  // b.none
  411014:	ldr	x0, [sp, #112]
  411018:	ldrb	w0, [x0]
  41101c:	cmp	w0, #0x2c
  411020:	b.ne	41128c <__fxstatat@plt+0xdd7c>  // b.any
  411024:	mov	w0, #0xfff                 	// #4095
  411028:	str	w0, [sp, #84]
  41102c:	ldr	w0, [sp, #84]
  411030:	str	w0, [sp, #92]
  411034:	ldr	w0, [sp, #76]
  411038:	bl	410c64 <__fxstatat@plt+0xd754>
  41103c:	str	w0, [sp, #88]
  411040:	mov	w0, #0x1                   	// #1
  411044:	strb	w0, [sp, #83]
  411048:	b	411174 <__fxstatat@plt+0xdc64>
  41104c:	mov	w0, #0x1c0                 	// #448
  411050:	str	w0, [sp, #88]
  411054:	ldr	x0, [sp, #112]
  411058:	add	x0, x0, #0x1
  41105c:	str	x0, [sp, #112]
  411060:	b	411174 <__fxstatat@plt+0xdc64>
  411064:	mov	w0, #0x38                  	// #56
  411068:	str	w0, [sp, #88]
  41106c:	ldr	x0, [sp, #112]
  411070:	add	x0, x0, #0x1
  411074:	str	x0, [sp, #112]
  411078:	b	411174 <__fxstatat@plt+0xdc64>
  41107c:	mov	w0, #0x7                   	// #7
  411080:	str	w0, [sp, #88]
  411084:	ldr	x0, [sp, #112]
  411088:	add	x0, x0, #0x1
  41108c:	str	x0, [sp, #112]
  411090:	b	411174 <__fxstatat@plt+0xdc64>
  411094:	str	wzr, [sp, #88]
  411098:	mov	w0, #0x1                   	// #1
  41109c:	strb	w0, [sp, #83]
  4110a0:	ldr	x0, [sp, #112]
  4110a4:	ldrb	w0, [x0]
  4110a8:	cmp	w0, #0x78
  4110ac:	b.eq	411120 <__fxstatat@plt+0xdc10>  // b.none
  4110b0:	cmp	w0, #0x78
  4110b4:	b.gt	411170 <__fxstatat@plt+0xdc60>
  4110b8:	cmp	w0, #0x77
  4110bc:	b.eq	41110c <__fxstatat@plt+0xdbfc>  // b.none
  4110c0:	cmp	w0, #0x77
  4110c4:	b.gt	411170 <__fxstatat@plt+0xdc60>
  4110c8:	cmp	w0, #0x74
  4110cc:	b.eq	411150 <__fxstatat@plt+0xdc40>  // b.none
  4110d0:	cmp	w0, #0x74
  4110d4:	b.gt	411170 <__fxstatat@plt+0xdc60>
  4110d8:	cmp	w0, #0x73
  4110dc:	b.eq	411140 <__fxstatat@plt+0xdc30>  // b.none
  4110e0:	cmp	w0, #0x73
  4110e4:	b.gt	411170 <__fxstatat@plt+0xdc60>
  4110e8:	cmp	w0, #0x58
  4110ec:	b.eq	411134 <__fxstatat@plt+0xdc24>  // b.none
  4110f0:	cmp	w0, #0x72
  4110f4:	b.ne	411170 <__fxstatat@plt+0xdc60>  // b.any
  4110f8:	ldr	w1, [sp, #88]
  4110fc:	mov	w0, #0x124                 	// #292
  411100:	orr	w0, w1, w0
  411104:	str	w0, [sp, #88]
  411108:	b	411160 <__fxstatat@plt+0xdc50>
  41110c:	ldr	w1, [sp, #88]
  411110:	mov	w0, #0x92                  	// #146
  411114:	orr	w0, w1, w0
  411118:	str	w0, [sp, #88]
  41111c:	b	411160 <__fxstatat@plt+0xdc50>
  411120:	ldr	w1, [sp, #88]
  411124:	mov	w0, #0x49                  	// #73
  411128:	orr	w0, w1, w0
  41112c:	str	w0, [sp, #88]
  411130:	b	411160 <__fxstatat@plt+0xdc50>
  411134:	mov	w0, #0x2                   	// #2
  411138:	strb	w0, [sp, #83]
  41113c:	b	411160 <__fxstatat@plt+0xdc50>
  411140:	ldr	w0, [sp, #88]
  411144:	orr	w0, w0, #0xc00
  411148:	str	w0, [sp, #88]
  41114c:	b	411160 <__fxstatat@plt+0xdc50>
  411150:	ldr	w0, [sp, #88]
  411154:	orr	w0, w0, #0x200
  411158:	str	w0, [sp, #88]
  41115c:	nop
  411160:	ldr	x0, [sp, #112]
  411164:	add	x0, x0, #0x1
  411168:	str	x0, [sp, #112]
  41116c:	b	4110a0 <__fxstatat@plt+0xdb90>
  411170:	nop
  411174:	ldr	x0, [sp, #120]
  411178:	add	x1, x0, #0x1
  41117c:	str	x1, [sp, #120]
  411180:	lsl	x0, x0, #4
  411184:	ldr	x1, [sp, #56]
  411188:	add	x0, x1, x0
  41118c:	str	x0, [sp, #40]
  411190:	ldr	x0, [sp, #40]
  411194:	ldrb	w1, [sp, #55]
  411198:	strb	w1, [x0]
  41119c:	ldr	x0, [sp, #40]
  4111a0:	ldrb	w1, [sp, #83]
  4111a4:	strb	w1, [x0, #1]
  4111a8:	ldr	x0, [sp, #40]
  4111ac:	ldr	w1, [sp, #92]
  4111b0:	str	w1, [x0, #4]
  4111b4:	ldr	x0, [sp, #40]
  4111b8:	ldr	w1, [sp, #88]
  4111bc:	str	w1, [x0, #8]
  4111c0:	ldr	w0, [sp, #84]
  4111c4:	cmp	w0, #0x0
  4111c8:	b.ne	4111f0 <__fxstatat@plt+0xdce0>  // b.any
  4111cc:	ldr	w0, [sp, #92]
  4111d0:	cmp	w0, #0x0
  4111d4:	b.eq	4111e8 <__fxstatat@plt+0xdcd8>  // b.none
  4111d8:	ldr	w1, [sp, #92]
  4111dc:	ldr	w0, [sp, #88]
  4111e0:	and	w0, w1, w0
  4111e4:	b	4111f4 <__fxstatat@plt+0xdce4>
  4111e8:	ldr	w0, [sp, #88]
  4111ec:	b	4111f4 <__fxstatat@plt+0xdce4>
  4111f0:	ldr	w0, [sp, #84]
  4111f4:	ldr	x1, [sp, #40]
  4111f8:	str	w0, [x1, #12]
  4111fc:	ldr	x0, [sp, #112]
  411200:	ldrb	w0, [x0]
  411204:	cmp	w0, #0x3d
  411208:	b.eq	410f38 <__fxstatat@plt+0xda28>  // b.none
  41120c:	ldr	x0, [sp, #112]
  411210:	ldrb	w0, [x0]
  411214:	cmp	w0, #0x2b
  411218:	b.eq	410f38 <__fxstatat@plt+0xda28>  // b.none
  41121c:	ldr	x0, [sp, #112]
  411220:	ldrb	w0, [x0]
  411224:	cmp	w0, #0x2d
  411228:	b.eq	410f38 <__fxstatat@plt+0xda28>  // b.none
  41122c:	ldr	x0, [sp, #112]
  411230:	ldrb	w0, [x0]
  411234:	cmp	w0, #0x2c
  411238:	b.ne	41124c <__fxstatat@plt+0xdd3c>  // b.any
  41123c:	ldr	x0, [sp, #112]
  411240:	add	x0, x0, #0x1
  411244:	str	x0, [sp, #112]
  411248:	b	410e70 <__fxstatat@plt+0xd960>
  41124c:	nop
  411250:	ldr	x0, [sp, #112]
  411254:	ldrb	w0, [x0]
  411258:	cmp	w0, #0x0
  41125c:	b.ne	411294 <__fxstatat@plt+0xdd84>  // b.any
  411260:	ldr	x0, [sp, #120]
  411264:	lsl	x0, x0, #4
  411268:	ldr	x1, [sp, #56]
  41126c:	add	x0, x1, x0
  411270:	strb	wzr, [x0, #1]
  411274:	ldr	x0, [sp, #56]
  411278:	b	4112a4 <__fxstatat@plt+0xdd94>
  41127c:	nop
  411280:	b	411298 <__fxstatat@plt+0xdd88>
  411284:	nop
  411288:	b	411298 <__fxstatat@plt+0xdd88>
  41128c:	nop
  411290:	b	411298 <__fxstatat@plt+0xdd88>
  411294:	nop
  411298:	ldr	x0, [sp, #56]
  41129c:	bl	4031c0 <free@plt>
  4112a0:	mov	x0, #0x0                   	// #0
  4112a4:	ldp	x29, x30, [sp], #128
  4112a8:	ret
  4112ac:	stp	x29, x30, [sp, #-160]!
  4112b0:	mov	x29, sp
  4112b4:	str	x0, [sp, #24]
  4112b8:	add	x0, sp, #0x20
  4112bc:	mov	x1, x0
  4112c0:	ldr	x0, [sp, #24]
  4112c4:	bl	41bda0 <__fxstatat@plt+0x18890>
  4112c8:	cmp	w0, #0x0
  4112cc:	b.eq	4112d8 <__fxstatat@plt+0xddc8>  // b.none
  4112d0:	mov	x0, #0x0                   	// #0
  4112d4:	b	4112e4 <__fxstatat@plt+0xddd4>
  4112d8:	ldr	w0, [sp, #48]
  4112dc:	mov	w1, #0xfff                 	// #4095
  4112e0:	bl	410c78 <__fxstatat@plt+0xd768>
  4112e4:	ldp	x29, x30, [sp], #160
  4112e8:	ret
  4112ec:	sub	sp, sp, #0x40
  4112f0:	str	w0, [sp, #28]
  4112f4:	strb	w1, [sp, #27]
  4112f8:	str	w2, [sp, #20]
  4112fc:	str	x3, [sp, #8]
  411300:	str	x4, [sp]
  411304:	ldr	w0, [sp, #28]
  411308:	and	w0, w0, #0xfff
  41130c:	str	w0, [sp, #60]
  411310:	str	wzr, [sp, #56]
  411314:	b	411564 <__fxstatat@plt+0xe054>
  411318:	ldr	x0, [sp, #8]
  41131c:	ldr	w0, [x0, #4]
  411320:	str	w0, [sp, #48]
  411324:	ldrb	w0, [sp, #27]
  411328:	cmp	w0, #0x0
  41132c:	b.eq	411338 <__fxstatat@plt+0xde28>  // b.none
  411330:	mov	w0, #0xc00                 	// #3072
  411334:	b	41133c <__fxstatat@plt+0xde2c>
  411338:	mov	w0, #0x0                   	// #0
  41133c:	ldr	x1, [sp, #8]
  411340:	ldr	w1, [x1, #12]
  411344:	mvn	w1, w1
  411348:	and	w0, w0, w1
  41134c:	str	w0, [sp, #44]
  411350:	ldr	x0, [sp, #8]
  411354:	ldr	w0, [x0, #8]
  411358:	str	w0, [sp, #52]
  41135c:	ldr	x0, [sp, #8]
  411360:	ldrb	w0, [x0, #1]
  411364:	cmp	w0, #0x3
  411368:	b.eq	411388 <__fxstatat@plt+0xde78>  // b.none
  41136c:	cmp	w0, #0x3
  411370:	b.gt	411450 <__fxstatat@plt+0xdf40>
  411374:	cmp	w0, #0x1
  411378:	b.eq	411444 <__fxstatat@plt+0xdf34>  // b.none
  41137c:	cmp	w0, #0x2
  411380:	b.eq	411414 <__fxstatat@plt+0xdf04>  // b.none
  411384:	b	411450 <__fxstatat@plt+0xdf40>
  411388:	ldr	w1, [sp, #52]
  41138c:	ldr	w0, [sp, #60]
  411390:	and	w0, w1, w0
  411394:	str	w0, [sp, #52]
  411398:	ldr	w1, [sp, #52]
  41139c:	mov	w0, #0x124                 	// #292
  4113a0:	and	w0, w1, w0
  4113a4:	cmp	w0, #0x0
  4113a8:	b.eq	4113b4 <__fxstatat@plt+0xdea4>  // b.none
  4113ac:	mov	w1, #0x124                 	// #292
  4113b0:	b	4113b8 <__fxstatat@plt+0xdea8>
  4113b4:	mov	w1, #0x0                   	// #0
  4113b8:	ldr	w2, [sp, #52]
  4113bc:	mov	w0, #0x92                  	// #146
  4113c0:	and	w0, w2, w0
  4113c4:	cmp	w0, #0x0
  4113c8:	b.eq	4113d4 <__fxstatat@plt+0xdec4>  // b.none
  4113cc:	mov	w0, #0x92                  	// #146
  4113d0:	b	4113d8 <__fxstatat@plt+0xdec8>
  4113d4:	mov	w0, #0x0                   	// #0
  4113d8:	orr	w1, w1, w0
  4113dc:	ldr	w2, [sp, #52]
  4113e0:	mov	w0, #0x49                  	// #73
  4113e4:	and	w0, w2, w0
  4113e8:	cmp	w0, #0x0
  4113ec:	b.eq	4113f8 <__fxstatat@plt+0xdee8>  // b.none
  4113f0:	mov	w0, #0x49                  	// #73
  4113f4:	b	4113fc <__fxstatat@plt+0xdeec>
  4113f8:	mov	w0, #0x0                   	// #0
  4113fc:	orr	w0, w0, w1
  411400:	mov	w1, w0
  411404:	ldr	w0, [sp, #52]
  411408:	orr	w0, w0, w1
  41140c:	str	w0, [sp, #52]
  411410:	b	411450 <__fxstatat@plt+0xdf40>
  411414:	ldr	w1, [sp, #60]
  411418:	mov	w0, #0x49                  	// #73
  41141c:	and	w1, w1, w0
  411420:	ldrb	w0, [sp, #27]
  411424:	orr	w0, w1, w0
  411428:	cmp	w0, #0x0
  41142c:	b.eq	41144c <__fxstatat@plt+0xdf3c>  // b.none
  411430:	ldr	w1, [sp, #52]
  411434:	mov	w0, #0x49                  	// #73
  411438:	orr	w0, w1, w0
  41143c:	str	w0, [sp, #52]
  411440:	b	41144c <__fxstatat@plt+0xdf3c>
  411444:	nop
  411448:	b	411450 <__fxstatat@plt+0xdf40>
  41144c:	nop
  411450:	ldr	w0, [sp, #48]
  411454:	cmp	w0, #0x0
  411458:	b.ne	411468 <__fxstatat@plt+0xdf58>  // b.any
  41145c:	ldr	w0, [sp, #20]
  411460:	mvn	w0, w0
  411464:	b	41146c <__fxstatat@plt+0xdf5c>
  411468:	ldr	w0, [sp, #48]
  41146c:	ldr	w1, [sp, #44]
  411470:	mvn	w1, w1
  411474:	and	w0, w0, w1
  411478:	ldr	w1, [sp, #52]
  41147c:	and	w0, w1, w0
  411480:	str	w0, [sp, #52]
  411484:	ldr	x0, [sp, #8]
  411488:	ldrb	w0, [x0]
  41148c:	cmp	w0, #0x3d
  411490:	b.eq	4114b0 <__fxstatat@plt+0xdfa0>  // b.none
  411494:	cmp	w0, #0x3d
  411498:	b.gt	411558 <__fxstatat@plt+0xe048>
  41149c:	cmp	w0, #0x2b
  4114a0:	b.eq	41150c <__fxstatat@plt+0xdffc>  // b.none
  4114a4:	cmp	w0, #0x2d
  4114a8:	b.eq	411530 <__fxstatat@plt+0xe020>  // b.none
  4114ac:	b	411558 <__fxstatat@plt+0xe048>
  4114b0:	ldr	w0, [sp, #48]
  4114b4:	cmp	w0, #0x0
  4114b8:	b.eq	4114c8 <__fxstatat@plt+0xdfb8>  // b.none
  4114bc:	ldr	w0, [sp, #48]
  4114c0:	mvn	w0, w0
  4114c4:	b	4114cc <__fxstatat@plt+0xdfbc>
  4114c8:	mov	w0, #0x0                   	// #0
  4114cc:	ldr	w1, [sp, #44]
  4114d0:	orr	w0, w0, w1
  4114d4:	str	w0, [sp, #40]
  4114d8:	ldr	w0, [sp, #40]
  4114dc:	mvn	w0, w0
  4114e0:	and	w0, w0, #0xfff
  4114e4:	ldr	w1, [sp, #56]
  4114e8:	orr	w0, w1, w0
  4114ec:	str	w0, [sp, #56]
  4114f0:	ldr	w1, [sp, #60]
  4114f4:	ldr	w0, [sp, #40]
  4114f8:	and	w0, w1, w0
  4114fc:	ldr	w1, [sp, #52]
  411500:	orr	w0, w1, w0
  411504:	str	w0, [sp, #60]
  411508:	b	411558 <__fxstatat@plt+0xe048>
  41150c:	ldr	w1, [sp, #56]
  411510:	ldr	w0, [sp, #52]
  411514:	orr	w0, w1, w0
  411518:	str	w0, [sp, #56]
  41151c:	ldr	w1, [sp, #60]
  411520:	ldr	w0, [sp, #52]
  411524:	orr	w0, w1, w0
  411528:	str	w0, [sp, #60]
  41152c:	b	411558 <__fxstatat@plt+0xe048>
  411530:	ldr	w1, [sp, #56]
  411534:	ldr	w0, [sp, #52]
  411538:	orr	w0, w1, w0
  41153c:	str	w0, [sp, #56]
  411540:	ldr	w0, [sp, #52]
  411544:	mvn	w0, w0
  411548:	ldr	w1, [sp, #60]
  41154c:	and	w0, w1, w0
  411550:	str	w0, [sp, #60]
  411554:	nop
  411558:	ldr	x0, [sp, #8]
  41155c:	add	x0, x0, #0x10
  411560:	str	x0, [sp, #8]
  411564:	ldr	x0, [sp, #8]
  411568:	ldrb	w0, [x0, #1]
  41156c:	cmp	w0, #0x0
  411570:	b.ne	411318 <__fxstatat@plt+0xde08>  // b.any
  411574:	ldr	x0, [sp]
  411578:	cmp	x0, #0x0
  41157c:	b.eq	41158c <__fxstatat@plt+0xe07c>  // b.none
  411580:	ldr	x0, [sp]
  411584:	ldr	w1, [sp, #56]
  411588:	str	w1, [x0]
  41158c:	ldr	w0, [sp, #60]
  411590:	add	sp, sp, #0x40
  411594:	ret
  411598:	stp	x29, x30, [sp, #-80]!
  41159c:	mov	x29, sp
  4115a0:	str	w0, [sp, #44]
  4115a4:	str	x1, [sp, #32]
  4115a8:	str	w2, [sp, #40]
  4115ac:	str	x3, [sp, #24]
  4115b0:	ldr	w1, [sp, #40]
  4115b4:	mov	w0, #0x4900                	// #18688
  4115b8:	movk	w0, #0x8, lsl #16
  4115bc:	orr	w0, w1, w0
  4115c0:	str	w0, [sp, #76]
  4115c4:	ldr	w2, [sp, #76]
  4115c8:	ldr	x1, [sp, #32]
  4115cc:	ldr	w0, [sp, #44]
  4115d0:	bl	419828 <__fxstatat@plt+0x16318>
  4115d4:	str	w0, [sp, #72]
  4115d8:	ldr	w0, [sp, #72]
  4115dc:	cmp	w0, #0x0
  4115e0:	b.ge	4115ec <__fxstatat@plt+0xe0dc>  // b.tcont
  4115e4:	mov	x0, #0x0                   	// #0
  4115e8:	b	41163c <__fxstatat@plt+0xe12c>
  4115ec:	ldr	w0, [sp, #72]
  4115f0:	bl	403070 <fdopendir@plt>
  4115f4:	str	x0, [sp, #64]
  4115f8:	ldr	x0, [sp, #64]
  4115fc:	cmp	x0, #0x0
  411600:	b.eq	411614 <__fxstatat@plt+0xe104>  // b.none
  411604:	ldr	x0, [sp, #24]
  411608:	ldr	w1, [sp, #72]
  41160c:	str	w1, [x0]
  411610:	b	411638 <__fxstatat@plt+0xe128>
  411614:	bl	403420 <__errno_location@plt>
  411618:	ldr	w0, [x0]
  41161c:	str	w0, [sp, #60]
  411620:	ldr	w0, [sp, #72]
  411624:	bl	403040 <close@plt>
  411628:	bl	403420 <__errno_location@plt>
  41162c:	mov	x1, x0
  411630:	ldr	w0, [sp, #60]
  411634:	str	w0, [x1]
  411638:	ldr	x0, [sp, #64]
  41163c:	ldp	x29, x30, [sp], #80
  411640:	ret
  411644:	stp	x29, x30, [sp, #-48]!
  411648:	mov	x29, sp
  41164c:	str	x0, [sp, #24]
  411650:	ldr	x0, [sp, #24]
  411654:	cmp	x0, #0x0
  411658:	b.ne	411684 <__fxstatat@plt+0xe174>  // b.any
  41165c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  411660:	add	x0, x0, #0x538
  411664:	ldr	x0, [x0]
  411668:	mov	x3, x0
  41166c:	mov	x2, #0x37                  	// #55
  411670:	mov	x1, #0x1                   	// #1
  411674:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411678:	add	x0, x0, #0x588
  41167c:	bl	403290 <fwrite@plt>
  411680:	bl	403090 <abort@plt>
  411684:	mov	w1, #0x2f                  	// #47
  411688:	ldr	x0, [sp, #24]
  41168c:	bl	403050 <strrchr@plt>
  411690:	str	x0, [sp, #40]
  411694:	ldr	x0, [sp, #40]
  411698:	cmp	x0, #0x0
  41169c:	b.eq	4116ac <__fxstatat@plt+0xe19c>  // b.none
  4116a0:	ldr	x0, [sp, #40]
  4116a4:	add	x0, x0, #0x1
  4116a8:	b	4116b0 <__fxstatat@plt+0xe1a0>
  4116ac:	ldr	x0, [sp, #24]
  4116b0:	str	x0, [sp, #32]
  4116b4:	ldr	x1, [sp, #32]
  4116b8:	ldr	x0, [sp, #24]
  4116bc:	sub	x0, x1, x0
  4116c0:	cmp	x0, #0x6
  4116c4:	b.le	41172c <__fxstatat@plt+0xe21c>
  4116c8:	ldr	x0, [sp, #32]
  4116cc:	sub	x3, x0, #0x7
  4116d0:	mov	x2, #0x7                   	// #7
  4116d4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4116d8:	add	x1, x0, #0x5c0
  4116dc:	mov	x0, x3
  4116e0:	bl	402f20 <strncmp@plt>
  4116e4:	cmp	w0, #0x0
  4116e8:	b.ne	41172c <__fxstatat@plt+0xe21c>  // b.any
  4116ec:	ldr	x0, [sp, #32]
  4116f0:	str	x0, [sp, #24]
  4116f4:	mov	x2, #0x3                   	// #3
  4116f8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4116fc:	add	x1, x0, #0x5c8
  411700:	ldr	x0, [sp, #32]
  411704:	bl	402f20 <strncmp@plt>
  411708:	cmp	w0, #0x0
  41170c:	b.ne	41172c <__fxstatat@plt+0xe21c>  // b.any
  411710:	ldr	x0, [sp, #32]
  411714:	add	x0, x0, #0x3
  411718:	str	x0, [sp, #24]
  41171c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  411720:	add	x0, x0, #0x560
  411724:	ldr	x1, [sp, #24]
  411728:	str	x1, [x0]
  41172c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  411730:	add	x0, x0, #0x9d8
  411734:	ldr	x1, [sp, #24]
  411738:	str	x1, [x0]
  41173c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  411740:	add	x0, x0, #0x530
  411744:	ldr	x1, [sp, #24]
  411748:	str	x1, [x0]
  41174c:	nop
  411750:	ldp	x29, x30, [sp], #48
  411754:	ret
  411758:	stp	x29, x30, [sp, #-96]!
  41175c:	mov	x29, sp
  411760:	str	x0, [sp, #40]
  411764:	str	w1, [sp, #36]
  411768:	str	x2, [sp, #24]
  41176c:	str	w3, [sp, #32]
  411770:	str	w4, [sp, #20]
  411774:	add	x0, sp, #0x38
  411778:	mov	x3, x0
  41177c:	ldr	w2, [sp, #20]
  411780:	ldr	w1, [sp, #36]
  411784:	ldr	x0, [sp, #40]
  411788:	bl	418704 <__fxstatat@plt+0x151f4>
  41178c:	str	w0, [sp, #92]
  411790:	ldr	w0, [sp, #92]
  411794:	cmp	w0, #0x0
  411798:	b.eq	4117a4 <__fxstatat@plt+0xe294>  // b.none
  41179c:	mov	w0, #0xfffffffe            	// #-2
  4117a0:	b	4117c4 <__fxstatat@plt+0xe2b4>
  4117a4:	add	x0, sp, #0x38
  4117a8:	ldr	w2, [sp, #32]
  4117ac:	ldr	x1, [sp, #24]
  4117b0:	bl	418a24 <__fxstatat@plt+0x15514>
  4117b4:	str	w0, [sp, #92]
  4117b8:	add	x0, sp, #0x38
  4117bc:	bl	4186b4 <__fxstatat@plt+0x151a4>
  4117c0:	ldr	w0, [sp, #92]
  4117c4:	ldp	x29, x30, [sp], #96
  4117c8:	ret
  4117cc:	stp	x29, x30, [sp, #-80]!
  4117d0:	mov	x29, sp
  4117d4:	str	x0, [sp, #24]
  4117d8:	str	w1, [sp, #20]
  4117dc:	str	w2, [sp, #16]
  4117e0:	add	x0, sp, #0x28
  4117e4:	mov	x2, #0x20                  	// #32
  4117e8:	mov	w1, #0x0                   	// #0
  4117ec:	bl	402f60 <memset@plt>
  4117f0:	ldr	w0, [sp, #16]
  4117f4:	str	w0, [sp, #40]
  4117f8:	add	x0, sp, #0x28
  4117fc:	ldr	w2, [sp, #20]
  411800:	ldr	x1, [sp, #24]
  411804:	bl	418a24 <__fxstatat@plt+0x15514>
  411808:	str	w0, [sp, #76]
  41180c:	add	x0, sp, #0x28
  411810:	bl	4186b4 <__fxstatat@plt+0x151a4>
  411814:	ldr	w0, [sp, #76]
  411818:	ldp	x29, x30, [sp], #80
  41181c:	ret
  411820:	stp	x29, x30, [sp, #-48]!
  411824:	mov	x29, sp
  411828:	str	x0, [sp, #24]
  41182c:	bl	403420 <__errno_location@plt>
  411830:	ldr	w0, [x0]
  411834:	str	w0, [sp, #44]
  411838:	ldr	x0, [sp, #24]
  41183c:	cmp	x0, #0x0
  411840:	b.eq	41184c <__fxstatat@plt+0xe33c>  // b.none
  411844:	ldr	x0, [sp, #24]
  411848:	b	411854 <__fxstatat@plt+0xe344>
  41184c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  411850:	add	x0, x0, #0x9e0
  411854:	mov	x1, #0x38                  	// #56
  411858:	bl	4178e4 <__fxstatat@plt+0x143d4>
  41185c:	str	x0, [sp, #32]
  411860:	bl	403420 <__errno_location@plt>
  411864:	mov	x1, x0
  411868:	ldr	w0, [sp, #44]
  41186c:	str	w0, [x1]
  411870:	ldr	x0, [sp, #32]
  411874:	ldp	x29, x30, [sp], #48
  411878:	ret
  41187c:	sub	sp, sp, #0x10
  411880:	str	x0, [sp, #8]
  411884:	ldr	x0, [sp, #8]
  411888:	cmp	x0, #0x0
  41188c:	b.eq	411898 <__fxstatat@plt+0xe388>  // b.none
  411890:	ldr	x0, [sp, #8]
  411894:	b	4118a0 <__fxstatat@plt+0xe390>
  411898:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41189c:	add	x0, x0, #0x9e0
  4118a0:	ldr	w0, [x0]
  4118a4:	add	sp, sp, #0x10
  4118a8:	ret
  4118ac:	sub	sp, sp, #0x10
  4118b0:	str	x0, [sp, #8]
  4118b4:	str	w1, [sp, #4]
  4118b8:	ldr	x0, [sp, #8]
  4118bc:	cmp	x0, #0x0
  4118c0:	b.eq	4118cc <__fxstatat@plt+0xe3bc>  // b.none
  4118c4:	ldr	x0, [sp, #8]
  4118c8:	b	4118d4 <__fxstatat@plt+0xe3c4>
  4118cc:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4118d0:	add	x0, x0, #0x9e0
  4118d4:	ldr	w1, [sp, #4]
  4118d8:	str	w1, [x0]
  4118dc:	nop
  4118e0:	add	sp, sp, #0x10
  4118e4:	ret
  4118e8:	sub	sp, sp, #0x30
  4118ec:	str	x0, [sp, #8]
  4118f0:	strb	w1, [sp, #7]
  4118f4:	str	w2, [sp]
  4118f8:	ldrb	w0, [sp, #7]
  4118fc:	strb	w0, [sp, #47]
  411900:	ldr	x0, [sp, #8]
  411904:	cmp	x0, #0x0
  411908:	b.eq	411914 <__fxstatat@plt+0xe404>  // b.none
  41190c:	ldr	x0, [sp, #8]
  411910:	b	41191c <__fxstatat@plt+0xe40c>
  411914:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  411918:	add	x0, x0, #0x9e0
  41191c:	add	x1, x0, #0x8
  411920:	ldrb	w0, [sp, #47]
  411924:	lsr	w0, w0, #5
  411928:	and	w0, w0, #0xff
  41192c:	and	x0, x0, #0xff
  411930:	lsl	x0, x0, #2
  411934:	add	x0, x1, x0
  411938:	str	x0, [sp, #32]
  41193c:	ldrb	w0, [sp, #47]
  411940:	and	w0, w0, #0x1f
  411944:	str	w0, [sp, #28]
  411948:	ldr	x0, [sp, #32]
  41194c:	ldr	w1, [x0]
  411950:	ldr	w0, [sp, #28]
  411954:	lsr	w0, w1, w0
  411958:	and	w0, w0, #0x1
  41195c:	str	w0, [sp, #24]
  411960:	ldr	x0, [sp, #32]
  411964:	ldr	w0, [x0]
  411968:	ldr	w1, [sp]
  41196c:	and	w2, w1, #0x1
  411970:	ldr	w1, [sp, #24]
  411974:	eor	w2, w2, w1
  411978:	ldr	w1, [sp, #28]
  41197c:	lsl	w1, w2, w1
  411980:	eor	w1, w0, w1
  411984:	ldr	x0, [sp, #32]
  411988:	str	w1, [x0]
  41198c:	ldr	w0, [sp, #24]
  411990:	add	sp, sp, #0x30
  411994:	ret
  411998:	sub	sp, sp, #0x20
  41199c:	str	x0, [sp, #8]
  4119a0:	str	w1, [sp, #4]
  4119a4:	ldr	x0, [sp, #8]
  4119a8:	cmp	x0, #0x0
  4119ac:	b.ne	4119bc <__fxstatat@plt+0xe4ac>  // b.any
  4119b0:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4119b4:	add	x0, x0, #0x9e0
  4119b8:	str	x0, [sp, #8]
  4119bc:	ldr	x0, [sp, #8]
  4119c0:	ldr	w0, [x0, #4]
  4119c4:	str	w0, [sp, #28]
  4119c8:	ldr	x0, [sp, #8]
  4119cc:	ldr	w1, [sp, #4]
  4119d0:	str	w1, [x0, #4]
  4119d4:	ldr	w0, [sp, #28]
  4119d8:	add	sp, sp, #0x20
  4119dc:	ret
  4119e0:	stp	x29, x30, [sp, #-48]!
  4119e4:	mov	x29, sp
  4119e8:	str	x0, [sp, #40]
  4119ec:	str	x1, [sp, #32]
  4119f0:	str	x2, [sp, #24]
  4119f4:	ldr	x0, [sp, #40]
  4119f8:	cmp	x0, #0x0
  4119fc:	b.ne	411a0c <__fxstatat@plt+0xe4fc>  // b.any
  411a00:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  411a04:	add	x0, x0, #0x9e0
  411a08:	str	x0, [sp, #40]
  411a0c:	ldr	x0, [sp, #40]
  411a10:	mov	w1, #0xa                   	// #10
  411a14:	str	w1, [x0]
  411a18:	ldr	x0, [sp, #32]
  411a1c:	cmp	x0, #0x0
  411a20:	b.eq	411a30 <__fxstatat@plt+0xe520>  // b.none
  411a24:	ldr	x0, [sp, #24]
  411a28:	cmp	x0, #0x0
  411a2c:	b.ne	411a34 <__fxstatat@plt+0xe524>  // b.any
  411a30:	bl	403090 <abort@plt>
  411a34:	ldr	x0, [sp, #40]
  411a38:	ldr	x1, [sp, #32]
  411a3c:	str	x1, [x0, #40]
  411a40:	ldr	x0, [sp, #40]
  411a44:	ldr	x1, [sp, #24]
  411a48:	str	x1, [x0, #48]
  411a4c:	nop
  411a50:	ldp	x29, x30, [sp], #48
  411a54:	ret
  411a58:	stp	x29, x30, [sp, #-96]!
  411a5c:	mov	x29, sp
  411a60:	mov	x1, x8
  411a64:	str	w0, [sp, #28]
  411a68:	stp	xzr, xzr, [sp, #40]
  411a6c:	stp	xzr, xzr, [sp, #56]
  411a70:	stp	xzr, xzr, [sp, #72]
  411a74:	str	xzr, [sp, #88]
  411a78:	ldr	w0, [sp, #28]
  411a7c:	cmp	w0, #0xa
  411a80:	b.ne	411a88 <__fxstatat@plt+0xe578>  // b.any
  411a84:	bl	403090 <abort@plt>
  411a88:	ldr	w0, [sp, #28]
  411a8c:	str	w0, [sp, #40]
  411a90:	add	x0, sp, #0x28
  411a94:	ldp	x2, x3, [x0]
  411a98:	stp	x2, x3, [x1]
  411a9c:	ldp	x2, x3, [x0, #16]
  411aa0:	stp	x2, x3, [x1, #16]
  411aa4:	ldp	x2, x3, [x0, #32]
  411aa8:	stp	x2, x3, [x1, #32]
  411aac:	ldr	x0, [x0, #48]
  411ab0:	str	x0, [x1, #48]
  411ab4:	ldp	x29, x30, [sp], #96
  411ab8:	ret
  411abc:	stp	x29, x30, [sp, #-48]!
  411ac0:	mov	x29, sp
  411ac4:	str	x0, [sp, #24]
  411ac8:	str	w1, [sp, #20]
  411acc:	ldr	x0, [sp, #24]
  411ad0:	bl	403490 <gettext@plt>
  411ad4:	str	x0, [sp, #40]
  411ad8:	ldr	x1, [sp, #40]
  411adc:	ldr	x0, [sp, #24]
  411ae0:	cmp	x1, x0
  411ae4:	b.eq	411af0 <__fxstatat@plt+0xe5e0>  // b.none
  411ae8:	ldr	x0, [sp, #40]
  411aec:	b	411b98 <__fxstatat@plt+0xe688>
  411af0:	bl	419590 <__fxstatat@plt+0x16080>
  411af4:	str	x0, [sp, #32]
  411af8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411afc:	add	x1, x0, #0x6c0
  411b00:	ldr	x0, [sp, #32]
  411b04:	bl	419264 <__fxstatat@plt+0x15d54>
  411b08:	cmp	w0, #0x0
  411b0c:	b.ne	411b38 <__fxstatat@plt+0xe628>  // b.any
  411b10:	ldr	x0, [sp, #24]
  411b14:	ldrb	w0, [x0]
  411b18:	cmp	w0, #0x60
  411b1c:	b.ne	411b2c <__fxstatat@plt+0xe61c>  // b.any
  411b20:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411b24:	add	x0, x0, #0x6c8
  411b28:	b	411b98 <__fxstatat@plt+0xe688>
  411b2c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411b30:	add	x0, x0, #0x6d0
  411b34:	b	411b98 <__fxstatat@plt+0xe688>
  411b38:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411b3c:	add	x1, x0, #0x6d8
  411b40:	ldr	x0, [sp, #32]
  411b44:	bl	419264 <__fxstatat@plt+0x15d54>
  411b48:	cmp	w0, #0x0
  411b4c:	b.ne	411b78 <__fxstatat@plt+0xe668>  // b.any
  411b50:	ldr	x0, [sp, #24]
  411b54:	ldrb	w0, [x0]
  411b58:	cmp	w0, #0x60
  411b5c:	b.ne	411b6c <__fxstatat@plt+0xe65c>  // b.any
  411b60:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411b64:	add	x0, x0, #0x6e0
  411b68:	b	411b98 <__fxstatat@plt+0xe688>
  411b6c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411b70:	add	x0, x0, #0x6e8
  411b74:	b	411b98 <__fxstatat@plt+0xe688>
  411b78:	ldr	w0, [sp, #20]
  411b7c:	cmp	w0, #0x9
  411b80:	b.ne	411b90 <__fxstatat@plt+0xe680>  // b.any
  411b84:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411b88:	add	x0, x0, #0x6f0
  411b8c:	b	411b98 <__fxstatat@plt+0xe688>
  411b90:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411b94:	add	x0, x0, #0x6f8
  411b98:	ldp	x29, x30, [sp], #48
  411b9c:	ret
  411ba0:	sub	sp, sp, #0xf0
  411ba4:	stp	x29, x30, [sp, #16]
  411ba8:	add	x29, sp, #0x10
  411bac:	str	x19, [sp, #32]
  411bb0:	str	x0, [sp, #104]
  411bb4:	str	x1, [sp, #96]
  411bb8:	str	x2, [sp, #88]
  411bbc:	str	x3, [sp, #80]
  411bc0:	str	w4, [sp, #76]
  411bc4:	str	w5, [sp, #72]
  411bc8:	str	x6, [sp, #64]
  411bcc:	str	x7, [sp, #56]
  411bd0:	str	xzr, [sp, #224]
  411bd4:	str	xzr, [sp, #216]
  411bd8:	str	xzr, [sp, #208]
  411bdc:	str	xzr, [sp, #200]
  411be0:	strb	wzr, [sp, #199]
  411be4:	bl	4031e0 <__ctype_get_mb_cur_max@plt>
  411be8:	cmp	x0, #0x1
  411bec:	cset	w0, eq  // eq = none
  411bf0:	strb	w0, [sp, #159]
  411bf4:	ldr	w0, [sp, #72]
  411bf8:	and	w0, w0, #0x2
  411bfc:	cmp	w0, #0x0
  411c00:	cset	w0, ne  // ne = any
  411c04:	strb	w0, [sp, #198]
  411c08:	strb	wzr, [sp, #197]
  411c0c:	strb	wzr, [sp, #196]
  411c10:	mov	w0, #0x1                   	// #1
  411c14:	strb	w0, [sp, #195]
  411c18:	ldr	w0, [sp, #76]
  411c1c:	cmp	w0, #0xa
  411c20:	b.hi	411ebc <__fxstatat@plt+0xe9ac>  // b.pmore
  411c24:	ldr	w0, [sp, #76]
  411c28:	cmp	w0, #0x8
  411c2c:	b.cs	411d60 <__fxstatat@plt+0xe850>  // b.hs, b.nlast
  411c30:	ldr	w0, [sp, #76]
  411c34:	cmp	w0, #0x7
  411c38:	b.eq	411d50 <__fxstatat@plt+0xe840>  // b.none
  411c3c:	ldr	w0, [sp, #76]
  411c40:	cmp	w0, #0x7
  411c44:	b.hi	411ebc <__fxstatat@plt+0xe9ac>  // b.pmore
  411c48:	ldr	w0, [sp, #76]
  411c4c:	cmp	w0, #0x6
  411c50:	b.eq	411cdc <__fxstatat@plt+0xe7cc>  // b.none
  411c54:	ldr	w0, [sp, #76]
  411c58:	cmp	w0, #0x6
  411c5c:	b.hi	411ebc <__fxstatat@plt+0xe9ac>  // b.pmore
  411c60:	ldr	w0, [sp, #76]
  411c64:	cmp	w0, #0x5
  411c68:	b.eq	411cec <__fxstatat@plt+0xe7dc>  // b.none
  411c6c:	ldr	w0, [sp, #76]
  411c70:	cmp	w0, #0x5
  411c74:	b.hi	411ebc <__fxstatat@plt+0xe9ac>  // b.pmore
  411c78:	ldr	w0, [sp, #76]
  411c7c:	cmp	w0, #0x4
  411c80:	b.eq	411e34 <__fxstatat@plt+0xe924>  // b.none
  411c84:	ldr	w0, [sp, #76]
  411c88:	cmp	w0, #0x4
  411c8c:	b.hi	411ebc <__fxstatat@plt+0xe9ac>  // b.pmore
  411c90:	ldr	w0, [sp, #76]
  411c94:	cmp	w0, #0x3
  411c98:	b.eq	411e24 <__fxstatat@plt+0xe914>  // b.none
  411c9c:	ldr	w0, [sp, #76]
  411ca0:	cmp	w0, #0x3
  411ca4:	b.hi	411ebc <__fxstatat@plt+0xe9ac>  // b.pmore
  411ca8:	ldr	w0, [sp, #76]
  411cac:	cmp	w0, #0x2
  411cb0:	b.eq	411e50 <__fxstatat@plt+0xe940>  // b.none
  411cb4:	ldr	w0, [sp, #76]
  411cb8:	cmp	w0, #0x2
  411cbc:	b.hi	411ebc <__fxstatat@plt+0xe9ac>  // b.pmore
  411cc0:	ldr	w0, [sp, #76]
  411cc4:	cmp	w0, #0x0
  411cc8:	b.eq	411eb4 <__fxstatat@plt+0xe9a4>  // b.none
  411ccc:	ldr	w0, [sp, #76]
  411cd0:	cmp	w0, #0x1
  411cd4:	b.eq	411e2c <__fxstatat@plt+0xe91c>  // b.none
  411cd8:	b	411ebc <__fxstatat@plt+0xe9ac>
  411cdc:	mov	w0, #0x5                   	// #5
  411ce0:	str	w0, [sp, #76]
  411ce4:	mov	w0, #0x1                   	// #1
  411ce8:	strb	w0, [sp, #198]
  411cec:	ldrb	w0, [sp, #198]
  411cf0:	eor	w0, w0, #0x1
  411cf4:	and	w0, w0, #0xff
  411cf8:	cmp	w0, #0x0
  411cfc:	b.eq	411d30 <__fxstatat@plt+0xe820>  // b.none
  411d00:	ldr	x1, [sp, #224]
  411d04:	ldr	x0, [sp, #96]
  411d08:	cmp	x1, x0
  411d0c:	b.cs	411d24 <__fxstatat@plt+0xe814>  // b.hs, b.nlast
  411d10:	ldr	x1, [sp, #104]
  411d14:	ldr	x0, [sp, #224]
  411d18:	add	x0, x1, x0
  411d1c:	mov	w1, #0x22                  	// #34
  411d20:	strb	w1, [x0]
  411d24:	ldr	x0, [sp, #224]
  411d28:	add	x0, x0, #0x1
  411d2c:	str	x0, [sp, #224]
  411d30:	mov	w0, #0x1                   	// #1
  411d34:	strb	w0, [sp, #199]
  411d38:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411d3c:	add	x0, x0, #0x6f0
  411d40:	str	x0, [sp, #208]
  411d44:	mov	x0, #0x1                   	// #1
  411d48:	str	x0, [sp, #200]
  411d4c:	b	411ec0 <__fxstatat@plt+0xe9b0>
  411d50:	mov	w0, #0x1                   	// #1
  411d54:	strb	w0, [sp, #199]
  411d58:	strb	wzr, [sp, #198]
  411d5c:	b	411ec0 <__fxstatat@plt+0xe9b0>
  411d60:	ldr	w0, [sp, #76]
  411d64:	cmp	w0, #0xa
  411d68:	b.eq	411d94 <__fxstatat@plt+0xe884>  // b.none
  411d6c:	ldr	w1, [sp, #76]
  411d70:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411d74:	add	x0, x0, #0x700
  411d78:	bl	411abc <__fxstatat@plt+0xe5ac>
  411d7c:	str	x0, [sp, #56]
  411d80:	ldr	w1, [sp, #76]
  411d84:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411d88:	add	x0, x0, #0x6f8
  411d8c:	bl	411abc <__fxstatat@plt+0xe5ac>
  411d90:	str	x0, [sp, #240]
  411d94:	ldrb	w0, [sp, #198]
  411d98:	eor	w0, w0, #0x1
  411d9c:	and	w0, w0, #0xff
  411da0:	cmp	w0, #0x0
  411da4:	b.eq	411e04 <__fxstatat@plt+0xe8f4>  // b.none
  411da8:	ldr	x0, [sp, #56]
  411dac:	str	x0, [sp, #208]
  411db0:	b	411df4 <__fxstatat@plt+0xe8e4>
  411db4:	ldr	x1, [sp, #224]
  411db8:	ldr	x0, [sp, #96]
  411dbc:	cmp	x1, x0
  411dc0:	b.cs	411ddc <__fxstatat@plt+0xe8cc>  // b.hs, b.nlast
  411dc4:	ldr	x1, [sp, #104]
  411dc8:	ldr	x0, [sp, #224]
  411dcc:	add	x0, x1, x0
  411dd0:	ldr	x1, [sp, #208]
  411dd4:	ldrb	w1, [x1]
  411dd8:	strb	w1, [x0]
  411ddc:	ldr	x0, [sp, #224]
  411de0:	add	x0, x0, #0x1
  411de4:	str	x0, [sp, #224]
  411de8:	ldr	x0, [sp, #208]
  411dec:	add	x0, x0, #0x1
  411df0:	str	x0, [sp, #208]
  411df4:	ldr	x0, [sp, #208]
  411df8:	ldrb	w0, [x0]
  411dfc:	cmp	w0, #0x0
  411e00:	b.ne	411db4 <__fxstatat@plt+0xe8a4>  // b.any
  411e04:	mov	w0, #0x1                   	// #1
  411e08:	strb	w0, [sp, #199]
  411e0c:	ldr	x0, [sp, #240]
  411e10:	str	x0, [sp, #208]
  411e14:	ldr	x0, [sp, #208]
  411e18:	bl	402c70 <strlen@plt>
  411e1c:	str	x0, [sp, #200]
  411e20:	b	411ec0 <__fxstatat@plt+0xe9b0>
  411e24:	mov	w0, #0x1                   	// #1
  411e28:	strb	w0, [sp, #199]
  411e2c:	mov	w0, #0x1                   	// #1
  411e30:	strb	w0, [sp, #198]
  411e34:	ldrb	w0, [sp, #198]
  411e38:	eor	w0, w0, #0x1
  411e3c:	and	w0, w0, #0xff
  411e40:	cmp	w0, #0x0
  411e44:	b.eq	411e50 <__fxstatat@plt+0xe940>  // b.none
  411e48:	mov	w0, #0x1                   	// #1
  411e4c:	strb	w0, [sp, #199]
  411e50:	mov	w0, #0x2                   	// #2
  411e54:	str	w0, [sp, #76]
  411e58:	ldrb	w0, [sp, #198]
  411e5c:	eor	w0, w0, #0x1
  411e60:	and	w0, w0, #0xff
  411e64:	cmp	w0, #0x0
  411e68:	b.eq	411e9c <__fxstatat@plt+0xe98c>  // b.none
  411e6c:	ldr	x1, [sp, #224]
  411e70:	ldr	x0, [sp, #96]
  411e74:	cmp	x1, x0
  411e78:	b.cs	411e90 <__fxstatat@plt+0xe980>  // b.hs, b.nlast
  411e7c:	ldr	x1, [sp, #104]
  411e80:	ldr	x0, [sp, #224]
  411e84:	add	x0, x1, x0
  411e88:	mov	w1, #0x27                  	// #39
  411e8c:	strb	w1, [x0]
  411e90:	ldr	x0, [sp, #224]
  411e94:	add	x0, x0, #0x1
  411e98:	str	x0, [sp, #224]
  411e9c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  411ea0:	add	x0, x0, #0x6f8
  411ea4:	str	x0, [sp, #208]
  411ea8:	mov	x0, #0x1                   	// #1
  411eac:	str	x0, [sp, #200]
  411eb0:	b	411ec0 <__fxstatat@plt+0xe9b0>
  411eb4:	strb	wzr, [sp, #198]
  411eb8:	b	411ec0 <__fxstatat@plt+0xe9b0>
  411ebc:	bl	403090 <abort@plt>
  411ec0:	str	xzr, [sp, #232]
  411ec4:	b	412d7c <__fxstatat@plt+0xf86c>
  411ec8:	strb	wzr, [sp, #192]
  411ecc:	strb	wzr, [sp, #191]
  411ed0:	strb	wzr, [sp, #190]
  411ed4:	ldrb	w0, [sp, #199]
  411ed8:	cmp	w0, #0x0
  411edc:	b.eq	411f70 <__fxstatat@plt+0xea60>  // b.none
  411ee0:	ldr	w0, [sp, #76]
  411ee4:	cmp	w0, #0x2
  411ee8:	b.eq	411f70 <__fxstatat@plt+0xea60>  // b.none
  411eec:	ldr	x0, [sp, #200]
  411ef0:	cmp	x0, #0x0
  411ef4:	b.eq	411f70 <__fxstatat@plt+0xea60>  // b.none
  411ef8:	ldr	x1, [sp, #232]
  411efc:	ldr	x0, [sp, #200]
  411f00:	add	x19, x1, x0
  411f04:	ldr	x0, [sp, #80]
  411f08:	cmn	x0, #0x1
  411f0c:	b.ne	411f30 <__fxstatat@plt+0xea20>  // b.any
  411f10:	ldr	x0, [sp, #200]
  411f14:	cmp	x0, #0x1
  411f18:	b.ls	411f30 <__fxstatat@plt+0xea20>  // b.plast
  411f1c:	ldr	x0, [sp, #88]
  411f20:	bl	402c70 <strlen@plt>
  411f24:	str	x0, [sp, #80]
  411f28:	ldr	x0, [sp, #80]
  411f2c:	b	411f34 <__fxstatat@plt+0xea24>
  411f30:	ldr	x0, [sp, #80]
  411f34:	cmp	x0, x19
  411f38:	b.cc	411f70 <__fxstatat@plt+0xea60>  // b.lo, b.ul, b.last
  411f3c:	ldr	x1, [sp, #88]
  411f40:	ldr	x0, [sp, #232]
  411f44:	add	x0, x1, x0
  411f48:	ldr	x2, [sp, #200]
  411f4c:	ldr	x1, [sp, #208]
  411f50:	bl	4030f0 <memcmp@plt>
  411f54:	cmp	w0, #0x0
  411f58:	b.ne	411f70 <__fxstatat@plt+0xea60>  // b.any
  411f5c:	ldrb	w0, [sp, #198]
  411f60:	cmp	w0, #0x0
  411f64:	b.ne	412f14 <__fxstatat@plt+0xfa04>  // b.any
  411f68:	mov	w0, #0x1                   	// #1
  411f6c:	strb	w0, [sp, #192]
  411f70:	ldr	x1, [sp, #88]
  411f74:	ldr	x0, [sp, #232]
  411f78:	add	x0, x1, x0
  411f7c:	ldrb	w0, [x0]
  411f80:	strb	w0, [sp, #194]
  411f84:	ldrb	w0, [sp, #194]
  411f88:	cmp	w0, #0x7e
  411f8c:	b.hi	412584 <__fxstatat@plt+0xf074>  // b.pmore
  411f90:	adrp	x1, 41e000 <__fxstatat@plt+0x1aaf0>
  411f94:	add	x1, x1, #0x704
  411f98:	ldr	w0, [x1, w0, uxtw #2]
  411f9c:	adr	x1, 411fa8 <__fxstatat@plt+0xea98>
  411fa0:	add	x0, x1, w0, sxtw #2
  411fa4:	br	x0
  411fa8:	ldrb	w0, [sp, #199]
  411fac:	cmp	w0, #0x0
  411fb0:	b.eq	412174 <__fxstatat@plt+0xec64>  // b.none
  411fb4:	ldrb	w0, [sp, #198]
  411fb8:	cmp	w0, #0x0
  411fbc:	b.ne	412f1c <__fxstatat@plt+0xfa0c>  // b.any
  411fc0:	mov	w0, #0x1                   	// #1
  411fc4:	strb	w0, [sp, #191]
  411fc8:	ldr	w0, [sp, #76]
  411fcc:	cmp	w0, #0x2
  411fd0:	b.ne	412080 <__fxstatat@plt+0xeb70>  // b.any
  411fd4:	ldrb	w0, [sp, #197]
  411fd8:	eor	w0, w0, #0x1
  411fdc:	and	w0, w0, #0xff
  411fe0:	cmp	w0, #0x0
  411fe4:	b.eq	412080 <__fxstatat@plt+0xeb70>  // b.none
  411fe8:	ldr	x1, [sp, #224]
  411fec:	ldr	x0, [sp, #96]
  411ff0:	cmp	x1, x0
  411ff4:	b.cs	41200c <__fxstatat@plt+0xeafc>  // b.hs, b.nlast
  411ff8:	ldr	x1, [sp, #104]
  411ffc:	ldr	x0, [sp, #224]
  412000:	add	x0, x1, x0
  412004:	mov	w1, #0x27                  	// #39
  412008:	strb	w1, [x0]
  41200c:	ldr	x0, [sp, #224]
  412010:	add	x0, x0, #0x1
  412014:	str	x0, [sp, #224]
  412018:	ldr	x1, [sp, #224]
  41201c:	ldr	x0, [sp, #96]
  412020:	cmp	x1, x0
  412024:	b.cs	41203c <__fxstatat@plt+0xeb2c>  // b.hs, b.nlast
  412028:	ldr	x1, [sp, #104]
  41202c:	ldr	x0, [sp, #224]
  412030:	add	x0, x1, x0
  412034:	mov	w1, #0x24                  	// #36
  412038:	strb	w1, [x0]
  41203c:	ldr	x0, [sp, #224]
  412040:	add	x0, x0, #0x1
  412044:	str	x0, [sp, #224]
  412048:	ldr	x1, [sp, #224]
  41204c:	ldr	x0, [sp, #96]
  412050:	cmp	x1, x0
  412054:	b.cs	41206c <__fxstatat@plt+0xeb5c>  // b.hs, b.nlast
  412058:	ldr	x1, [sp, #104]
  41205c:	ldr	x0, [sp, #224]
  412060:	add	x0, x1, x0
  412064:	mov	w1, #0x27                  	// #39
  412068:	strb	w1, [x0]
  41206c:	ldr	x0, [sp, #224]
  412070:	add	x0, x0, #0x1
  412074:	str	x0, [sp, #224]
  412078:	mov	w0, #0x1                   	// #1
  41207c:	strb	w0, [sp, #197]
  412080:	ldr	x1, [sp, #224]
  412084:	ldr	x0, [sp, #96]
  412088:	cmp	x1, x0
  41208c:	b.cs	4120a4 <__fxstatat@plt+0xeb94>  // b.hs, b.nlast
  412090:	ldr	x1, [sp, #104]
  412094:	ldr	x0, [sp, #224]
  412098:	add	x0, x1, x0
  41209c:	mov	w1, #0x5c                  	// #92
  4120a0:	strb	w1, [x0]
  4120a4:	ldr	x0, [sp, #224]
  4120a8:	add	x0, x0, #0x1
  4120ac:	str	x0, [sp, #224]
  4120b0:	ldr	w0, [sp, #76]
  4120b4:	cmp	w0, #0x2
  4120b8:	b.eq	412168 <__fxstatat@plt+0xec58>  // b.none
  4120bc:	ldr	x0, [sp, #232]
  4120c0:	add	x0, x0, #0x1
  4120c4:	ldr	x1, [sp, #80]
  4120c8:	cmp	x1, x0
  4120cc:	b.ls	412168 <__fxstatat@plt+0xec58>  // b.plast
  4120d0:	ldr	x0, [sp, #232]
  4120d4:	add	x0, x0, #0x1
  4120d8:	ldr	x1, [sp, #88]
  4120dc:	add	x0, x1, x0
  4120e0:	ldrb	w0, [x0]
  4120e4:	cmp	w0, #0x2f
  4120e8:	b.ls	412168 <__fxstatat@plt+0xec58>  // b.plast
  4120ec:	ldr	x0, [sp, #232]
  4120f0:	add	x0, x0, #0x1
  4120f4:	ldr	x1, [sp, #88]
  4120f8:	add	x0, x1, x0
  4120fc:	ldrb	w0, [x0]
  412100:	cmp	w0, #0x39
  412104:	b.hi	412168 <__fxstatat@plt+0xec58>  // b.pmore
  412108:	ldr	x1, [sp, #224]
  41210c:	ldr	x0, [sp, #96]
  412110:	cmp	x1, x0
  412114:	b.cs	41212c <__fxstatat@plt+0xec1c>  // b.hs, b.nlast
  412118:	ldr	x1, [sp, #104]
  41211c:	ldr	x0, [sp, #224]
  412120:	add	x0, x1, x0
  412124:	mov	w1, #0x30                  	// #48
  412128:	strb	w1, [x0]
  41212c:	ldr	x0, [sp, #224]
  412130:	add	x0, x0, #0x1
  412134:	str	x0, [sp, #224]
  412138:	ldr	x1, [sp, #224]
  41213c:	ldr	x0, [sp, #96]
  412140:	cmp	x1, x0
  412144:	b.cs	41215c <__fxstatat@plt+0xec4c>  // b.hs, b.nlast
  412148:	ldr	x1, [sp, #104]
  41214c:	ldr	x0, [sp, #224]
  412150:	add	x0, x1, x0
  412154:	mov	w1, #0x30                  	// #48
  412158:	strb	w1, [x0]
  41215c:	ldr	x0, [sp, #224]
  412160:	add	x0, x0, #0x1
  412164:	str	x0, [sp, #224]
  412168:	mov	w0, #0x30                  	// #48
  41216c:	strb	w0, [sp, #194]
  412170:	b	412ad4 <__fxstatat@plt+0xf5c4>
  412174:	ldr	w0, [sp, #72]
  412178:	and	w0, w0, #0x1
  41217c:	cmp	w0, #0x0
  412180:	b.eq	412ad4 <__fxstatat@plt+0xf5c4>  // b.none
  412184:	b	412d70 <__fxstatat@plt+0xf860>
  412188:	ldr	w0, [sp, #76]
  41218c:	cmp	w0, #0x2
  412190:	b.eq	4121a4 <__fxstatat@plt+0xec94>  // b.none
  412194:	ldr	w0, [sp, #76]
  412198:	cmp	w0, #0x5
  41219c:	b.eq	4121b4 <__fxstatat@plt+0xeca4>  // b.none
  4121a0:	b	41234c <__fxstatat@plt+0xee3c>
  4121a4:	ldrb	w0, [sp, #198]
  4121a8:	cmp	w0, #0x0
  4121ac:	b.eq	412340 <__fxstatat@plt+0xee30>  // b.none
  4121b0:	b	412f50 <__fxstatat@plt+0xfa40>
  4121b4:	ldr	w0, [sp, #72]
  4121b8:	and	w0, w0, #0x4
  4121bc:	cmp	w0, #0x0
  4121c0:	b.eq	412348 <__fxstatat@plt+0xee38>  // b.none
  4121c4:	ldr	x0, [sp, #232]
  4121c8:	add	x0, x0, #0x2
  4121cc:	ldr	x1, [sp, #80]
  4121d0:	cmp	x1, x0
  4121d4:	b.ls	412348 <__fxstatat@plt+0xee38>  // b.plast
  4121d8:	ldr	x0, [sp, #232]
  4121dc:	add	x0, x0, #0x1
  4121e0:	ldr	x1, [sp, #88]
  4121e4:	add	x0, x1, x0
  4121e8:	ldrb	w0, [x0]
  4121ec:	cmp	w0, #0x3f
  4121f0:	b.ne	412348 <__fxstatat@plt+0xee38>  // b.any
  4121f4:	ldr	x0, [sp, #232]
  4121f8:	add	x0, x0, #0x2
  4121fc:	ldr	x1, [sp, #88]
  412200:	add	x0, x1, x0
  412204:	ldrb	w0, [x0]
  412208:	cmp	w0, #0x3e
  41220c:	cset	w1, hi  // hi = pmore
  412210:	and	w1, w1, #0xff
  412214:	cmp	w1, #0x0
  412218:	b.ne	412338 <__fxstatat@plt+0xee28>  // b.any
  41221c:	mov	x1, #0x1                   	// #1
  412220:	lsl	x1, x1, x0
  412224:	mov	x0, #0xa38200000000        	// #179778741075968
  412228:	movk	x0, #0x7000, lsl #48
  41222c:	and	x0, x1, x0
  412230:	cmp	x0, #0x0
  412234:	cset	w0, ne  // ne = any
  412238:	and	w0, w0, #0xff
  41223c:	cmp	w0, #0x0
  412240:	b.eq	412338 <__fxstatat@plt+0xee28>  // b.none
  412244:	ldrb	w0, [sp, #198]
  412248:	cmp	w0, #0x0
  41224c:	b.ne	412f24 <__fxstatat@plt+0xfa14>  // b.any
  412250:	ldr	x0, [sp, #232]
  412254:	add	x0, x0, #0x2
  412258:	ldr	x1, [sp, #88]
  41225c:	add	x0, x1, x0
  412260:	ldrb	w0, [x0]
  412264:	strb	w0, [sp, #194]
  412268:	ldr	x0, [sp, #232]
  41226c:	add	x0, x0, #0x2
  412270:	str	x0, [sp, #232]
  412274:	ldr	x1, [sp, #224]
  412278:	ldr	x0, [sp, #96]
  41227c:	cmp	x1, x0
  412280:	b.cs	412298 <__fxstatat@plt+0xed88>  // b.hs, b.nlast
  412284:	ldr	x1, [sp, #104]
  412288:	ldr	x0, [sp, #224]
  41228c:	add	x0, x1, x0
  412290:	mov	w1, #0x3f                  	// #63
  412294:	strb	w1, [x0]
  412298:	ldr	x0, [sp, #224]
  41229c:	add	x0, x0, #0x1
  4122a0:	str	x0, [sp, #224]
  4122a4:	ldr	x1, [sp, #224]
  4122a8:	ldr	x0, [sp, #96]
  4122ac:	cmp	x1, x0
  4122b0:	b.cs	4122c8 <__fxstatat@plt+0xedb8>  // b.hs, b.nlast
  4122b4:	ldr	x1, [sp, #104]
  4122b8:	ldr	x0, [sp, #224]
  4122bc:	add	x0, x1, x0
  4122c0:	mov	w1, #0x22                  	// #34
  4122c4:	strb	w1, [x0]
  4122c8:	ldr	x0, [sp, #224]
  4122cc:	add	x0, x0, #0x1
  4122d0:	str	x0, [sp, #224]
  4122d4:	ldr	x1, [sp, #224]
  4122d8:	ldr	x0, [sp, #96]
  4122dc:	cmp	x1, x0
  4122e0:	b.cs	4122f8 <__fxstatat@plt+0xede8>  // b.hs, b.nlast
  4122e4:	ldr	x1, [sp, #104]
  4122e8:	ldr	x0, [sp, #224]
  4122ec:	add	x0, x1, x0
  4122f0:	mov	w1, #0x22                  	// #34
  4122f4:	strb	w1, [x0]
  4122f8:	ldr	x0, [sp, #224]
  4122fc:	add	x0, x0, #0x1
  412300:	str	x0, [sp, #224]
  412304:	ldr	x1, [sp, #224]
  412308:	ldr	x0, [sp, #96]
  41230c:	cmp	x1, x0
  412310:	b.cs	412328 <__fxstatat@plt+0xee18>  // b.hs, b.nlast
  412314:	ldr	x1, [sp, #104]
  412318:	ldr	x0, [sp, #224]
  41231c:	add	x0, x1, x0
  412320:	mov	w1, #0x3f                  	// #63
  412324:	strb	w1, [x0]
  412328:	ldr	x0, [sp, #224]
  41232c:	add	x0, x0, #0x1
  412330:	str	x0, [sp, #224]
  412334:	b	41233c <__fxstatat@plt+0xee2c>
  412338:	nop
  41233c:	b	412348 <__fxstatat@plt+0xee38>
  412340:	nop
  412344:	b	412b00 <__fxstatat@plt+0xf5f0>
  412348:	nop
  41234c:	b	412b00 <__fxstatat@plt+0xf5f0>
  412350:	mov	w0, #0x61                  	// #97
  412354:	strb	w0, [sp, #193]
  412358:	b	41240c <__fxstatat@plt+0xeefc>
  41235c:	mov	w0, #0x62                  	// #98
  412360:	strb	w0, [sp, #193]
  412364:	b	41240c <__fxstatat@plt+0xeefc>
  412368:	mov	w0, #0x66                  	// #102
  41236c:	strb	w0, [sp, #193]
  412370:	b	41240c <__fxstatat@plt+0xeefc>
  412374:	mov	w0, #0x6e                  	// #110
  412378:	strb	w0, [sp, #193]
  41237c:	b	4123f0 <__fxstatat@plt+0xeee0>
  412380:	mov	w0, #0x72                  	// #114
  412384:	strb	w0, [sp, #193]
  412388:	b	4123f0 <__fxstatat@plt+0xeee0>
  41238c:	mov	w0, #0x74                  	// #116
  412390:	strb	w0, [sp, #193]
  412394:	b	4123f0 <__fxstatat@plt+0xeee0>
  412398:	mov	w0, #0x76                  	// #118
  41239c:	strb	w0, [sp, #193]
  4123a0:	b	41240c <__fxstatat@plt+0xeefc>
  4123a4:	ldrb	w0, [sp, #194]
  4123a8:	strb	w0, [sp, #193]
  4123ac:	ldr	w0, [sp, #76]
  4123b0:	cmp	w0, #0x2
  4123b4:	b.ne	4123c8 <__fxstatat@plt+0xeeb8>  // b.any
  4123b8:	ldrb	w0, [sp, #198]
  4123bc:	cmp	w0, #0x0
  4123c0:	b.eq	412c90 <__fxstatat@plt+0xf780>  // b.none
  4123c4:	b	412f50 <__fxstatat@plt+0xfa40>
  4123c8:	ldrb	w0, [sp, #199]
  4123cc:	cmp	w0, #0x0
  4123d0:	b.eq	4123ec <__fxstatat@plt+0xeedc>  // b.none
  4123d4:	ldrb	w0, [sp, #198]
  4123d8:	cmp	w0, #0x0
  4123dc:	b.eq	4123ec <__fxstatat@plt+0xeedc>  // b.none
  4123e0:	ldr	x0, [sp, #200]
  4123e4:	cmp	x0, #0x0
  4123e8:	b.ne	412c98 <__fxstatat@plt+0xf788>  // b.any
  4123ec:	nop
  4123f0:	ldr	w0, [sp, #76]
  4123f4:	cmp	w0, #0x2
  4123f8:	b.ne	412408 <__fxstatat@plt+0xeef8>  // b.any
  4123fc:	ldrb	w0, [sp, #198]
  412400:	cmp	w0, #0x0
  412404:	b.ne	412f2c <__fxstatat@plt+0xfa1c>  // b.any
  412408:	nop
  41240c:	ldrb	w0, [sp, #199]
  412410:	cmp	w0, #0x0
  412414:	b.eq	412adc <__fxstatat@plt+0xf5cc>  // b.none
  412418:	ldrb	w0, [sp, #193]
  41241c:	strb	w0, [sp, #194]
  412420:	b	412b90 <__fxstatat@plt+0xf680>
  412424:	ldr	x0, [sp, #80]
  412428:	cmn	x0, #0x1
  41242c:	b.ne	41244c <__fxstatat@plt+0xef3c>  // b.any
  412430:	ldr	x0, [sp, #88]
  412434:	add	x0, x0, #0x1
  412438:	ldrb	w0, [x0]
  41243c:	cmp	w0, #0x0
  412440:	cset	w0, ne  // ne = any
  412444:	and	w0, w0, #0xff
  412448:	b	41245c <__fxstatat@plt+0xef4c>
  41244c:	ldr	x0, [sp, #80]
  412450:	cmp	x0, #0x1
  412454:	cset	w0, ne  // ne = any
  412458:	and	w0, w0, #0xff
  41245c:	cmp	w0, #0x0
  412460:	b.ne	412ae4 <__fxstatat@plt+0xf5d4>  // b.any
  412464:	ldr	x0, [sp, #232]
  412468:	cmp	x0, #0x0
  41246c:	b.ne	412aec <__fxstatat@plt+0xf5dc>  // b.any
  412470:	mov	w0, #0x1                   	// #1
  412474:	strb	w0, [sp, #190]
  412478:	ldr	w0, [sp, #76]
  41247c:	cmp	w0, #0x2
  412480:	b.ne	412af4 <__fxstatat@plt+0xf5e4>  // b.any
  412484:	ldrb	w0, [sp, #198]
  412488:	cmp	w0, #0x0
  41248c:	b.eq	412af4 <__fxstatat@plt+0xf5e4>  // b.none
  412490:	b	412f50 <__fxstatat@plt+0xfa40>
  412494:	mov	w0, #0x1                   	// #1
  412498:	strb	w0, [sp, #196]
  41249c:	mov	w0, #0x1                   	// #1
  4124a0:	strb	w0, [sp, #190]
  4124a4:	ldr	w0, [sp, #76]
  4124a8:	cmp	w0, #0x2
  4124ac:	b.ne	412afc <__fxstatat@plt+0xf5ec>  // b.any
  4124b0:	ldrb	w0, [sp, #198]
  4124b4:	cmp	w0, #0x0
  4124b8:	b.ne	412f34 <__fxstatat@plt+0xfa24>  // b.any
  4124bc:	ldr	x0, [sp, #96]
  4124c0:	cmp	x0, #0x0
  4124c4:	b.eq	4124e0 <__fxstatat@plt+0xefd0>  // b.none
  4124c8:	ldr	x0, [sp, #216]
  4124cc:	cmp	x0, #0x0
  4124d0:	b.ne	4124e0 <__fxstatat@plt+0xefd0>  // b.any
  4124d4:	ldr	x0, [sp, #96]
  4124d8:	str	x0, [sp, #216]
  4124dc:	str	xzr, [sp, #96]
  4124e0:	ldr	x1, [sp, #224]
  4124e4:	ldr	x0, [sp, #96]
  4124e8:	cmp	x1, x0
  4124ec:	b.cs	412504 <__fxstatat@plt+0xeff4>  // b.hs, b.nlast
  4124f0:	ldr	x1, [sp, #104]
  4124f4:	ldr	x0, [sp, #224]
  4124f8:	add	x0, x1, x0
  4124fc:	mov	w1, #0x27                  	// #39
  412500:	strb	w1, [x0]
  412504:	ldr	x0, [sp, #224]
  412508:	add	x0, x0, #0x1
  41250c:	str	x0, [sp, #224]
  412510:	ldr	x1, [sp, #224]
  412514:	ldr	x0, [sp, #96]
  412518:	cmp	x1, x0
  41251c:	b.cs	412534 <__fxstatat@plt+0xf024>  // b.hs, b.nlast
  412520:	ldr	x1, [sp, #104]
  412524:	ldr	x0, [sp, #224]
  412528:	add	x0, x1, x0
  41252c:	mov	w1, #0x5c                  	// #92
  412530:	strb	w1, [x0]
  412534:	ldr	x0, [sp, #224]
  412538:	add	x0, x0, #0x1
  41253c:	str	x0, [sp, #224]
  412540:	ldr	x1, [sp, #224]
  412544:	ldr	x0, [sp, #96]
  412548:	cmp	x1, x0
  41254c:	b.cs	412564 <__fxstatat@plt+0xf054>  // b.hs, b.nlast
  412550:	ldr	x1, [sp, #104]
  412554:	ldr	x0, [sp, #224]
  412558:	add	x0, x1, x0
  41255c:	mov	w1, #0x27                  	// #39
  412560:	strb	w1, [x0]
  412564:	ldr	x0, [sp, #224]
  412568:	add	x0, x0, #0x1
  41256c:	str	x0, [sp, #224]
  412570:	strb	wzr, [sp, #197]
  412574:	b	412afc <__fxstatat@plt+0xf5ec>
  412578:	mov	w0, #0x1                   	// #1
  41257c:	strb	w0, [sp, #190]
  412580:	b	412b00 <__fxstatat@plt+0xf5f0>
  412584:	ldrb	w0, [sp, #159]
  412588:	cmp	w0, #0x0
  41258c:	b.eq	4125c4 <__fxstatat@plt+0xf0b4>  // b.none
  412590:	mov	x0, #0x1                   	// #1
  412594:	str	x0, [sp, #176]
  412598:	bl	403140 <__ctype_b_loc@plt>
  41259c:	ldr	x1, [x0]
  4125a0:	ldrb	w0, [sp, #194]
  4125a4:	lsl	x0, x0, #1
  4125a8:	add	x0, x1, x0
  4125ac:	ldrh	w0, [x0]
  4125b0:	and	w0, w0, #0x4000
  4125b4:	cmp	w0, #0x0
  4125b8:	cset	w0, ne  // ne = any
  4125bc:	strb	w0, [sp, #175]
  4125c0:	b	4127a0 <__fxstatat@plt+0xf290>
  4125c4:	add	x0, sp, #0x80
  4125c8:	mov	x2, #0x8                   	// #8
  4125cc:	mov	w1, #0x0                   	// #0
  4125d0:	bl	402f60 <memset@plt>
  4125d4:	str	xzr, [sp, #176]
  4125d8:	mov	w0, #0x1                   	// #1
  4125dc:	strb	w0, [sp, #175]
  4125e0:	ldr	x0, [sp, #80]
  4125e4:	cmn	x0, #0x1
  4125e8:	b.ne	4125f8 <__fxstatat@plt+0xf0e8>  // b.any
  4125ec:	ldr	x0, [sp, #88]
  4125f0:	bl	402c70 <strlen@plt>
  4125f4:	str	x0, [sp, #80]
  4125f8:	ldr	x1, [sp, #232]
  4125fc:	ldr	x0, [sp, #176]
  412600:	add	x0, x1, x0
  412604:	ldr	x1, [sp, #88]
  412608:	add	x4, x1, x0
  41260c:	ldr	x1, [sp, #232]
  412610:	ldr	x0, [sp, #176]
  412614:	add	x0, x1, x0
  412618:	ldr	x1, [sp, #80]
  41261c:	sub	x1, x1, x0
  412620:	add	x2, sp, #0x80
  412624:	add	x0, sp, #0x7c
  412628:	mov	x3, x2
  41262c:	mov	x2, x1
  412630:	mov	x1, x4
  412634:	bl	4184e8 <__fxstatat@plt+0x14fd8>
  412638:	str	x0, [sp, #144]
  41263c:	ldr	x0, [sp, #144]
  412640:	cmp	x0, #0x0
  412644:	b.eq	412794 <__fxstatat@plt+0xf284>  // b.none
  412648:	ldr	x0, [sp, #144]
  41264c:	cmn	x0, #0x1
  412650:	b.ne	41265c <__fxstatat@plt+0xf14c>  // b.any
  412654:	strb	wzr, [sp, #175]
  412658:	b	4127a0 <__fxstatat@plt+0xf290>
  41265c:	ldr	x0, [sp, #144]
  412660:	cmn	x0, #0x2
  412664:	b.ne	4126b8 <__fxstatat@plt+0xf1a8>  // b.any
  412668:	strb	wzr, [sp, #175]
  41266c:	b	41267c <__fxstatat@plt+0xf16c>
  412670:	ldr	x0, [sp, #176]
  412674:	add	x0, x0, #0x1
  412678:	str	x0, [sp, #176]
  41267c:	ldr	x1, [sp, #232]
  412680:	ldr	x0, [sp, #176]
  412684:	add	x0, x1, x0
  412688:	ldr	x1, [sp, #80]
  41268c:	cmp	x1, x0
  412690:	b.ls	41279c <__fxstatat@plt+0xf28c>  // b.plast
  412694:	ldr	x1, [sp, #232]
  412698:	ldr	x0, [sp, #176]
  41269c:	add	x0, x1, x0
  4126a0:	ldr	x1, [sp, #88]
  4126a4:	add	x0, x1, x0
  4126a8:	ldrb	w0, [x0]
  4126ac:	cmp	w0, #0x0
  4126b0:	b.ne	412670 <__fxstatat@plt+0xf160>  // b.any
  4126b4:	b	41279c <__fxstatat@plt+0xf28c>
  4126b8:	ldrb	w0, [sp, #198]
  4126bc:	cmp	w0, #0x0
  4126c0:	b.eq	41275c <__fxstatat@plt+0xf24c>  // b.none
  4126c4:	ldr	w0, [sp, #76]
  4126c8:	cmp	w0, #0x2
  4126cc:	b.ne	41275c <__fxstatat@plt+0xf24c>  // b.any
  4126d0:	mov	x0, #0x1                   	// #1
  4126d4:	str	x0, [sp, #160]
  4126d8:	b	41274c <__fxstatat@plt+0xf23c>
  4126dc:	ldr	x1, [sp, #232]
  4126e0:	ldr	x0, [sp, #176]
  4126e4:	add	x1, x1, x0
  4126e8:	ldr	x0, [sp, #160]
  4126ec:	add	x0, x1, x0
  4126f0:	ldr	x1, [sp, #88]
  4126f4:	add	x0, x1, x0
  4126f8:	ldrb	w0, [x0]
  4126fc:	sub	w0, w0, #0x5b
  412700:	cmp	w0, #0x21
  412704:	cset	w1, hi  // hi = pmore
  412708:	and	w1, w1, #0xff
  41270c:	cmp	w1, #0x0
  412710:	b.ne	41273c <__fxstatat@plt+0xf22c>  // b.any
  412714:	mov	x1, #0x1                   	// #1
  412718:	lsl	x1, x1, x0
  41271c:	mov	x0, #0x2b                  	// #43
  412720:	movk	x0, #0x2, lsl #32
  412724:	and	x0, x1, x0
  412728:	cmp	x0, #0x0
  41272c:	cset	w0, ne  // ne = any
  412730:	and	w0, w0, #0xff
  412734:	cmp	w0, #0x0
  412738:	b.ne	412f50 <__fxstatat@plt+0xfa40>  // b.any
  41273c:	nop
  412740:	ldr	x0, [sp, #160]
  412744:	add	x0, x0, #0x1
  412748:	str	x0, [sp, #160]
  41274c:	ldr	x1, [sp, #160]
  412750:	ldr	x0, [sp, #144]
  412754:	cmp	x1, x0
  412758:	b.cc	4126dc <__fxstatat@plt+0xf1cc>  // b.lo, b.ul, b.last
  41275c:	ldr	w0, [sp, #124]
  412760:	bl	4033c0 <iswprint@plt>
  412764:	cmp	w0, #0x0
  412768:	b.ne	412770 <__fxstatat@plt+0xf260>  // b.any
  41276c:	strb	wzr, [sp, #175]
  412770:	ldr	x1, [sp, #176]
  412774:	ldr	x0, [sp, #144]
  412778:	add	x0, x1, x0
  41277c:	str	x0, [sp, #176]
  412780:	add	x0, sp, #0x80
  412784:	bl	4030b0 <mbsinit@plt>
  412788:	cmp	w0, #0x0
  41278c:	b.eq	4125f8 <__fxstatat@plt+0xf0e8>  // b.none
  412790:	b	4127a0 <__fxstatat@plt+0xf290>
  412794:	nop
  412798:	b	4127a0 <__fxstatat@plt+0xf290>
  41279c:	nop
  4127a0:	ldrb	w0, [sp, #175]
  4127a4:	strb	w0, [sp, #190]
  4127a8:	ldr	x0, [sp, #176]
  4127ac:	cmp	x0, #0x1
  4127b0:	b.hi	4127d4 <__fxstatat@plt+0xf2c4>  // b.pmore
  4127b4:	ldrb	w0, [sp, #199]
  4127b8:	cmp	w0, #0x0
  4127bc:	b.eq	412b00 <__fxstatat@plt+0xf5f0>  // b.none
  4127c0:	ldrb	w0, [sp, #175]
  4127c4:	eor	w0, w0, #0x1
  4127c8:	and	w0, w0, #0xff
  4127cc:	cmp	w0, #0x0
  4127d0:	b.eq	412b00 <__fxstatat@plt+0xf5f0>  // b.none
  4127d4:	ldr	x1, [sp, #232]
  4127d8:	ldr	x0, [sp, #176]
  4127dc:	add	x0, x1, x0
  4127e0:	str	x0, [sp, #136]
  4127e4:	ldrb	w0, [sp, #199]
  4127e8:	cmp	w0, #0x0
  4127ec:	b.eq	4129a0 <__fxstatat@plt+0xf490>  // b.none
  4127f0:	ldrb	w0, [sp, #175]
  4127f4:	eor	w0, w0, #0x1
  4127f8:	and	w0, w0, #0xff
  4127fc:	cmp	w0, #0x0
  412800:	b.eq	4129a0 <__fxstatat@plt+0xf490>  // b.none
  412804:	ldrb	w0, [sp, #198]
  412808:	cmp	w0, #0x0
  41280c:	b.ne	412f3c <__fxstatat@plt+0xfa2c>  // b.any
  412810:	mov	w0, #0x1                   	// #1
  412814:	strb	w0, [sp, #191]
  412818:	ldr	w0, [sp, #76]
  41281c:	cmp	w0, #0x2
  412820:	b.ne	4128d0 <__fxstatat@plt+0xf3c0>  // b.any
  412824:	ldrb	w0, [sp, #197]
  412828:	eor	w0, w0, #0x1
  41282c:	and	w0, w0, #0xff
  412830:	cmp	w0, #0x0
  412834:	b.eq	4128d0 <__fxstatat@plt+0xf3c0>  // b.none
  412838:	ldr	x1, [sp, #224]
  41283c:	ldr	x0, [sp, #96]
  412840:	cmp	x1, x0
  412844:	b.cs	41285c <__fxstatat@plt+0xf34c>  // b.hs, b.nlast
  412848:	ldr	x1, [sp, #104]
  41284c:	ldr	x0, [sp, #224]
  412850:	add	x0, x1, x0
  412854:	mov	w1, #0x27                  	// #39
  412858:	strb	w1, [x0]
  41285c:	ldr	x0, [sp, #224]
  412860:	add	x0, x0, #0x1
  412864:	str	x0, [sp, #224]
  412868:	ldr	x1, [sp, #224]
  41286c:	ldr	x0, [sp, #96]
  412870:	cmp	x1, x0
  412874:	b.cs	41288c <__fxstatat@plt+0xf37c>  // b.hs, b.nlast
  412878:	ldr	x1, [sp, #104]
  41287c:	ldr	x0, [sp, #224]
  412880:	add	x0, x1, x0
  412884:	mov	w1, #0x24                  	// #36
  412888:	strb	w1, [x0]
  41288c:	ldr	x0, [sp, #224]
  412890:	add	x0, x0, #0x1
  412894:	str	x0, [sp, #224]
  412898:	ldr	x1, [sp, #224]
  41289c:	ldr	x0, [sp, #96]
  4128a0:	cmp	x1, x0
  4128a4:	b.cs	4128bc <__fxstatat@plt+0xf3ac>  // b.hs, b.nlast
  4128a8:	ldr	x1, [sp, #104]
  4128ac:	ldr	x0, [sp, #224]
  4128b0:	add	x0, x1, x0
  4128b4:	mov	w1, #0x27                  	// #39
  4128b8:	strb	w1, [x0]
  4128bc:	ldr	x0, [sp, #224]
  4128c0:	add	x0, x0, #0x1
  4128c4:	str	x0, [sp, #224]
  4128c8:	mov	w0, #0x1                   	// #1
  4128cc:	strb	w0, [sp, #197]
  4128d0:	ldr	x1, [sp, #224]
  4128d4:	ldr	x0, [sp, #96]
  4128d8:	cmp	x1, x0
  4128dc:	b.cs	4128f4 <__fxstatat@plt+0xf3e4>  // b.hs, b.nlast
  4128e0:	ldr	x1, [sp, #104]
  4128e4:	ldr	x0, [sp, #224]
  4128e8:	add	x0, x1, x0
  4128ec:	mov	w1, #0x5c                  	// #92
  4128f0:	strb	w1, [x0]
  4128f4:	ldr	x0, [sp, #224]
  4128f8:	add	x0, x0, #0x1
  4128fc:	str	x0, [sp, #224]
  412900:	ldr	x1, [sp, #224]
  412904:	ldr	x0, [sp, #96]
  412908:	cmp	x1, x0
  41290c:	b.cs	412934 <__fxstatat@plt+0xf424>  // b.hs, b.nlast
  412910:	ldrb	w0, [sp, #194]
  412914:	lsr	w0, w0, #6
  412918:	and	w1, w0, #0xff
  41291c:	ldr	x2, [sp, #104]
  412920:	ldr	x0, [sp, #224]
  412924:	add	x0, x2, x0
  412928:	add	w1, w1, #0x30
  41292c:	and	w1, w1, #0xff
  412930:	strb	w1, [x0]
  412934:	ldr	x0, [sp, #224]
  412938:	add	x0, x0, #0x1
  41293c:	str	x0, [sp, #224]
  412940:	ldr	x1, [sp, #224]
  412944:	ldr	x0, [sp, #96]
  412948:	cmp	x1, x0
  41294c:	b.cs	41297c <__fxstatat@plt+0xf46c>  // b.hs, b.nlast
  412950:	ldrb	w0, [sp, #194]
  412954:	lsr	w0, w0, #3
  412958:	and	w0, w0, #0xff
  41295c:	and	w0, w0, #0x7
  412960:	and	w1, w0, #0xff
  412964:	ldr	x2, [sp, #104]
  412968:	ldr	x0, [sp, #224]
  41296c:	add	x0, x2, x0
  412970:	add	w1, w1, #0x30
  412974:	and	w1, w1, #0xff
  412978:	strb	w1, [x0]
  41297c:	ldr	x0, [sp, #224]
  412980:	add	x0, x0, #0x1
  412984:	str	x0, [sp, #224]
  412988:	ldrb	w0, [sp, #194]
  41298c:	and	w0, w0, #0x7
  412990:	and	w0, w0, #0xff
  412994:	add	w0, w0, #0x30
  412998:	strb	w0, [sp, #194]
  41299c:	b	4129e0 <__fxstatat@plt+0xf4d0>
  4129a0:	ldrb	w0, [sp, #192]
  4129a4:	cmp	w0, #0x0
  4129a8:	b.eq	4129e0 <__fxstatat@plt+0xf4d0>  // b.none
  4129ac:	ldr	x1, [sp, #224]
  4129b0:	ldr	x0, [sp, #96]
  4129b4:	cmp	x1, x0
  4129b8:	b.cs	4129d0 <__fxstatat@plt+0xf4c0>  // b.hs, b.nlast
  4129bc:	ldr	x1, [sp, #104]
  4129c0:	ldr	x0, [sp, #224]
  4129c4:	add	x0, x1, x0
  4129c8:	mov	w1, #0x5c                  	// #92
  4129cc:	strb	w1, [x0]
  4129d0:	ldr	x0, [sp, #224]
  4129d4:	add	x0, x0, #0x1
  4129d8:	str	x0, [sp, #224]
  4129dc:	strb	wzr, [sp, #192]
  4129e0:	ldr	x0, [sp, #232]
  4129e4:	add	x0, x0, #0x1
  4129e8:	ldr	x1, [sp, #136]
  4129ec:	cmp	x1, x0
  4129f0:	b.ls	412acc <__fxstatat@plt+0xf5bc>  // b.plast
  4129f4:	ldrb	w0, [sp, #197]
  4129f8:	cmp	w0, #0x0
  4129fc:	b.eq	412a78 <__fxstatat@plt+0xf568>  // b.none
  412a00:	ldrb	w0, [sp, #191]
  412a04:	eor	w0, w0, #0x1
  412a08:	and	w0, w0, #0xff
  412a0c:	cmp	w0, #0x0
  412a10:	b.eq	412a78 <__fxstatat@plt+0xf568>  // b.none
  412a14:	ldr	x1, [sp, #224]
  412a18:	ldr	x0, [sp, #96]
  412a1c:	cmp	x1, x0
  412a20:	b.cs	412a38 <__fxstatat@plt+0xf528>  // b.hs, b.nlast
  412a24:	ldr	x1, [sp, #104]
  412a28:	ldr	x0, [sp, #224]
  412a2c:	add	x0, x1, x0
  412a30:	mov	w1, #0x27                  	// #39
  412a34:	strb	w1, [x0]
  412a38:	ldr	x0, [sp, #224]
  412a3c:	add	x0, x0, #0x1
  412a40:	str	x0, [sp, #224]
  412a44:	ldr	x1, [sp, #224]
  412a48:	ldr	x0, [sp, #96]
  412a4c:	cmp	x1, x0
  412a50:	b.cs	412a68 <__fxstatat@plt+0xf558>  // b.hs, b.nlast
  412a54:	ldr	x1, [sp, #104]
  412a58:	ldr	x0, [sp, #224]
  412a5c:	add	x0, x1, x0
  412a60:	mov	w1, #0x27                  	// #39
  412a64:	strb	w1, [x0]
  412a68:	ldr	x0, [sp, #224]
  412a6c:	add	x0, x0, #0x1
  412a70:	str	x0, [sp, #224]
  412a74:	strb	wzr, [sp, #197]
  412a78:	ldr	x1, [sp, #224]
  412a7c:	ldr	x0, [sp, #96]
  412a80:	cmp	x1, x0
  412a84:	b.cs	412a9c <__fxstatat@plt+0xf58c>  // b.hs, b.nlast
  412a88:	ldr	x1, [sp, #104]
  412a8c:	ldr	x0, [sp, #224]
  412a90:	add	x0, x1, x0
  412a94:	ldrb	w1, [sp, #194]
  412a98:	strb	w1, [x0]
  412a9c:	ldr	x0, [sp, #224]
  412aa0:	add	x0, x0, #0x1
  412aa4:	str	x0, [sp, #224]
  412aa8:	ldr	x0, [sp, #232]
  412aac:	add	x0, x0, #0x1
  412ab0:	str	x0, [sp, #232]
  412ab4:	ldr	x1, [sp, #88]
  412ab8:	ldr	x0, [sp, #232]
  412abc:	add	x0, x1, x0
  412ac0:	ldrb	w0, [x0]
  412ac4:	strb	w0, [sp, #194]
  412ac8:	b	4127e4 <__fxstatat@plt+0xf2d4>
  412acc:	nop
  412ad0:	b	412ca4 <__fxstatat@plt+0xf794>
  412ad4:	nop
  412ad8:	b	412b00 <__fxstatat@plt+0xf5f0>
  412adc:	nop
  412ae0:	b	412b00 <__fxstatat@plt+0xf5f0>
  412ae4:	nop
  412ae8:	b	412b00 <__fxstatat@plt+0xf5f0>
  412aec:	nop
  412af0:	b	412b00 <__fxstatat@plt+0xf5f0>
  412af4:	nop
  412af8:	b	412b00 <__fxstatat@plt+0xf5f0>
  412afc:	nop
  412b00:	ldrb	w0, [sp, #199]
  412b04:	eor	w0, w0, #0x1
  412b08:	and	w0, w0, #0xff
  412b0c:	cmp	w0, #0x0
  412b10:	b.ne	412b20 <__fxstatat@plt+0xf610>  // b.any
  412b14:	ldr	w0, [sp, #76]
  412b18:	cmp	w0, #0x2
  412b1c:	b.ne	412b34 <__fxstatat@plt+0xf624>  // b.any
  412b20:	ldrb	w0, [sp, #198]
  412b24:	eor	w0, w0, #0x1
  412b28:	and	w0, w0, #0xff
  412b2c:	cmp	w0, #0x0
  412b30:	b.ne	412b78 <__fxstatat@plt+0xf668>  // b.any
  412b34:	ldr	x0, [sp, #64]
  412b38:	cmp	x0, #0x0
  412b3c:	b.eq	412b78 <__fxstatat@plt+0xf668>  // b.none
  412b40:	ldrb	w0, [sp, #194]
  412b44:	lsr	w0, w0, #5
  412b48:	and	w0, w0, #0xff
  412b4c:	and	x0, x0, #0xff
  412b50:	lsl	x0, x0, #2
  412b54:	ldr	x1, [sp, #64]
  412b58:	add	x0, x1, x0
  412b5c:	ldr	w1, [x0]
  412b60:	ldrb	w0, [sp, #194]
  412b64:	and	w0, w0, #0x1f
  412b68:	lsr	w0, w1, w0
  412b6c:	and	w0, w0, #0x1
  412b70:	cmp	w0, #0x0
  412b74:	b.ne	412b8c <__fxstatat@plt+0xf67c>  // b.any
  412b78:	ldrb	w0, [sp, #192]
  412b7c:	eor	w0, w0, #0x1
  412b80:	and	w0, w0, #0xff
  412b84:	cmp	w0, #0x0
  412b88:	b.ne	412ca0 <__fxstatat@plt+0xf790>  // b.any
  412b8c:	nop
  412b90:	ldrb	w0, [sp, #198]
  412b94:	cmp	w0, #0x0
  412b98:	b.ne	412f44 <__fxstatat@plt+0xfa34>  // b.any
  412b9c:	mov	w0, #0x1                   	// #1
  412ba0:	strb	w0, [sp, #191]
  412ba4:	ldr	w0, [sp, #76]
  412ba8:	cmp	w0, #0x2
  412bac:	b.ne	412c5c <__fxstatat@plt+0xf74c>  // b.any
  412bb0:	ldrb	w0, [sp, #197]
  412bb4:	eor	w0, w0, #0x1
  412bb8:	and	w0, w0, #0xff
  412bbc:	cmp	w0, #0x0
  412bc0:	b.eq	412c5c <__fxstatat@plt+0xf74c>  // b.none
  412bc4:	ldr	x1, [sp, #224]
  412bc8:	ldr	x0, [sp, #96]
  412bcc:	cmp	x1, x0
  412bd0:	b.cs	412be8 <__fxstatat@plt+0xf6d8>  // b.hs, b.nlast
  412bd4:	ldr	x1, [sp, #104]
  412bd8:	ldr	x0, [sp, #224]
  412bdc:	add	x0, x1, x0
  412be0:	mov	w1, #0x27                  	// #39
  412be4:	strb	w1, [x0]
  412be8:	ldr	x0, [sp, #224]
  412bec:	add	x0, x0, #0x1
  412bf0:	str	x0, [sp, #224]
  412bf4:	ldr	x1, [sp, #224]
  412bf8:	ldr	x0, [sp, #96]
  412bfc:	cmp	x1, x0
  412c00:	b.cs	412c18 <__fxstatat@plt+0xf708>  // b.hs, b.nlast
  412c04:	ldr	x1, [sp, #104]
  412c08:	ldr	x0, [sp, #224]
  412c0c:	add	x0, x1, x0
  412c10:	mov	w1, #0x24                  	// #36
  412c14:	strb	w1, [x0]
  412c18:	ldr	x0, [sp, #224]
  412c1c:	add	x0, x0, #0x1
  412c20:	str	x0, [sp, #224]
  412c24:	ldr	x1, [sp, #224]
  412c28:	ldr	x0, [sp, #96]
  412c2c:	cmp	x1, x0
  412c30:	b.cs	412c48 <__fxstatat@plt+0xf738>  // b.hs, b.nlast
  412c34:	ldr	x1, [sp, #104]
  412c38:	ldr	x0, [sp, #224]
  412c3c:	add	x0, x1, x0
  412c40:	mov	w1, #0x27                  	// #39
  412c44:	strb	w1, [x0]
  412c48:	ldr	x0, [sp, #224]
  412c4c:	add	x0, x0, #0x1
  412c50:	str	x0, [sp, #224]
  412c54:	mov	w0, #0x1                   	// #1
  412c58:	strb	w0, [sp, #197]
  412c5c:	ldr	x1, [sp, #224]
  412c60:	ldr	x0, [sp, #96]
  412c64:	cmp	x1, x0
  412c68:	b.cs	412c80 <__fxstatat@plt+0xf770>  // b.hs, b.nlast
  412c6c:	ldr	x1, [sp, #104]
  412c70:	ldr	x0, [sp, #224]
  412c74:	add	x0, x1, x0
  412c78:	mov	w1, #0x5c                  	// #92
  412c7c:	strb	w1, [x0]
  412c80:	ldr	x0, [sp, #224]
  412c84:	add	x0, x0, #0x1
  412c88:	str	x0, [sp, #224]
  412c8c:	b	412ca4 <__fxstatat@plt+0xf794>
  412c90:	nop
  412c94:	b	412ca4 <__fxstatat@plt+0xf794>
  412c98:	nop
  412c9c:	b	412ca4 <__fxstatat@plt+0xf794>
  412ca0:	nop
  412ca4:	ldrb	w0, [sp, #197]
  412ca8:	cmp	w0, #0x0
  412cac:	b.eq	412d28 <__fxstatat@plt+0xf818>  // b.none
  412cb0:	ldrb	w0, [sp, #191]
  412cb4:	eor	w0, w0, #0x1
  412cb8:	and	w0, w0, #0xff
  412cbc:	cmp	w0, #0x0
  412cc0:	b.eq	412d28 <__fxstatat@plt+0xf818>  // b.none
  412cc4:	ldr	x1, [sp, #224]
  412cc8:	ldr	x0, [sp, #96]
  412ccc:	cmp	x1, x0
  412cd0:	b.cs	412ce8 <__fxstatat@plt+0xf7d8>  // b.hs, b.nlast
  412cd4:	ldr	x1, [sp, #104]
  412cd8:	ldr	x0, [sp, #224]
  412cdc:	add	x0, x1, x0
  412ce0:	mov	w1, #0x27                  	// #39
  412ce4:	strb	w1, [x0]
  412ce8:	ldr	x0, [sp, #224]
  412cec:	add	x0, x0, #0x1
  412cf0:	str	x0, [sp, #224]
  412cf4:	ldr	x1, [sp, #224]
  412cf8:	ldr	x0, [sp, #96]
  412cfc:	cmp	x1, x0
  412d00:	b.cs	412d18 <__fxstatat@plt+0xf808>  // b.hs, b.nlast
  412d04:	ldr	x1, [sp, #104]
  412d08:	ldr	x0, [sp, #224]
  412d0c:	add	x0, x1, x0
  412d10:	mov	w1, #0x27                  	// #39
  412d14:	strb	w1, [x0]
  412d18:	ldr	x0, [sp, #224]
  412d1c:	add	x0, x0, #0x1
  412d20:	str	x0, [sp, #224]
  412d24:	strb	wzr, [sp, #197]
  412d28:	ldr	x1, [sp, #224]
  412d2c:	ldr	x0, [sp, #96]
  412d30:	cmp	x1, x0
  412d34:	b.cs	412d4c <__fxstatat@plt+0xf83c>  // b.hs, b.nlast
  412d38:	ldr	x1, [sp, #104]
  412d3c:	ldr	x0, [sp, #224]
  412d40:	add	x0, x1, x0
  412d44:	ldrb	w1, [sp, #194]
  412d48:	strb	w1, [x0]
  412d4c:	ldr	x0, [sp, #224]
  412d50:	add	x0, x0, #0x1
  412d54:	str	x0, [sp, #224]
  412d58:	ldrb	w0, [sp, #190]
  412d5c:	eor	w0, w0, #0x1
  412d60:	and	w0, w0, #0xff
  412d64:	cmp	w0, #0x0
  412d68:	b.eq	412d70 <__fxstatat@plt+0xf860>  // b.none
  412d6c:	strb	wzr, [sp, #195]
  412d70:	ldr	x0, [sp, #232]
  412d74:	add	x0, x0, #0x1
  412d78:	str	x0, [sp, #232]
  412d7c:	ldr	x0, [sp, #80]
  412d80:	cmn	x0, #0x1
  412d84:	b.ne	412da8 <__fxstatat@plt+0xf898>  // b.any
  412d88:	ldr	x1, [sp, #88]
  412d8c:	ldr	x0, [sp, #232]
  412d90:	add	x0, x1, x0
  412d94:	ldrb	w0, [x0]
  412d98:	cmp	w0, #0x0
  412d9c:	cset	w0, ne  // ne = any
  412da0:	and	w0, w0, #0xff
  412da4:	b	412dbc <__fxstatat@plt+0xf8ac>
  412da8:	ldr	x1, [sp, #232]
  412dac:	ldr	x0, [sp, #80]
  412db0:	cmp	x1, x0
  412db4:	cset	w0, ne  // ne = any
  412db8:	and	w0, w0, #0xff
  412dbc:	cmp	w0, #0x0
  412dc0:	b.ne	411ec8 <__fxstatat@plt+0xe9b8>  // b.any
  412dc4:	ldr	x0, [sp, #224]
  412dc8:	cmp	x0, #0x0
  412dcc:	b.ne	412de8 <__fxstatat@plt+0xf8d8>  // b.any
  412dd0:	ldr	w0, [sp, #76]
  412dd4:	cmp	w0, #0x2
  412dd8:	b.ne	412de8 <__fxstatat@plt+0xf8d8>  // b.any
  412ddc:	ldrb	w0, [sp, #198]
  412de0:	cmp	w0, #0x0
  412de4:	b.ne	412f4c <__fxstatat@plt+0xfa3c>  // b.any
  412de8:	ldr	w0, [sp, #76]
  412dec:	cmp	w0, #0x2
  412df0:	b.ne	412e78 <__fxstatat@plt+0xf968>  // b.any
  412df4:	ldrb	w0, [sp, #198]
  412df8:	eor	w0, w0, #0x1
  412dfc:	and	w0, w0, #0xff
  412e00:	cmp	w0, #0x0
  412e04:	b.eq	412e78 <__fxstatat@plt+0xf968>  // b.none
  412e08:	ldrb	w0, [sp, #196]
  412e0c:	cmp	w0, #0x0
  412e10:	b.eq	412e78 <__fxstatat@plt+0xf968>  // b.none
  412e14:	ldrb	w0, [sp, #195]
  412e18:	cmp	w0, #0x0
  412e1c:	b.eq	412e50 <__fxstatat@plt+0xf940>  // b.none
  412e20:	ldr	x0, [sp, #240]
  412e24:	str	x0, [sp]
  412e28:	ldr	x7, [sp, #56]
  412e2c:	ldr	x6, [sp, #64]
  412e30:	ldr	w5, [sp, #72]
  412e34:	mov	w4, #0x5                   	// #5
  412e38:	ldr	x3, [sp, #80]
  412e3c:	ldr	x2, [sp, #88]
  412e40:	ldr	x1, [sp, #216]
  412e44:	ldr	x0, [sp, #104]
  412e48:	bl	411ba0 <__fxstatat@plt+0xe690>
  412e4c:	b	412fa4 <__fxstatat@plt+0xfa94>
  412e50:	ldr	x0, [sp, #96]
  412e54:	cmp	x0, #0x0
  412e58:	b.ne	412e78 <__fxstatat@plt+0xf968>  // b.any
  412e5c:	ldr	x0, [sp, #216]
  412e60:	cmp	x0, #0x0
  412e64:	b.eq	412e78 <__fxstatat@plt+0xf968>  // b.none
  412e68:	ldr	x0, [sp, #216]
  412e6c:	str	x0, [sp, #96]
  412e70:	str	xzr, [sp, #224]
  412e74:	b	411c18 <__fxstatat@plt+0xe708>
  412e78:	ldr	x0, [sp, #208]
  412e7c:	cmp	x0, #0x0
  412e80:	b.eq	412eec <__fxstatat@plt+0xf9dc>  // b.none
  412e84:	ldrb	w0, [sp, #198]
  412e88:	eor	w0, w0, #0x1
  412e8c:	and	w0, w0, #0xff
  412e90:	cmp	w0, #0x0
  412e94:	b.eq	412eec <__fxstatat@plt+0xf9dc>  // b.none
  412e98:	b	412edc <__fxstatat@plt+0xf9cc>
  412e9c:	ldr	x1, [sp, #224]
  412ea0:	ldr	x0, [sp, #96]
  412ea4:	cmp	x1, x0
  412ea8:	b.cs	412ec4 <__fxstatat@plt+0xf9b4>  // b.hs, b.nlast
  412eac:	ldr	x1, [sp, #104]
  412eb0:	ldr	x0, [sp, #224]
  412eb4:	add	x0, x1, x0
  412eb8:	ldr	x1, [sp, #208]
  412ebc:	ldrb	w1, [x1]
  412ec0:	strb	w1, [x0]
  412ec4:	ldr	x0, [sp, #224]
  412ec8:	add	x0, x0, #0x1
  412ecc:	str	x0, [sp, #224]
  412ed0:	ldr	x0, [sp, #208]
  412ed4:	add	x0, x0, #0x1
  412ed8:	str	x0, [sp, #208]
  412edc:	ldr	x0, [sp, #208]
  412ee0:	ldrb	w0, [x0]
  412ee4:	cmp	w0, #0x0
  412ee8:	b.ne	412e9c <__fxstatat@plt+0xf98c>  // b.any
  412eec:	ldr	x1, [sp, #224]
  412ef0:	ldr	x0, [sp, #96]
  412ef4:	cmp	x1, x0
  412ef8:	b.cs	412f0c <__fxstatat@plt+0xf9fc>  // b.hs, b.nlast
  412efc:	ldr	x1, [sp, #104]
  412f00:	ldr	x0, [sp, #224]
  412f04:	add	x0, x1, x0
  412f08:	strb	wzr, [x0]
  412f0c:	ldr	x0, [sp, #224]
  412f10:	b	412fa4 <__fxstatat@plt+0xfa94>
  412f14:	nop
  412f18:	b	412f50 <__fxstatat@plt+0xfa40>
  412f1c:	nop
  412f20:	b	412f50 <__fxstatat@plt+0xfa40>
  412f24:	nop
  412f28:	b	412f50 <__fxstatat@plt+0xfa40>
  412f2c:	nop
  412f30:	b	412f50 <__fxstatat@plt+0xfa40>
  412f34:	nop
  412f38:	b	412f50 <__fxstatat@plt+0xfa40>
  412f3c:	nop
  412f40:	b	412f50 <__fxstatat@plt+0xfa40>
  412f44:	nop
  412f48:	b	412f50 <__fxstatat@plt+0xfa40>
  412f4c:	nop
  412f50:	ldr	w0, [sp, #76]
  412f54:	cmp	w0, #0x2
  412f58:	b.ne	412f70 <__fxstatat@plt+0xfa60>  // b.any
  412f5c:	ldrb	w0, [sp, #199]
  412f60:	cmp	w0, #0x0
  412f64:	b.eq	412f70 <__fxstatat@plt+0xfa60>  // b.none
  412f68:	mov	w0, #0x4                   	// #4
  412f6c:	str	w0, [sp, #76]
  412f70:	ldr	w0, [sp, #72]
  412f74:	and	w1, w0, #0xfffffffd
  412f78:	ldr	x0, [sp, #240]
  412f7c:	str	x0, [sp]
  412f80:	ldr	x7, [sp, #56]
  412f84:	mov	x6, #0x0                   	// #0
  412f88:	mov	w5, w1
  412f8c:	ldr	w4, [sp, #76]
  412f90:	ldr	x3, [sp, #80]
  412f94:	ldr	x2, [sp, #88]
  412f98:	ldr	x1, [sp, #96]
  412f9c:	ldr	x0, [sp, #104]
  412fa0:	bl	411ba0 <__fxstatat@plt+0xe690>
  412fa4:	ldr	x19, [sp, #32]
  412fa8:	ldp	x29, x30, [sp, #16]
  412fac:	add	sp, sp, #0xf0
  412fb0:	ret
  412fb4:	sub	sp, sp, #0x70
  412fb8:	stp	x29, x30, [sp, #16]
  412fbc:	add	x29, sp, #0x10
  412fc0:	str	x0, [sp, #72]
  412fc4:	str	x1, [sp, #64]
  412fc8:	str	x2, [sp, #56]
  412fcc:	str	x3, [sp, #48]
  412fd0:	str	x4, [sp, #40]
  412fd4:	ldr	x0, [sp, #40]
  412fd8:	cmp	x0, #0x0
  412fdc:	b.eq	412fe8 <__fxstatat@plt+0xfad8>  // b.none
  412fe0:	ldr	x0, [sp, #40]
  412fe4:	b	412ff0 <__fxstatat@plt+0xfae0>
  412fe8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  412fec:	add	x0, x0, #0x9e0
  412ff0:	str	x0, [sp, #104]
  412ff4:	bl	403420 <__errno_location@plt>
  412ff8:	ldr	w0, [x0]
  412ffc:	str	w0, [sp, #100]
  413000:	ldr	x0, [sp, #104]
  413004:	ldr	w1, [x0]
  413008:	ldr	x0, [sp, #104]
  41300c:	ldr	w2, [x0, #4]
  413010:	ldr	x0, [sp, #104]
  413014:	add	x3, x0, #0x8
  413018:	ldr	x0, [sp, #104]
  41301c:	ldr	x4, [x0, #40]
  413020:	ldr	x0, [sp, #104]
  413024:	ldr	x0, [x0, #48]
  413028:	str	x0, [sp]
  41302c:	mov	x7, x4
  413030:	mov	x6, x3
  413034:	mov	w5, w2
  413038:	mov	w4, w1
  41303c:	ldr	x3, [sp, #48]
  413040:	ldr	x2, [sp, #56]
  413044:	ldr	x1, [sp, #64]
  413048:	ldr	x0, [sp, #72]
  41304c:	bl	411ba0 <__fxstatat@plt+0xe690>
  413050:	str	x0, [sp, #88]
  413054:	bl	403420 <__errno_location@plt>
  413058:	mov	x1, x0
  41305c:	ldr	w0, [sp, #100]
  413060:	str	w0, [x1]
  413064:	ldr	x0, [sp, #88]
  413068:	ldp	x29, x30, [sp, #16]
  41306c:	add	sp, sp, #0x70
  413070:	ret
  413074:	stp	x29, x30, [sp, #-48]!
  413078:	mov	x29, sp
  41307c:	str	x0, [sp, #40]
  413080:	str	x1, [sp, #32]
  413084:	str	x2, [sp, #24]
  413088:	ldr	x3, [sp, #24]
  41308c:	mov	x2, #0x0                   	// #0
  413090:	ldr	x1, [sp, #32]
  413094:	ldr	x0, [sp, #40]
  413098:	bl	4130a4 <__fxstatat@plt+0xfb94>
  41309c:	ldp	x29, x30, [sp], #48
  4130a0:	ret
  4130a4:	sub	sp, sp, #0x60
  4130a8:	stp	x29, x30, [sp, #16]
  4130ac:	add	x29, sp, #0x10
  4130b0:	str	x0, [sp, #56]
  4130b4:	str	x1, [sp, #48]
  4130b8:	str	x2, [sp, #40]
  4130bc:	str	x3, [sp, #32]
  4130c0:	ldr	x0, [sp, #32]
  4130c4:	cmp	x0, #0x0
  4130c8:	b.eq	4130d4 <__fxstatat@plt+0xfbc4>  // b.none
  4130cc:	ldr	x0, [sp, #32]
  4130d0:	b	4130dc <__fxstatat@plt+0xfbcc>
  4130d4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4130d8:	add	x0, x0, #0x9e0
  4130dc:	str	x0, [sp, #88]
  4130e0:	bl	403420 <__errno_location@plt>
  4130e4:	ldr	w0, [x0]
  4130e8:	str	w0, [sp, #84]
  4130ec:	ldr	x0, [sp, #88]
  4130f0:	ldr	w0, [x0, #4]
  4130f4:	ldr	x1, [sp, #40]
  4130f8:	cmp	x1, #0x0
  4130fc:	cset	w1, eq  // eq = none
  413100:	and	w1, w1, #0xff
  413104:	orr	w0, w0, w1
  413108:	str	w0, [sp, #80]
  41310c:	ldr	x0, [sp, #88]
  413110:	ldr	w1, [x0]
  413114:	ldr	x0, [sp, #88]
  413118:	add	x2, x0, #0x8
  41311c:	ldr	x0, [sp, #88]
  413120:	ldr	x3, [x0, #40]
  413124:	ldr	x0, [sp, #88]
  413128:	ldr	x0, [x0, #48]
  41312c:	str	x0, [sp]
  413130:	mov	x7, x3
  413134:	mov	x6, x2
  413138:	ldr	w5, [sp, #80]
  41313c:	mov	w4, w1
  413140:	ldr	x3, [sp, #48]
  413144:	ldr	x2, [sp, #56]
  413148:	mov	x1, #0x0                   	// #0
  41314c:	mov	x0, #0x0                   	// #0
  413150:	bl	411ba0 <__fxstatat@plt+0xe690>
  413154:	add	x0, x0, #0x1
  413158:	str	x0, [sp, #72]
  41315c:	ldr	x0, [sp, #72]
  413160:	bl	417740 <__fxstatat@plt+0x14230>
  413164:	str	x0, [sp, #64]
  413168:	ldr	x0, [sp, #88]
  41316c:	ldr	w1, [x0]
  413170:	ldr	x0, [sp, #88]
  413174:	add	x2, x0, #0x8
  413178:	ldr	x0, [sp, #88]
  41317c:	ldr	x3, [x0, #40]
  413180:	ldr	x0, [sp, #88]
  413184:	ldr	x0, [x0, #48]
  413188:	str	x0, [sp]
  41318c:	mov	x7, x3
  413190:	mov	x6, x2
  413194:	ldr	w5, [sp, #80]
  413198:	mov	w4, w1
  41319c:	ldr	x3, [sp, #48]
  4131a0:	ldr	x2, [sp, #56]
  4131a4:	ldr	x1, [sp, #72]
  4131a8:	ldr	x0, [sp, #64]
  4131ac:	bl	411ba0 <__fxstatat@plt+0xe690>
  4131b0:	bl	403420 <__errno_location@plt>
  4131b4:	mov	x1, x0
  4131b8:	ldr	w0, [sp, #84]
  4131bc:	str	w0, [x1]
  4131c0:	ldr	x0, [sp, #40]
  4131c4:	cmp	x0, #0x0
  4131c8:	b.eq	4131dc <__fxstatat@plt+0xfccc>  // b.none
  4131cc:	ldr	x0, [sp, #72]
  4131d0:	sub	x1, x0, #0x1
  4131d4:	ldr	x0, [sp, #40]
  4131d8:	str	x1, [x0]
  4131dc:	ldr	x0, [sp, #64]
  4131e0:	ldp	x29, x30, [sp, #16]
  4131e4:	add	sp, sp, #0x60
  4131e8:	ret
  4131ec:	stp	x29, x30, [sp, #-32]!
  4131f0:	mov	x29, sp
  4131f4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4131f8:	add	x0, x0, #0x4e8
  4131fc:	ldr	x0, [x0]
  413200:	str	x0, [sp, #16]
  413204:	mov	w0, #0x1                   	// #1
  413208:	str	w0, [sp, #28]
  41320c:	b	413234 <__fxstatat@plt+0xfd24>
  413210:	ldrsw	x0, [sp, #28]
  413214:	lsl	x0, x0, #4
  413218:	ldr	x1, [sp, #16]
  41321c:	add	x0, x1, x0
  413220:	ldr	x0, [x0, #8]
  413224:	bl	4031c0 <free@plt>
  413228:	ldr	w0, [sp, #28]
  41322c:	add	w0, w0, #0x1
  413230:	str	w0, [sp, #28]
  413234:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  413238:	add	x0, x0, #0x4d0
  41323c:	ldr	w0, [x0]
  413240:	ldr	w1, [sp, #28]
  413244:	cmp	w1, w0
  413248:	b.lt	413210 <__fxstatat@plt+0xfd00>  // b.tstop
  41324c:	ldr	x0, [sp, #16]
  413250:	ldr	x1, [x0, #8]
  413254:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  413258:	add	x0, x0, #0xa18
  41325c:	cmp	x1, x0
  413260:	b.eq	413294 <__fxstatat@plt+0xfd84>  // b.none
  413264:	ldr	x0, [sp, #16]
  413268:	ldr	x0, [x0, #8]
  41326c:	bl	4031c0 <free@plt>
  413270:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  413274:	add	x0, x0, #0x4d8
  413278:	mov	x1, #0x100                 	// #256
  41327c:	str	x1, [x0]
  413280:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  413284:	add	x0, x0, #0x4d8
  413288:	adrp	x1, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41328c:	add	x1, x1, #0xa18
  413290:	str	x1, [x0, #8]
  413294:	ldr	x1, [sp, #16]
  413298:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  41329c:	add	x0, x0, #0x4d8
  4132a0:	cmp	x1, x0
  4132a4:	b.eq	4132c4 <__fxstatat@plt+0xfdb4>  // b.none
  4132a8:	ldr	x0, [sp, #16]
  4132ac:	bl	4031c0 <free@plt>
  4132b0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4132b4:	add	x0, x0, #0x4e8
  4132b8:	adrp	x1, 433000 <__fxstatat@plt+0x2faf0>
  4132bc:	add	x1, x1, #0x4d8
  4132c0:	str	x1, [x0]
  4132c4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4132c8:	add	x0, x0, #0x4d0
  4132cc:	mov	w1, #0x1                   	// #1
  4132d0:	str	w1, [x0]
  4132d4:	nop
  4132d8:	ldp	x29, x30, [sp], #32
  4132dc:	ret
  4132e0:	sub	sp, sp, #0x80
  4132e4:	stp	x29, x30, [sp, #16]
  4132e8:	add	x29, sp, #0x10
  4132ec:	str	w0, [sp, #60]
  4132f0:	str	x1, [sp, #48]
  4132f4:	str	x2, [sp, #40]
  4132f8:	str	x3, [sp, #32]
  4132fc:	bl	403420 <__errno_location@plt>
  413300:	ldr	w0, [x0]
  413304:	str	w0, [sp, #108]
  413308:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  41330c:	add	x0, x0, #0x4e8
  413310:	ldr	x0, [x0]
  413314:	str	x0, [sp, #120]
  413318:	ldr	w0, [sp, #60]
  41331c:	cmp	w0, #0x0
  413320:	b.ge	413328 <__fxstatat@plt+0xfe18>  // b.tcont
  413324:	bl	403090 <abort@plt>
  413328:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  41332c:	add	x0, x0, #0x4d0
  413330:	ldr	w0, [x0]
  413334:	ldr	w1, [sp, #60]
  413338:	cmp	w1, w0
  41333c:	b.lt	413434 <__fxstatat@plt+0xff24>  // b.tstop
  413340:	ldr	x1, [sp, #120]
  413344:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  413348:	add	x0, x0, #0x4d8
  41334c:	cmp	x1, x0
  413350:	cset	w0, eq  // eq = none
  413354:	strb	w0, [sp, #107]
  413358:	mov	w0, #0x7ffffffe            	// #2147483646
  41335c:	str	w0, [sp, #100]
  413360:	ldr	w1, [sp, #100]
  413364:	ldr	w0, [sp, #60]
  413368:	cmp	w1, w0
  41336c:	b.ge	413374 <__fxstatat@plt+0xfe64>  // b.tcont
  413370:	bl	41793c <__fxstatat@plt+0x1442c>
  413374:	ldrb	w0, [sp, #107]
  413378:	cmp	w0, #0x0
  41337c:	b.eq	413388 <__fxstatat@plt+0xfe78>  // b.none
  413380:	mov	x0, #0x0                   	// #0
  413384:	b	41338c <__fxstatat@plt+0xfe7c>
  413388:	ldr	x0, [sp, #120]
  41338c:	ldr	w1, [sp, #60]
  413390:	add	w1, w1, #0x1
  413394:	sxtw	x1, w1
  413398:	lsl	x1, x1, #4
  41339c:	bl	41779c <__fxstatat@plt+0x1428c>
  4133a0:	str	x0, [sp, #120]
  4133a4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4133a8:	add	x0, x0, #0x4e8
  4133ac:	ldr	x1, [sp, #120]
  4133b0:	str	x1, [x0]
  4133b4:	ldrb	w0, [sp, #107]
  4133b8:	cmp	w0, #0x0
  4133bc:	b.eq	4133d4 <__fxstatat@plt+0xfec4>  // b.none
  4133c0:	ldr	x2, [sp, #120]
  4133c4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4133c8:	add	x0, x0, #0x4d8
  4133cc:	ldp	x0, x1, [x0]
  4133d0:	stp	x0, x1, [x2]
  4133d4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4133d8:	add	x0, x0, #0x4d0
  4133dc:	ldr	w0, [x0]
  4133e0:	sxtw	x0, w0
  4133e4:	lsl	x0, x0, #4
  4133e8:	ldr	x1, [sp, #120]
  4133ec:	add	x3, x1, x0
  4133f0:	ldr	w0, [sp, #60]
  4133f4:	add	w1, w0, #0x1
  4133f8:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4133fc:	add	x0, x0, #0x4d0
  413400:	ldr	w0, [x0]
  413404:	sub	w0, w1, w0
  413408:	sxtw	x0, w0
  41340c:	lsl	x0, x0, #4
  413410:	mov	x2, x0
  413414:	mov	w1, #0x0                   	// #0
  413418:	mov	x0, x3
  41341c:	bl	402f60 <memset@plt>
  413420:	ldr	w0, [sp, #60]
  413424:	add	w1, w0, #0x1
  413428:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  41342c:	add	x0, x0, #0x4d0
  413430:	str	w1, [x0]
  413434:	ldrsw	x0, [sp, #60]
  413438:	lsl	x0, x0, #4
  41343c:	ldr	x1, [sp, #120]
  413440:	add	x0, x1, x0
  413444:	ldr	x0, [x0]
  413448:	str	x0, [sp, #88]
  41344c:	ldrsw	x0, [sp, #60]
  413450:	lsl	x0, x0, #4
  413454:	ldr	x1, [sp, #120]
  413458:	add	x0, x1, x0
  41345c:	ldr	x0, [x0, #8]
  413460:	str	x0, [sp, #112]
  413464:	ldr	x0, [sp, #32]
  413468:	ldr	w0, [x0, #4]
  41346c:	orr	w0, w0, #0x1
  413470:	str	w0, [sp, #84]
  413474:	ldr	x0, [sp, #32]
  413478:	ldr	w1, [x0]
  41347c:	ldr	x0, [sp, #32]
  413480:	add	x2, x0, #0x8
  413484:	ldr	x0, [sp, #32]
  413488:	ldr	x3, [x0, #40]
  41348c:	ldr	x0, [sp, #32]
  413490:	ldr	x0, [x0, #48]
  413494:	str	x0, [sp]
  413498:	mov	x7, x3
  41349c:	mov	x6, x2
  4134a0:	ldr	w5, [sp, #84]
  4134a4:	mov	w4, w1
  4134a8:	ldr	x3, [sp, #40]
  4134ac:	ldr	x2, [sp, #48]
  4134b0:	ldr	x1, [sp, #88]
  4134b4:	ldr	x0, [sp, #112]
  4134b8:	bl	411ba0 <__fxstatat@plt+0xe690>
  4134bc:	str	x0, [sp, #72]
  4134c0:	ldr	x1, [sp, #88]
  4134c4:	ldr	x0, [sp, #72]
  4134c8:	cmp	x1, x0
  4134cc:	b.hi	41357c <__fxstatat@plt+0x1006c>  // b.pmore
  4134d0:	ldr	x0, [sp, #72]
  4134d4:	add	x0, x0, #0x1
  4134d8:	str	x0, [sp, #88]
  4134dc:	ldrsw	x0, [sp, #60]
  4134e0:	lsl	x0, x0, #4
  4134e4:	ldr	x1, [sp, #120]
  4134e8:	add	x0, x1, x0
  4134ec:	ldr	x1, [sp, #88]
  4134f0:	str	x1, [x0]
  4134f4:	ldr	x1, [sp, #112]
  4134f8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4134fc:	add	x0, x0, #0xa18
  413500:	cmp	x1, x0
  413504:	b.eq	413510 <__fxstatat@plt+0x10000>  // b.none
  413508:	ldr	x0, [sp, #112]
  41350c:	bl	4031c0 <free@plt>
  413510:	ldr	x0, [sp, #88]
  413514:	bl	417740 <__fxstatat@plt+0x14230>
  413518:	str	x0, [sp, #112]
  41351c:	ldrsw	x0, [sp, #60]
  413520:	lsl	x0, x0, #4
  413524:	ldr	x1, [sp, #120]
  413528:	add	x0, x1, x0
  41352c:	ldr	x1, [sp, #112]
  413530:	str	x1, [x0, #8]
  413534:	ldr	x0, [sp, #32]
  413538:	ldr	w1, [x0]
  41353c:	ldr	x0, [sp, #32]
  413540:	add	x2, x0, #0x8
  413544:	ldr	x0, [sp, #32]
  413548:	ldr	x3, [x0, #40]
  41354c:	ldr	x0, [sp, #32]
  413550:	ldr	x0, [x0, #48]
  413554:	str	x0, [sp]
  413558:	mov	x7, x3
  41355c:	mov	x6, x2
  413560:	ldr	w5, [sp, #84]
  413564:	mov	w4, w1
  413568:	ldr	x3, [sp, #40]
  41356c:	ldr	x2, [sp, #48]
  413570:	ldr	x1, [sp, #88]
  413574:	ldr	x0, [sp, #112]
  413578:	bl	411ba0 <__fxstatat@plt+0xe690>
  41357c:	bl	403420 <__errno_location@plt>
  413580:	mov	x1, x0
  413584:	ldr	w0, [sp, #108]
  413588:	str	w0, [x1]
  41358c:	ldr	x0, [sp, #112]
  413590:	ldp	x29, x30, [sp, #16]
  413594:	add	sp, sp, #0x80
  413598:	ret
  41359c:	stp	x29, x30, [sp, #-32]!
  4135a0:	mov	x29, sp
  4135a4:	str	w0, [sp, #28]
  4135a8:	str	x1, [sp, #16]
  4135ac:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4135b0:	add	x3, x0, #0x9e0
  4135b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4135b8:	ldr	x1, [sp, #16]
  4135bc:	ldr	w0, [sp, #28]
  4135c0:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  4135c4:	ldp	x29, x30, [sp], #32
  4135c8:	ret
  4135cc:	stp	x29, x30, [sp, #-48]!
  4135d0:	mov	x29, sp
  4135d4:	str	w0, [sp, #44]
  4135d8:	str	x1, [sp, #32]
  4135dc:	str	x2, [sp, #24]
  4135e0:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4135e4:	add	x3, x0, #0x9e0
  4135e8:	ldr	x2, [sp, #24]
  4135ec:	ldr	x1, [sp, #32]
  4135f0:	ldr	w0, [sp, #44]
  4135f4:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  4135f8:	ldp	x29, x30, [sp], #48
  4135fc:	ret
  413600:	stp	x29, x30, [sp, #-32]!
  413604:	mov	x29, sp
  413608:	str	x0, [sp, #24]
  41360c:	ldr	x1, [sp, #24]
  413610:	mov	w0, #0x0                   	// #0
  413614:	bl	41359c <__fxstatat@plt+0x1008c>
  413618:	ldp	x29, x30, [sp], #32
  41361c:	ret
  413620:	stp	x29, x30, [sp, #-32]!
  413624:	mov	x29, sp
  413628:	str	x0, [sp, #24]
  41362c:	str	x1, [sp, #16]
  413630:	ldr	x2, [sp, #16]
  413634:	ldr	x1, [sp, #24]
  413638:	mov	w0, #0x0                   	// #0
  41363c:	bl	4135cc <__fxstatat@plt+0x100bc>
  413640:	ldp	x29, x30, [sp], #32
  413644:	ret
  413648:	stp	x29, x30, [sp, #-96]!
  41364c:	mov	x29, sp
  413650:	str	w0, [sp, #28]
  413654:	str	w1, [sp, #24]
  413658:	str	x2, [sp, #16]
  41365c:	add	x0, sp, #0x28
  413660:	mov	x8, x0
  413664:	ldr	w0, [sp, #24]
  413668:	bl	411a58 <__fxstatat@plt+0xe548>
  41366c:	add	x0, sp, #0x28
  413670:	mov	x3, x0
  413674:	mov	x2, #0xffffffffffffffff    	// #-1
  413678:	ldr	x1, [sp, #16]
  41367c:	ldr	w0, [sp, #28]
  413680:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  413684:	ldp	x29, x30, [sp], #96
  413688:	ret
  41368c:	stp	x29, x30, [sp, #-112]!
  413690:	mov	x29, sp
  413694:	str	w0, [sp, #44]
  413698:	str	w1, [sp, #40]
  41369c:	str	x2, [sp, #32]
  4136a0:	str	x3, [sp, #24]
  4136a4:	add	x0, sp, #0x38
  4136a8:	mov	x8, x0
  4136ac:	ldr	w0, [sp, #40]
  4136b0:	bl	411a58 <__fxstatat@plt+0xe548>
  4136b4:	add	x0, sp, #0x38
  4136b8:	mov	x3, x0
  4136bc:	ldr	x2, [sp, #24]
  4136c0:	ldr	x1, [sp, #32]
  4136c4:	ldr	w0, [sp, #44]
  4136c8:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  4136cc:	ldp	x29, x30, [sp], #112
  4136d0:	ret
  4136d4:	stp	x29, x30, [sp, #-32]!
  4136d8:	mov	x29, sp
  4136dc:	str	w0, [sp, #28]
  4136e0:	str	x1, [sp, #16]
  4136e4:	ldr	x2, [sp, #16]
  4136e8:	ldr	w1, [sp, #28]
  4136ec:	mov	w0, #0x0                   	// #0
  4136f0:	bl	413648 <__fxstatat@plt+0x10138>
  4136f4:	ldp	x29, x30, [sp], #32
  4136f8:	ret
  4136fc:	stp	x29, x30, [sp, #-48]!
  413700:	mov	x29, sp
  413704:	str	w0, [sp, #44]
  413708:	str	x1, [sp, #32]
  41370c:	str	x2, [sp, #24]
  413710:	ldr	x3, [sp, #24]
  413714:	ldr	x2, [sp, #32]
  413718:	ldr	w1, [sp, #44]
  41371c:	mov	w0, #0x0                   	// #0
  413720:	bl	41368c <__fxstatat@plt+0x1017c>
  413724:	ldp	x29, x30, [sp], #48
  413728:	ret
  41372c:	stp	x29, x30, [sp, #-112]!
  413730:	mov	x29, sp
  413734:	str	x0, [sp, #40]
  413738:	str	x1, [sp, #32]
  41373c:	strb	w2, [sp, #31]
  413740:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  413744:	add	x1, x0, #0x9e0
  413748:	add	x0, sp, #0x38
  41374c:	ldp	x2, x3, [x1]
  413750:	stp	x2, x3, [x0]
  413754:	ldp	x2, x3, [x1, #16]
  413758:	stp	x2, x3, [x0, #16]
  41375c:	ldp	x2, x3, [x1, #32]
  413760:	stp	x2, x3, [x0, #32]
  413764:	ldr	x1, [x1, #48]
  413768:	str	x1, [x0, #48]
  41376c:	add	x0, sp, #0x38
  413770:	mov	w2, #0x1                   	// #1
  413774:	ldrb	w1, [sp, #31]
  413778:	bl	4118e8 <__fxstatat@plt+0xe3d8>
  41377c:	add	x0, sp, #0x38
  413780:	mov	x3, x0
  413784:	ldr	x2, [sp, #32]
  413788:	ldr	x1, [sp, #40]
  41378c:	mov	w0, #0x0                   	// #0
  413790:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  413794:	ldp	x29, x30, [sp], #112
  413798:	ret
  41379c:	stp	x29, x30, [sp, #-32]!
  4137a0:	mov	x29, sp
  4137a4:	str	x0, [sp, #24]
  4137a8:	strb	w1, [sp, #23]
  4137ac:	ldrb	w2, [sp, #23]
  4137b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4137b4:	ldr	x0, [sp, #24]
  4137b8:	bl	41372c <__fxstatat@plt+0x1021c>
  4137bc:	ldp	x29, x30, [sp], #32
  4137c0:	ret
  4137c4:	stp	x29, x30, [sp, #-32]!
  4137c8:	mov	x29, sp
  4137cc:	str	x0, [sp, #24]
  4137d0:	mov	w1, #0x3a                  	// #58
  4137d4:	ldr	x0, [sp, #24]
  4137d8:	bl	41379c <__fxstatat@plt+0x1028c>
  4137dc:	ldp	x29, x30, [sp], #32
  4137e0:	ret
  4137e4:	stp	x29, x30, [sp, #-32]!
  4137e8:	mov	x29, sp
  4137ec:	str	x0, [sp, #24]
  4137f0:	str	x1, [sp, #16]
  4137f4:	mov	w2, #0x3a                  	// #58
  4137f8:	ldr	x1, [sp, #16]
  4137fc:	ldr	x0, [sp, #24]
  413800:	bl	41372c <__fxstatat@plt+0x1021c>
  413804:	ldp	x29, x30, [sp], #32
  413808:	ret
  41380c:	stp	x29, x30, [sp, #-160]!
  413810:	mov	x29, sp
  413814:	str	w0, [sp, #92]
  413818:	str	w1, [sp, #88]
  41381c:	str	x2, [sp, #80]
  413820:	add	x0, sp, #0x10
  413824:	mov	x8, x0
  413828:	ldr	w0, [sp, #88]
  41382c:	bl	411a58 <__fxstatat@plt+0xe548>
  413830:	add	x0, sp, #0x68
  413834:	add	x1, sp, #0x10
  413838:	ldp	x2, x3, [x1]
  41383c:	stp	x2, x3, [x0]
  413840:	ldp	x2, x3, [x1, #16]
  413844:	stp	x2, x3, [x0, #16]
  413848:	ldp	x2, x3, [x1, #32]
  41384c:	stp	x2, x3, [x0, #32]
  413850:	ldr	x1, [x1, #48]
  413854:	str	x1, [x0, #48]
  413858:	add	x0, sp, #0x68
  41385c:	mov	w2, #0x1                   	// #1
  413860:	mov	w1, #0x3a                  	// #58
  413864:	bl	4118e8 <__fxstatat@plt+0xe3d8>
  413868:	add	x0, sp, #0x68
  41386c:	mov	x3, x0
  413870:	mov	x2, #0xffffffffffffffff    	// #-1
  413874:	ldr	x1, [sp, #80]
  413878:	ldr	w0, [sp, #92]
  41387c:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  413880:	ldp	x29, x30, [sp], #160
  413884:	ret
  413888:	stp	x29, x30, [sp, #-48]!
  41388c:	mov	x29, sp
  413890:	str	w0, [sp, #44]
  413894:	str	x1, [sp, #32]
  413898:	str	x2, [sp, #24]
  41389c:	str	x3, [sp, #16]
  4138a0:	mov	x4, #0xffffffffffffffff    	// #-1
  4138a4:	ldr	x3, [sp, #16]
  4138a8:	ldr	x2, [sp, #24]
  4138ac:	ldr	x1, [sp, #32]
  4138b0:	ldr	w0, [sp, #44]
  4138b4:	bl	4138c0 <__fxstatat@plt+0x103b0>
  4138b8:	ldp	x29, x30, [sp], #48
  4138bc:	ret
  4138c0:	stp	x29, x30, [sp, #-128]!
  4138c4:	mov	x29, sp
  4138c8:	str	w0, [sp, #60]
  4138cc:	str	x1, [sp, #48]
  4138d0:	str	x2, [sp, #40]
  4138d4:	str	x3, [sp, #32]
  4138d8:	str	x4, [sp, #24]
  4138dc:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4138e0:	add	x1, x0, #0x9e0
  4138e4:	add	x0, sp, #0x48
  4138e8:	ldp	x2, x3, [x1]
  4138ec:	stp	x2, x3, [x0]
  4138f0:	ldp	x2, x3, [x1, #16]
  4138f4:	stp	x2, x3, [x0, #16]
  4138f8:	ldp	x2, x3, [x1, #32]
  4138fc:	stp	x2, x3, [x0, #32]
  413900:	ldr	x1, [x1, #48]
  413904:	str	x1, [x0, #48]
  413908:	add	x0, sp, #0x48
  41390c:	ldr	x2, [sp, #40]
  413910:	ldr	x1, [sp, #48]
  413914:	bl	4119e0 <__fxstatat@plt+0xe4d0>
  413918:	add	x0, sp, #0x48
  41391c:	mov	x3, x0
  413920:	ldr	x2, [sp, #24]
  413924:	ldr	x1, [sp, #32]
  413928:	ldr	w0, [sp, #60]
  41392c:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  413930:	ldp	x29, x30, [sp], #128
  413934:	ret
  413938:	stp	x29, x30, [sp, #-48]!
  41393c:	mov	x29, sp
  413940:	str	x0, [sp, #40]
  413944:	str	x1, [sp, #32]
  413948:	str	x2, [sp, #24]
  41394c:	ldr	x3, [sp, #24]
  413950:	ldr	x2, [sp, #32]
  413954:	ldr	x1, [sp, #40]
  413958:	mov	w0, #0x0                   	// #0
  41395c:	bl	413888 <__fxstatat@plt+0x10378>
  413960:	ldp	x29, x30, [sp], #48
  413964:	ret
  413968:	stp	x29, x30, [sp, #-48]!
  41396c:	mov	x29, sp
  413970:	str	x0, [sp, #40]
  413974:	str	x1, [sp, #32]
  413978:	str	x2, [sp, #24]
  41397c:	str	x3, [sp, #16]
  413980:	ldr	x4, [sp, #16]
  413984:	ldr	x3, [sp, #24]
  413988:	ldr	x2, [sp, #32]
  41398c:	ldr	x1, [sp, #40]
  413990:	mov	w0, #0x0                   	// #0
  413994:	bl	4138c0 <__fxstatat@plt+0x103b0>
  413998:	ldp	x29, x30, [sp], #48
  41399c:	ret
  4139a0:	stp	x29, x30, [sp, #-48]!
  4139a4:	mov	x29, sp
  4139a8:	str	w0, [sp, #44]
  4139ac:	str	x1, [sp, #32]
  4139b0:	str	x2, [sp, #24]
  4139b4:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4139b8:	add	x3, x0, #0x4f0
  4139bc:	ldr	x2, [sp, #24]
  4139c0:	ldr	x1, [sp, #32]
  4139c4:	ldr	w0, [sp, #44]
  4139c8:	bl	4132e0 <__fxstatat@plt+0xfdd0>
  4139cc:	ldp	x29, x30, [sp], #48
  4139d0:	ret
  4139d4:	stp	x29, x30, [sp, #-32]!
  4139d8:	mov	x29, sp
  4139dc:	str	x0, [sp, #24]
  4139e0:	str	x1, [sp, #16]
  4139e4:	ldr	x2, [sp, #16]
  4139e8:	ldr	x1, [sp, #24]
  4139ec:	mov	w0, #0x0                   	// #0
  4139f0:	bl	4139a0 <__fxstatat@plt+0x10490>
  4139f4:	ldp	x29, x30, [sp], #32
  4139f8:	ret
  4139fc:	stp	x29, x30, [sp, #-32]!
  413a00:	mov	x29, sp
  413a04:	str	w0, [sp, #28]
  413a08:	str	x1, [sp, #16]
  413a0c:	mov	x2, #0xffffffffffffffff    	// #-1
  413a10:	ldr	x1, [sp, #16]
  413a14:	ldr	w0, [sp, #28]
  413a18:	bl	4139a0 <__fxstatat@plt+0x10490>
  413a1c:	ldp	x29, x30, [sp], #32
  413a20:	ret
  413a24:	stp	x29, x30, [sp, #-32]!
  413a28:	mov	x29, sp
  413a2c:	str	x0, [sp, #24]
  413a30:	ldr	x1, [sp, #24]
  413a34:	mov	w0, #0x0                   	// #0
  413a38:	bl	4139fc <__fxstatat@plt+0x104ec>
  413a3c:	ldp	x29, x30, [sp], #32
  413a40:	ret
  413a44:	stp	x29, x30, [sp, #-32]!
  413a48:	mov	x29, sp
  413a4c:	str	w0, [sp, #28]
  413a50:	bl	403420 <__errno_location@plt>
  413a54:	mov	x1, x0
  413a58:	ldr	w0, [sp, #28]
  413a5c:	str	w0, [x1]
  413a60:	mov	w0, #0xffffffff            	// #-1
  413a64:	ldp	x29, x30, [sp], #32
  413a68:	ret
  413a6c:	stp	x29, x30, [sp, #-368]!
  413a70:	mov	x29, sp
  413a74:	str	w0, [sp, #44]
  413a78:	str	x1, [sp, #32]
  413a7c:	str	w2, [sp, #40]
  413a80:	str	x3, [sp, #24]
  413a84:	str	w4, [sp, #20]
  413a88:	mov	w0, #0xffffffff            	// #-1
  413a8c:	str	w0, [sp, #360]
  413a90:	mov	w0, #0x16                  	// #22
  413a94:	str	w0, [sp, #356]
  413a98:	ldr	w4, [sp, #20]
  413a9c:	ldr	x3, [sp, #24]
  413aa0:	ldr	w2, [sp, #40]
  413aa4:	ldr	x1, [sp, #32]
  413aa8:	ldr	w0, [sp, #44]
  413aac:	bl	4031d0 <renameat2@plt>
  413ab0:	str	w0, [sp, #360]
  413ab4:	bl	403420 <__errno_location@plt>
  413ab8:	ldr	w0, [x0]
  413abc:	str	w0, [sp, #356]
  413ac0:	ldr	w0, [sp, #360]
  413ac4:	cmp	w0, #0x0
  413ac8:	b.ge	413af0 <__fxstatat@plt+0x105e0>  // b.tcont
  413acc:	ldr	w0, [sp, #356]
  413ad0:	cmp	w0, #0x16
  413ad4:	b.eq	413af8 <__fxstatat@plt+0x105e8>  // b.none
  413ad8:	ldr	w0, [sp, #356]
  413adc:	cmp	w0, #0x26
  413ae0:	b.eq	413af8 <__fxstatat@plt+0x105e8>  // b.none
  413ae4:	ldr	w0, [sp, #356]
  413ae8:	cmp	w0, #0x5f
  413aec:	b.eq	413af8 <__fxstatat@plt+0x105e8>  // b.none
  413af0:	ldr	w0, [sp, #360]
  413af4:	b	413d90 <__fxstatat@plt+0x10880>
  413af8:	ldr	x0, [sp, #32]
  413afc:	str	x0, [sp, #344]
  413b00:	ldr	x0, [sp, #24]
  413b04:	str	x0, [sp, #336]
  413b08:	mov	w0, #0x14                  	// #20
  413b0c:	str	w0, [sp, #332]
  413b10:	strb	wzr, [sp, #367]
  413b14:	ldr	w0, [sp, #20]
  413b18:	cmp	w0, #0x0
  413b1c:	b.eq	413b94 <__fxstatat@plt+0x10684>  // b.none
  413b20:	ldr	w0, [sp, #20]
  413b24:	and	w0, w0, #0xfffffffe
  413b28:	cmp	w0, #0x0
  413b2c:	b.eq	413b3c <__fxstatat@plt+0x1062c>  // b.none
  413b30:	mov	w0, #0x5f                  	// #95
  413b34:	bl	413a44 <__fxstatat@plt+0x10534>
  413b38:	b	413d90 <__fxstatat@plt+0x10880>
  413b3c:	add	x0, sp, #0xb0
  413b40:	mov	x2, x0
  413b44:	ldr	x1, [sp, #24]
  413b48:	ldr	w0, [sp, #40]
  413b4c:	bl	41512c <__fxstatat@plt+0x11c1c>
  413b50:	cmp	w0, #0x0
  413b54:	b.eq	413b68 <__fxstatat@plt+0x10658>  // b.none
  413b58:	bl	403420 <__errno_location@plt>
  413b5c:	ldr	w0, [x0]
  413b60:	cmp	w0, #0x4b
  413b64:	b.ne	413b74 <__fxstatat@plt+0x10664>  // b.any
  413b68:	mov	w0, #0x11                  	// #17
  413b6c:	bl	413a44 <__fxstatat@plt+0x10534>
  413b70:	b	413d90 <__fxstatat@plt+0x10880>
  413b74:	bl	403420 <__errno_location@plt>
  413b78:	ldr	w0, [x0]
  413b7c:	cmp	w0, #0x2
  413b80:	b.eq	413b8c <__fxstatat@plt+0x1067c>  // b.none
  413b84:	mov	w0, #0xffffffff            	// #-1
  413b88:	b	413d90 <__fxstatat@plt+0x10880>
  413b8c:	mov	w0, #0x1                   	// #1
  413b90:	strb	w0, [sp, #367]
  413b94:	ldr	x0, [sp, #32]
  413b98:	bl	402c70 <strlen@plt>
  413b9c:	str	x0, [sp, #320]
  413ba0:	ldr	x0, [sp, #24]
  413ba4:	bl	402c70 <strlen@plt>
  413ba8:	str	x0, [sp, #312]
  413bac:	ldr	x0, [sp, #320]
  413bb0:	cmp	x0, #0x0
  413bb4:	b.eq	413bc4 <__fxstatat@plt+0x106b4>  // b.none
  413bb8:	ldr	x0, [sp, #312]
  413bbc:	cmp	x0, #0x0
  413bc0:	b.ne	413bdc <__fxstatat@plt+0x106cc>  // b.any
  413bc4:	ldr	x3, [sp, #24]
  413bc8:	ldr	w2, [sp, #40]
  413bcc:	ldr	x1, [sp, #32]
  413bd0:	ldr	w0, [sp, #44]
  413bd4:	bl	403210 <renameat@plt>
  413bd8:	b	413d90 <__fxstatat@plt+0x10880>
  413bdc:	ldr	x0, [sp, #320]
  413be0:	sub	x0, x0, #0x1
  413be4:	ldr	x1, [sp, #32]
  413be8:	add	x0, x1, x0
  413bec:	ldrb	w0, [x0]
  413bf0:	cmp	w0, #0x2f
  413bf4:	cset	w0, eq  // eq = none
  413bf8:	strb	w0, [sp, #311]
  413bfc:	ldr	x0, [sp, #312]
  413c00:	sub	x0, x0, #0x1
  413c04:	ldr	x1, [sp, #24]
  413c08:	add	x0, x1, x0
  413c0c:	ldrb	w0, [x0]
  413c10:	cmp	w0, #0x2f
  413c14:	cset	w0, eq  // eq = none
  413c18:	strb	w0, [sp, #310]
  413c1c:	ldrb	w0, [sp, #311]
  413c20:	eor	w0, w0, #0x1
  413c24:	and	w0, w0, #0xff
  413c28:	cmp	w0, #0x0
  413c2c:	b.eq	413c5c <__fxstatat@plt+0x1074c>  // b.none
  413c30:	ldrb	w0, [sp, #310]
  413c34:	eor	w0, w0, #0x1
  413c38:	and	w0, w0, #0xff
  413c3c:	cmp	w0, #0x0
  413c40:	b.eq	413c5c <__fxstatat@plt+0x1074c>  // b.none
  413c44:	ldr	x3, [sp, #24]
  413c48:	ldr	w2, [sp, #40]
  413c4c:	ldr	x1, [sp, #32]
  413c50:	ldr	w0, [sp, #44]
  413c54:	bl	403210 <renameat@plt>
  413c58:	b	413d90 <__fxstatat@plt+0x10880>
  413c5c:	add	x0, sp, #0x30
  413c60:	mov	x2, x0
  413c64:	ldr	x1, [sp, #32]
  413c68:	ldr	w0, [sp, #44]
  413c6c:	bl	41512c <__fxstatat@plt+0x11c1c>
  413c70:	cmp	w0, #0x0
  413c74:	b.eq	413c80 <__fxstatat@plt+0x10770>  // b.none
  413c78:	mov	w0, #0xffffffff            	// #-1
  413c7c:	b	413d90 <__fxstatat@plt+0x10880>
  413c80:	ldrb	w0, [sp, #367]
  413c84:	cmp	w0, #0x0
  413c88:	b.eq	413ca8 <__fxstatat@plt+0x10798>  // b.none
  413c8c:	ldr	w0, [sp, #64]
  413c90:	and	w0, w0, #0xf000
  413c94:	cmp	w0, #0x4, lsl #12
  413c98:	b.eq	413d24 <__fxstatat@plt+0x10814>  // b.none
  413c9c:	mov	w0, #0x2                   	// #2
  413ca0:	bl	413a44 <__fxstatat@plt+0x10534>
  413ca4:	b	413d90 <__fxstatat@plt+0x10880>
  413ca8:	add	x0, sp, #0xb0
  413cac:	mov	x2, x0
  413cb0:	ldr	x1, [sp, #24]
  413cb4:	ldr	w0, [sp, #40]
  413cb8:	bl	41512c <__fxstatat@plt+0x11c1c>
  413cbc:	cmp	w0, #0x0
  413cc0:	b.eq	413cec <__fxstatat@plt+0x107dc>  // b.none
  413cc4:	bl	403420 <__errno_location@plt>
  413cc8:	ldr	w0, [x0]
  413ccc:	cmp	w0, #0x2
  413cd0:	b.ne	413ce4 <__fxstatat@plt+0x107d4>  // b.any
  413cd4:	ldr	w0, [sp, #64]
  413cd8:	and	w0, w0, #0xf000
  413cdc:	cmp	w0, #0x4, lsl #12
  413ce0:	b.eq	413d24 <__fxstatat@plt+0x10814>  // b.none
  413ce4:	mov	w0, #0xffffffff            	// #-1
  413ce8:	b	413d90 <__fxstatat@plt+0x10880>
  413cec:	ldr	w0, [sp, #192]
  413cf0:	and	w0, w0, #0xf000
  413cf4:	cmp	w0, #0x4, lsl #12
  413cf8:	b.eq	413d08 <__fxstatat@plt+0x107f8>  // b.none
  413cfc:	mov	w0, #0x14                  	// #20
  413d00:	bl	413a44 <__fxstatat@plt+0x10534>
  413d04:	b	413d90 <__fxstatat@plt+0x10880>
  413d08:	ldr	w0, [sp, #64]
  413d0c:	and	w0, w0, #0xf000
  413d10:	cmp	w0, #0x4, lsl #12
  413d14:	b.eq	413d24 <__fxstatat@plt+0x10814>  // b.none
  413d18:	mov	w0, #0x15                  	// #21
  413d1c:	bl	413a44 <__fxstatat@plt+0x10534>
  413d20:	b	413d90 <__fxstatat@plt+0x10880>
  413d24:	ldr	x3, [sp, #336]
  413d28:	ldr	w2, [sp, #40]
  413d2c:	ldr	x1, [sp, #344]
  413d30:	ldr	w0, [sp, #44]
  413d34:	bl	403210 <renameat@plt>
  413d38:	str	w0, [sp, #360]
  413d3c:	bl	403420 <__errno_location@plt>
  413d40:	ldr	w0, [x0]
  413d44:	str	w0, [sp, #332]
  413d48:	nop
  413d4c:	ldr	x1, [sp, #344]
  413d50:	ldr	x0, [sp, #32]
  413d54:	cmp	x1, x0
  413d58:	b.eq	413d64 <__fxstatat@plt+0x10854>  // b.none
  413d5c:	ldr	x0, [sp, #344]
  413d60:	bl	4031c0 <free@plt>
  413d64:	ldr	x1, [sp, #336]
  413d68:	ldr	x0, [sp, #24]
  413d6c:	cmp	x1, x0
  413d70:	b.eq	413d7c <__fxstatat@plt+0x1086c>  // b.none
  413d74:	ldr	x0, [sp, #336]
  413d78:	bl	4031c0 <free@plt>
  413d7c:	bl	403420 <__errno_location@plt>
  413d80:	mov	x1, x0
  413d84:	ldr	w0, [sp, #332]
  413d88:	str	w0, [x1]
  413d8c:	ldr	w0, [sp, #360]
  413d90:	ldp	x29, x30, [sp], #368
  413d94:	ret
  413d98:	stp	x29, x30, [sp, #-64]!
  413d9c:	mov	x29, sp
  413da0:	str	w0, [sp, #44]
  413da4:	str	x1, [sp, #32]
  413da8:	str	x2, [sp, #24]
  413dac:	ldr	x2, [sp, #24]
  413db0:	ldr	x1, [sp, #32]
  413db4:	ldr	w0, [sp, #44]
  413db8:	bl	403320 <read@plt>
  413dbc:	str	x0, [sp, #56]
  413dc0:	ldr	x0, [sp, #56]
  413dc4:	cmp	x0, #0x0
  413dc8:	b.lt	413dd4 <__fxstatat@plt+0x108c4>  // b.tstop
  413dcc:	ldr	x0, [sp, #56]
  413dd0:	b	413e20 <__fxstatat@plt+0x10910>
  413dd4:	bl	403420 <__errno_location@plt>
  413dd8:	ldr	w0, [x0]
  413ddc:	cmp	w0, #0x4
  413de0:	b.eq	413e18 <__fxstatat@plt+0x10908>  // b.none
  413de4:	bl	403420 <__errno_location@plt>
  413de8:	ldr	w0, [x0]
  413dec:	cmp	w0, #0x16
  413df0:	b.ne	413e10 <__fxstatat@plt+0x10900>  // b.any
  413df4:	ldr	x1, [sp, #24]
  413df8:	mov	x0, #0x7ff00000            	// #2146435072
  413dfc:	cmp	x1, x0
  413e00:	b.ls	413e10 <__fxstatat@plt+0x10900>  // b.plast
  413e04:	mov	x0, #0x7ff00000            	// #2146435072
  413e08:	str	x0, [sp, #24]
  413e0c:	b	413e1c <__fxstatat@plt+0x1090c>
  413e10:	ldr	x0, [sp, #56]
  413e14:	b	413e20 <__fxstatat@plt+0x10910>
  413e18:	nop
  413e1c:	b	413dac <__fxstatat@plt+0x1089c>
  413e20:	ldp	x29, x30, [sp], #64
  413e24:	ret
  413e28:	stp	x29, x30, [sp, #-64]!
  413e2c:	mov	x29, sp
  413e30:	str	w0, [sp, #44]
  413e34:	str	x1, [sp, #32]
  413e38:	str	x2, [sp, #24]
  413e3c:	ldr	x2, [sp, #24]
  413e40:	ldr	x1, [sp, #32]
  413e44:	ldr	w0, [sp, #44]
  413e48:	bl	403080 <write@plt>
  413e4c:	str	x0, [sp, #56]
  413e50:	ldr	x0, [sp, #56]
  413e54:	cmp	x0, #0x0
  413e58:	b.lt	413e64 <__fxstatat@plt+0x10954>  // b.tstop
  413e5c:	ldr	x0, [sp, #56]
  413e60:	b	413eb0 <__fxstatat@plt+0x109a0>
  413e64:	bl	403420 <__errno_location@plt>
  413e68:	ldr	w0, [x0]
  413e6c:	cmp	w0, #0x4
  413e70:	b.eq	413ea8 <__fxstatat@plt+0x10998>  // b.none
  413e74:	bl	403420 <__errno_location@plt>
  413e78:	ldr	w0, [x0]
  413e7c:	cmp	w0, #0x16
  413e80:	b.ne	413ea0 <__fxstatat@plt+0x10990>  // b.any
  413e84:	ldr	x1, [sp, #24]
  413e88:	mov	x0, #0x7ff00000            	// #2146435072
  413e8c:	cmp	x1, x0
  413e90:	b.ls	413ea0 <__fxstatat@plt+0x10990>  // b.plast
  413e94:	mov	x0, #0x7ff00000            	// #2146435072
  413e98:	str	x0, [sp, #24]
  413e9c:	b	413eac <__fxstatat@plt+0x1099c>
  413ea0:	ldr	x0, [sp, #56]
  413ea4:	b	413eb0 <__fxstatat@plt+0x109a0>
  413ea8:	nop
  413eac:	b	413e3c <__fxstatat@plt+0x1092c>
  413eb0:	ldp	x29, x30, [sp], #64
  413eb4:	ret
  413eb8:	stp	x29, x30, [sp, #-32]!
  413ebc:	mov	x29, sp
  413ec0:	str	x0, [sp, #24]
  413ec4:	str	x1, [sp, #16]
  413ec8:	ldr	x3, [sp, #16]
  413ecc:	mov	w2, #0xffffff9c            	// #-100
  413ed0:	ldr	x1, [sp, #24]
  413ed4:	mov	w0, #0xffffff9c            	// #-100
  413ed8:	bl	413ee8 <__fxstatat@plt+0x109d8>
  413edc:	and	w0, w0, #0xff
  413ee0:	ldp	x29, x30, [sp], #32
  413ee4:	ret
  413ee8:	stp	x29, x30, [sp, #-384]!
  413eec:	mov	x29, sp
  413ef0:	str	w0, [sp, #44]
  413ef4:	str	x1, [sp, #32]
  413ef8:	str	w2, [sp, #40]
  413efc:	str	x3, [sp, #24]
  413f00:	ldr	x0, [sp, #32]
  413f04:	bl	40e1a4 <__fxstatat@plt+0xac94>
  413f08:	str	x0, [sp, #368]
  413f0c:	ldr	x0, [sp, #24]
  413f10:	bl	40e1a4 <__fxstatat@plt+0xac94>
  413f14:	str	x0, [sp, #360]
  413f18:	ldr	x0, [sp, #368]
  413f1c:	bl	40e240 <__fxstatat@plt+0xad30>
  413f20:	str	x0, [sp, #352]
  413f24:	ldr	x0, [sp, #360]
  413f28:	bl	40e240 <__fxstatat@plt+0xad30>
  413f2c:	str	x0, [sp, #344]
  413f30:	ldr	x1, [sp, #352]
  413f34:	ldr	x0, [sp, #344]
  413f38:	cmp	x1, x0
  413f3c:	b.ne	413f60 <__fxstatat@plt+0x10a50>  // b.any
  413f40:	ldr	x2, [sp, #344]
  413f44:	ldr	x1, [sp, #360]
  413f48:	ldr	x0, [sp, #368]
  413f4c:	bl	4030f0 <memcmp@plt>
  413f50:	cmp	w0, #0x0
  413f54:	b.ne	413f60 <__fxstatat@plt+0x10a50>  // b.any
  413f58:	mov	w0, #0x1                   	// #1
  413f5c:	b	413f64 <__fxstatat@plt+0x10a54>
  413f60:	mov	w0, #0x0                   	// #0
  413f64:	strb	w0, [sp, #343]
  413f68:	ldrb	w0, [sp, #343]
  413f6c:	and	w0, w0, #0x1
  413f70:	strb	w0, [sp, #343]
  413f74:	ldrb	w0, [sp, #343]
  413f78:	strb	w0, [sp, #342]
  413f7c:	strb	wzr, [sp, #383]
  413f80:	ldrb	w0, [sp, #342]
  413f84:	cmp	w0, #0x0
  413f88:	b.eq	414070 <__fxstatat@plt+0x10b60>  // b.none
  413f8c:	ldr	x0, [sp, #32]
  413f90:	bl	40e014 <__fxstatat@plt+0xab04>
  413f94:	str	x0, [sp, #328]
  413f98:	mov	w0, #0x100                 	// #256
  413f9c:	str	w0, [sp, #324]
  413fa0:	add	x0, sp, #0x38
  413fa4:	ldr	w3, [sp, #324]
  413fa8:	mov	x2, x0
  413fac:	ldr	x1, [sp, #328]
  413fb0:	ldr	w0, [sp, #44]
  413fb4:	bl	41bdd0 <__fxstatat@plt+0x188c0>
  413fb8:	cmp	w0, #0x0
  413fbc:	b.eq	413fdc <__fxstatat@plt+0x10acc>  // b.none
  413fc0:	bl	403420 <__errno_location@plt>
  413fc4:	ldr	w1, [x0]
  413fc8:	ldr	x3, [sp, #328]
  413fcc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  413fd0:	add	x2, x0, #0x900
  413fd4:	mov	w0, #0x1                   	// #1
  413fd8:	bl	402cb0 <error@plt>
  413fdc:	ldr	x0, [sp, #328]
  413fe0:	bl	4031c0 <free@plt>
  413fe4:	ldr	x0, [sp, #24]
  413fe8:	bl	40e014 <__fxstatat@plt+0xab04>
  413fec:	str	x0, [sp, #312]
  413ff0:	add	x0, sp, #0xb8
  413ff4:	ldr	w3, [sp, #324]
  413ff8:	mov	x2, x0
  413ffc:	ldr	x1, [sp, #312]
  414000:	ldr	w0, [sp, #40]
  414004:	bl	41bdd0 <__fxstatat@plt+0x188c0>
  414008:	cmp	w0, #0x0
  41400c:	b.eq	41402c <__fxstatat@plt+0x10b1c>  // b.none
  414010:	bl	403420 <__errno_location@plt>
  414014:	ldr	w1, [x0]
  414018:	ldr	x3, [sp, #312]
  41401c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414020:	add	x2, x0, #0x900
  414024:	mov	w0, #0x1                   	// #1
  414028:	bl	402cb0 <error@plt>
  41402c:	ldr	x1, [sp, #64]
  414030:	ldr	x0, [sp, #192]
  414034:	cmp	x1, x0
  414038:	b.ne	414054 <__fxstatat@plt+0x10b44>  // b.any
  41403c:	ldr	x1, [sp, #56]
  414040:	ldr	x0, [sp, #184]
  414044:	cmp	x1, x0
  414048:	b.ne	414054 <__fxstatat@plt+0x10b44>  // b.any
  41404c:	mov	w0, #0x1                   	// #1
  414050:	b	414058 <__fxstatat@plt+0x10b48>
  414054:	mov	w0, #0x0                   	// #0
  414058:	strb	w0, [sp, #383]
  41405c:	ldrb	w0, [sp, #383]
  414060:	and	w0, w0, #0x1
  414064:	strb	w0, [sp, #383]
  414068:	ldr	x0, [sp, #312]
  41406c:	bl	4031c0 <free@plt>
  414070:	ldrb	w0, [sp, #383]
  414074:	ldp	x29, x30, [sp], #384
  414078:	ret
  41407c:	stp	x29, x30, [sp, #-48]!
  414080:	mov	x29, sp
  414084:	str	x0, [sp, #24]
  414088:	str	x1, [sp, #16]
  41408c:	ldr	x0, [sp, #24]
  414090:	str	x0, [sp, #40]
  414094:	ldr	x0, [sp, #16]
  414098:	str	x0, [sp, #32]
  41409c:	ldr	x0, [sp, #40]
  4140a0:	ldr	x2, [x0]
  4140a4:	ldr	x0, [sp, #32]
  4140a8:	ldr	x0, [x0]
  4140ac:	mov	x1, x0
  4140b0:	mov	x0, x2
  4140b4:	bl	403130 <strcmp@plt>
  4140b8:	ldp	x29, x30, [sp], #48
  4140bc:	ret
  4140c0:	sub	sp, sp, #0x20
  4140c4:	str	x0, [sp, #8]
  4140c8:	str	x1, [sp]
  4140cc:	ldr	x0, [sp, #8]
  4140d0:	str	x0, [sp, #24]
  4140d4:	ldr	x0, [sp]
  4140d8:	str	x0, [sp, #16]
  4140dc:	ldr	x0, [sp, #24]
  4140e0:	ldr	x1, [x0, #8]
  4140e4:	ldr	x0, [sp, #16]
  4140e8:	ldr	x0, [x0, #8]
  4140ec:	cmp	x1, x0
  4140f0:	b.cc	414114 <__fxstatat@plt+0x10c04>  // b.lo, b.ul, b.last
  4140f4:	ldr	x0, [sp, #24]
  4140f8:	ldr	x1, [x0, #8]
  4140fc:	ldr	x0, [sp, #16]
  414100:	ldr	x0, [x0, #8]
  414104:	cmp	x1, x0
  414108:	cset	w0, hi  // hi = pmore
  41410c:	and	w0, w0, #0xff
  414110:	b	414118 <__fxstatat@plt+0x10c08>
  414114:	mov	w0, #0xffffffff            	// #-1
  414118:	add	sp, sp, #0x20
  41411c:	ret
  414120:	stp	x29, x30, [sp, #-176]!
  414124:	mov	x29, sp
  414128:	str	x19, [sp, #16]
  41412c:	str	x0, [sp, #40]
  414130:	str	w1, [sp, #36]
  414134:	str	xzr, [sp, #168]
  414138:	str	xzr, [sp, #160]
  41413c:	str	xzr, [sp, #152]
  414140:	str	xzr, [sp, #144]
  414144:	str	xzr, [sp, #136]
  414148:	str	xzr, [sp, #128]
  41414c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414150:	add	x0, x0, #0x908
  414154:	ldr	w1, [sp, #36]
  414158:	ldr	x0, [x0, x1, lsl #3]
  41415c:	str	x0, [sp, #112]
  414160:	ldr	x0, [sp, #40]
  414164:	cmp	x0, #0x0
  414168:	b.ne	414174 <__fxstatat@plt+0x10c64>  // b.any
  41416c:	mov	x0, #0x0                   	// #0
  414170:	b	41446c <__fxstatat@plt+0x10f5c>
  414174:	bl	403420 <__errno_location@plt>
  414178:	str	wzr, [x0]
  41417c:	ldr	x0, [sp, #40]
  414180:	bl	402fd0 <readdir@plt>
  414184:	str	x0, [sp, #104]
  414188:	ldr	x0, [sp, #104]
  41418c:	cmp	x0, #0x0
  414190:	b.eq	414314 <__fxstatat@plt+0x10e04>  // b.none
  414194:	ldr	x0, [sp, #104]
  414198:	add	x0, x0, #0x13
  41419c:	str	x0, [sp, #96]
  4141a0:	ldr	x0, [sp, #96]
  4141a4:	ldrb	w0, [x0]
  4141a8:	cmp	w0, #0x2e
  4141ac:	b.ne	4141d4 <__fxstatat@plt+0x10cc4>  // b.any
  4141b0:	ldr	x0, [sp, #96]
  4141b4:	add	x0, x0, #0x1
  4141b8:	ldrb	w0, [x0]
  4141bc:	cmp	w0, #0x2e
  4141c0:	b.eq	4141cc <__fxstatat@plt+0x10cbc>  // b.none
  4141c4:	mov	x0, #0x1                   	// #1
  4141c8:	b	4141d8 <__fxstatat@plt+0x10cc8>
  4141cc:	mov	x0, #0x2                   	// #2
  4141d0:	b	4141d8 <__fxstatat@plt+0x10cc8>
  4141d4:	mov	x0, #0x0                   	// #0
  4141d8:	ldr	x1, [sp, #96]
  4141dc:	add	x0, x1, x0
  4141e0:	ldrb	w0, [x0]
  4141e4:	cmp	w0, #0x0
  4141e8:	b.eq	414174 <__fxstatat@plt+0x10c64>  // b.none
  4141ec:	ldr	x0, [sp, #104]
  4141f0:	add	x0, x0, #0x13
  4141f4:	bl	402c70 <strlen@plt>
  4141f8:	add	x0, x0, #0x1
  4141fc:	str	x0, [sp, #88]
  414200:	ldr	x0, [sp, #112]
  414204:	cmp	x0, #0x0
  414208:	b.eq	41428c <__fxstatat@plt+0x10d7c>  // b.none
  41420c:	ldr	x1, [sp, #144]
  414210:	ldr	x0, [sp, #136]
  414214:	cmp	x1, x0
  414218:	b.ne	414244 <__fxstatat@plt+0x10d34>  // b.any
  41421c:	ldr	x0, [sp, #144]
  414220:	str	x0, [sp, #64]
  414224:	add	x0, sp, #0x40
  414228:	mov	x2, #0x10                  	// #16
  41422c:	mov	x1, x0
  414230:	ldr	x0, [sp, #152]
  414234:	bl	417624 <__fxstatat@plt+0x14114>
  414238:	str	x0, [sp, #152]
  41423c:	ldr	x0, [sp, #64]
  414240:	str	x0, [sp, #144]
  414244:	ldr	x0, [sp, #136]
  414248:	lsl	x0, x0, #4
  41424c:	ldr	x1, [sp, #152]
  414250:	add	x19, x1, x0
  414254:	ldr	x0, [sp, #96]
  414258:	bl	417910 <__fxstatat@plt+0x14400>
  41425c:	str	x0, [x19]
  414260:	ldr	x0, [sp, #136]
  414264:	lsl	x0, x0, #4
  414268:	ldr	x1, [sp, #152]
  41426c:	add	x0, x1, x0
  414270:	ldr	x1, [sp, #104]
  414274:	ldr	x1, [x1]
  414278:	str	x1, [x0, #8]
  41427c:	ldr	x0, [sp, #136]
  414280:	add	x0, x0, #0x1
  414284:	str	x0, [sp, #136]
  414288:	b	414300 <__fxstatat@plt+0x10df0>
  41428c:	ldr	x1, [sp, #160]
  414290:	ldr	x0, [sp, #128]
  414294:	sub	x0, x1, x0
  414298:	ldr	x1, [sp, #88]
  41429c:	cmp	x1, x0
  4142a0:	b.cc	4142e8 <__fxstatat@plt+0x10dd8>  // b.lo, b.ul, b.last
  4142a4:	ldr	x1, [sp, #128]
  4142a8:	ldr	x0, [sp, #88]
  4142ac:	add	x0, x1, x0
  4142b0:	str	x0, [sp, #56]
  4142b4:	ldr	x0, [sp, #56]
  4142b8:	ldr	x1, [sp, #128]
  4142bc:	cmp	x1, x0
  4142c0:	b.ls	4142c8 <__fxstatat@plt+0x10db8>  // b.plast
  4142c4:	bl	41793c <__fxstatat@plt+0x1442c>
  4142c8:	add	x0, sp, #0x38
  4142cc:	mov	x2, #0x1                   	// #1
  4142d0:	mov	x1, x0
  4142d4:	ldr	x0, [sp, #168]
  4142d8:	bl	417624 <__fxstatat@plt+0x14114>
  4142dc:	str	x0, [sp, #168]
  4142e0:	ldr	x0, [sp, #56]
  4142e4:	str	x0, [sp, #160]
  4142e8:	ldr	x1, [sp, #168]
  4142ec:	ldr	x0, [sp, #128]
  4142f0:	add	x0, x1, x0
  4142f4:	ldr	x2, [sp, #88]
  4142f8:	ldr	x1, [sp, #96]
  4142fc:	bl	402c30 <memcpy@plt>
  414300:	ldr	x1, [sp, #128]
  414304:	ldr	x0, [sp, #88]
  414308:	add	x0, x1, x0
  41430c:	str	x0, [sp, #128]
  414310:	b	414174 <__fxstatat@plt+0x10c64>
  414314:	nop
  414318:	bl	403420 <__errno_location@plt>
  41431c:	ldr	w0, [x0]
  414320:	str	w0, [sp, #84]
  414324:	ldr	w0, [sp, #84]
  414328:	cmp	w0, #0x0
  41432c:	b.eq	414358 <__fxstatat@plt+0x10e48>  // b.none
  414330:	ldr	x0, [sp, #152]
  414334:	bl	4031c0 <free@plt>
  414338:	ldr	x0, [sp, #168]
  41433c:	bl	4031c0 <free@plt>
  414340:	bl	403420 <__errno_location@plt>
  414344:	mov	x1, x0
  414348:	ldr	w0, [sp, #84]
  41434c:	str	w0, [x1]
  414350:	mov	x0, #0x0                   	// #0
  414354:	b	41446c <__fxstatat@plt+0x10f5c>
  414358:	ldr	x0, [sp, #112]
  41435c:	cmp	x0, #0x0
  414360:	b.eq	414430 <__fxstatat@plt+0x10f20>  // b.none
  414364:	ldr	x0, [sp, #136]
  414368:	cmp	x0, #0x0
  41436c:	b.eq	414384 <__fxstatat@plt+0x10e74>  // b.none
  414370:	ldr	x3, [sp, #112]
  414374:	mov	x2, #0x10                  	// #16
  414378:	ldr	x1, [sp, #136]
  41437c:	ldr	x0, [sp, #152]
  414380:	bl	402da0 <qsort@plt>
  414384:	ldr	x0, [sp, #128]
  414388:	add	x0, x0, #0x1
  41438c:	bl	41775c <__fxstatat@plt+0x1424c>
  414390:	str	x0, [sp, #168]
  414394:	str	xzr, [sp, #128]
  414398:	str	xzr, [sp, #120]
  41439c:	b	414414 <__fxstatat@plt+0x10f04>
  4143a0:	ldr	x1, [sp, #168]
  4143a4:	ldr	x0, [sp, #128]
  4143a8:	add	x0, x1, x0
  4143ac:	str	x0, [sp, #72]
  4143b0:	ldr	x0, [sp, #120]
  4143b4:	lsl	x0, x0, #4
  4143b8:	ldr	x1, [sp, #152]
  4143bc:	add	x0, x1, x0
  4143c0:	ldr	x0, [x0]
  4143c4:	mov	x1, x0
  4143c8:	ldr	x0, [sp, #72]
  4143cc:	bl	402e30 <stpcpy@plt>
  4143d0:	mov	x1, x0
  4143d4:	ldr	x0, [sp, #72]
  4143d8:	sub	x0, x1, x0
  4143dc:	add	x0, x0, #0x1
  4143e0:	mov	x1, x0
  4143e4:	ldr	x0, [sp, #128]
  4143e8:	add	x0, x0, x1
  4143ec:	str	x0, [sp, #128]
  4143f0:	ldr	x0, [sp, #120]
  4143f4:	lsl	x0, x0, #4
  4143f8:	ldr	x1, [sp, #152]
  4143fc:	add	x0, x1, x0
  414400:	ldr	x0, [x0]
  414404:	bl	4031c0 <free@plt>
  414408:	ldr	x0, [sp, #120]
  41440c:	add	x0, x0, #0x1
  414410:	str	x0, [sp, #120]
  414414:	ldr	x1, [sp, #120]
  414418:	ldr	x0, [sp, #136]
  41441c:	cmp	x1, x0
  414420:	b.cc	4143a0 <__fxstatat@plt+0x10e90>  // b.lo, b.ul, b.last
  414424:	ldr	x0, [sp, #152]
  414428:	bl	4031c0 <free@plt>
  41442c:	b	414458 <__fxstatat@plt+0x10f48>
  414430:	ldr	x1, [sp, #128]
  414434:	ldr	x0, [sp, #160]
  414438:	cmp	x1, x0
  41443c:	b.ne	414458 <__fxstatat@plt+0x10f48>  // b.any
  414440:	ldr	x0, [sp, #128]
  414444:	add	x0, x0, #0x1
  414448:	mov	x1, x0
  41444c:	ldr	x0, [sp, #168]
  414450:	bl	41779c <__fxstatat@plt+0x1428c>
  414454:	str	x0, [sp, #168]
  414458:	ldr	x1, [sp, #168]
  41445c:	ldr	x0, [sp, #128]
  414460:	add	x0, x1, x0
  414464:	strb	wzr, [x0]
  414468:	ldr	x0, [sp, #168]
  41446c:	ldr	x19, [sp, #16]
  414470:	ldp	x29, x30, [sp], #176
  414474:	ret
  414478:	stp	x29, x30, [sp, #-64]!
  41447c:	mov	x29, sp
  414480:	str	x0, [sp, #24]
  414484:	str	w1, [sp, #20]
  414488:	ldr	x0, [sp, #24]
  41448c:	bl	419398 <__fxstatat@plt+0x15e88>
  414490:	str	x0, [sp, #56]
  414494:	ldr	x0, [sp, #56]
  414498:	cmp	x0, #0x0
  41449c:	b.ne	4144a8 <__fxstatat@plt+0x10f98>  // b.any
  4144a0:	mov	x0, #0x0                   	// #0
  4144a4:	b	4144f8 <__fxstatat@plt+0x10fe8>
  4144a8:	ldr	w1, [sp, #20]
  4144ac:	ldr	x0, [sp, #56]
  4144b0:	bl	414120 <__fxstatat@plt+0x10c10>
  4144b4:	str	x0, [sp, #48]
  4144b8:	ldr	x0, [sp, #56]
  4144bc:	bl	403030 <closedir@plt>
  4144c0:	cmp	w0, #0x0
  4144c4:	b.eq	4144f4 <__fxstatat@plt+0x10fe4>  // b.none
  4144c8:	bl	403420 <__errno_location@plt>
  4144cc:	ldr	w0, [x0]
  4144d0:	str	w0, [sp, #44]
  4144d4:	ldr	x0, [sp, #48]
  4144d8:	bl	4031c0 <free@plt>
  4144dc:	bl	403420 <__errno_location@plt>
  4144e0:	mov	x1, x0
  4144e4:	ldr	w0, [sp, #44]
  4144e8:	str	w0, [x1]
  4144ec:	mov	x0, #0x0                   	// #0
  4144f0:	b	4144f8 <__fxstatat@plt+0x10fe8>
  4144f4:	ldr	x0, [sp, #48]
  4144f8:	ldp	x29, x30, [sp], #64
  4144fc:	ret
  414500:	sub	sp, sp, #0x10
  414504:	str	x0, [sp, #8]
  414508:	ldr	x0, [sp, #8]
  41450c:	str	wzr, [x0]
  414510:	nop
  414514:	add	sp, sp, #0x10
  414518:	ret
  41451c:	sub	sp, sp, #0x10
  414520:	str	x0, [sp, #8]
  414524:	ldr	x0, [sp, #8]
  414528:	ldr	w0, [x0]
  41452c:	cmp	w0, #0x4
  414530:	b.ne	414540 <__fxstatat@plt+0x11030>  // b.any
  414534:	ldr	x0, [sp, #8]
  414538:	ldr	w0, [x0, #4]
  41453c:	b	414544 <__fxstatat@plt+0x11034>
  414540:	mov	w0, #0x0                   	// #0
  414544:	add	sp, sp, #0x10
  414548:	ret
  41454c:	stp	x29, x30, [sp, #-48]!
  414550:	mov	x29, sp
  414554:	str	x0, [sp, #24]
  414558:	ldr	x0, [sp, #24]
  41455c:	ldr	w0, [x0]
  414560:	cmp	w0, #0x5
  414564:	b.hi	414694 <__fxstatat@plt+0x11184>  // b.pmore
  414568:	cmp	w0, #0x4
  41456c:	b.cs	4146b4 <__fxstatat@plt+0x111a4>  // b.hs, b.nlast
  414570:	cmp	w0, #0x3
  414574:	b.eq	41462c <__fxstatat@plt+0x1111c>  // b.none
  414578:	cmp	w0, #0x3
  41457c:	b.hi	414694 <__fxstatat@plt+0x11184>  // b.pmore
  414580:	cmp	w0, #0x0
  414584:	b.eq	414598 <__fxstatat@plt+0x11088>  // b.none
  414588:	sub	w0, w0, #0x1
  41458c:	cmp	w0, #0x1
  414590:	b.hi	414694 <__fxstatat@plt+0x11184>  // b.pmore
  414594:	b	4146b4 <__fxstatat@plt+0x111a4>
  414598:	mov	w1, #0x0                   	// #0
  41459c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4145a0:	add	x0, x0, #0x920
  4145a4:	bl	40e320 <__fxstatat@plt+0xae10>
  4145a8:	str	w0, [sp, #44]
  4145ac:	ldr	w0, [sp, #44]
  4145b0:	cmp	w0, #0x0
  4145b4:	b.lt	4145d4 <__fxstatat@plt+0x110c4>  // b.tstop
  4145b8:	ldr	x0, [sp, #24]
  4145bc:	mov	w1, #0x1                   	// #1
  4145c0:	str	w1, [x0]
  4145c4:	ldr	x0, [sp, #24]
  4145c8:	ldr	w1, [sp, #44]
  4145cc:	str	w1, [x0, #4]
  4145d0:	b	4146c0 <__fxstatat@plt+0x111b0>
  4145d4:	bl	403420 <__errno_location@plt>
  4145d8:	ldr	w0, [x0]
  4145dc:	cmp	w0, #0xd
  4145e0:	b.eq	414614 <__fxstatat@plt+0x11104>  // b.none
  4145e4:	bl	403420 <__errno_location@plt>
  4145e8:	ldr	w0, [x0]
  4145ec:	cmp	w0, #0x74
  4145f0:	b.eq	414614 <__fxstatat@plt+0x11104>  // b.none
  4145f4:	ldr	x0, [sp, #24]
  4145f8:	mov	w1, #0x4                   	// #4
  4145fc:	str	w1, [x0]
  414600:	bl	403420 <__errno_location@plt>
  414604:	ldr	w1, [x0]
  414608:	ldr	x0, [sp, #24]
  41460c:	str	w1, [x0, #4]
  414610:	b	4146c0 <__fxstatat@plt+0x111b0>
  414614:	ldr	x0, [sp, #24]
  414618:	mov	w1, #0x3                   	// #3
  41461c:	str	w1, [x0]
  414620:	ldr	x0, [sp, #24]
  414624:	mov	w1, #0xffffffff            	// #-1
  414628:	str	w1, [x0, #4]
  41462c:	ldr	x0, [sp, #24]
  414630:	ldr	w0, [x0, #4]
  414634:	cmp	w0, #0x0
  414638:	b.ge	4146bc <__fxstatat@plt+0x111ac>  // b.tcont
  41463c:	bl	402de0 <fork@plt>
  414640:	mov	w1, w0
  414644:	ldr	x0, [sp, #24]
  414648:	str	w1, [x0, #4]
  41464c:	ldr	x0, [sp, #24]
  414650:	ldr	w0, [x0, #4]
  414654:	cmp	w0, #0x0
  414658:	b.eq	4146bc <__fxstatat@plt+0x111ac>  // b.none
  41465c:	ldr	x0, [sp, #24]
  414660:	ldr	w0, [x0, #4]
  414664:	cmp	w0, #0x0
  414668:	b.le	414674 <__fxstatat@plt+0x11164>
  41466c:	mov	w0, #0x1                   	// #1
  414670:	b	4146c4 <__fxstatat@plt+0x111b4>
  414674:	ldr	x0, [sp, #24]
  414678:	mov	w1, #0x4                   	// #4
  41467c:	str	w1, [x0]
  414680:	bl	403420 <__errno_location@plt>
  414684:	ldr	w1, [x0]
  414688:	ldr	x0, [sp, #24]
  41468c:	str	w1, [x0, #4]
  414690:	b	4146bc <__fxstatat@plt+0x111ac>
  414694:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414698:	add	x3, x0, #0x990
  41469c:	mov	w2, #0x63                  	// #99
  4146a0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4146a4:	add	x1, x0, #0x928
  4146a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4146ac:	add	x0, x0, #0x938
  4146b0:	bl	403410 <__assert_fail@plt>
  4146b4:	nop
  4146b8:	b	4146c0 <__fxstatat@plt+0x111b0>
  4146bc:	nop
  4146c0:	mov	w0, #0x0                   	// #0
  4146c4:	ldp	x29, x30, [sp], #48
  4146c8:	ret
  4146cc:	stp	x29, x30, [sp, #-64]!
  4146d0:	mov	x29, sp
  4146d4:	str	x0, [sp, #40]
  4146d8:	str	x1, [sp, #32]
  4146dc:	str	w2, [sp, #28]
  4146e0:	str	x3, [sp, #16]
  4146e4:	mov	w0, #0xffffffff            	// #-1
  4146e8:	str	w0, [sp, #60]
  4146ec:	str	wzr, [sp, #56]
  4146f0:	ldr	x0, [sp, #16]
  4146f4:	cmp	x0, #0x0
  4146f8:	b.ne	41470c <__fxstatat@plt+0x111fc>  // b.any
  4146fc:	ldr	w0, [sp, #28]
  414700:	and	w0, w0, #0x1
  414704:	cmp	w0, #0x0
  414708:	b.eq	414784 <__fxstatat@plt+0x11274>  // b.none
  41470c:	ldr	w0, [sp, #28]
  414710:	lsl	w0, w0, #15
  414714:	and	w1, w0, #0xffff
  414718:	mov	w0, #0x4900                	// #18688
  41471c:	orr	w0, w1, w0
  414720:	mov	w1, w0
  414724:	ldr	x0, [sp, #32]
  414728:	bl	402ef0 <open@plt>
  41472c:	str	w0, [sp, #60]
  414730:	ldr	x0, [sp, #16]
  414734:	cmp	x0, #0x0
  414738:	b.eq	414760 <__fxstatat@plt+0x11250>  // b.none
  41473c:	ldr	x0, [sp, #16]
  414740:	ldr	w1, [sp, #60]
  414744:	str	w1, [x0]
  414748:	bl	403420 <__errno_location@plt>
  41474c:	mov	x1, x0
  414750:	ldr	x0, [sp, #16]
  414754:	add	x0, x0, #0x4
  414758:	ldr	w1, [x1]
  41475c:	str	w1, [x0]
  414760:	ldr	w0, [sp, #60]
  414764:	cmp	w0, #0x0
  414768:	b.ge	414784 <__fxstatat@plt+0x11274>  // b.tcont
  41476c:	bl	403420 <__errno_location@plt>
  414770:	ldr	w0, [x0]
  414774:	cmp	w0, #0xd
  414778:	b.eq	414784 <__fxstatat@plt+0x11274>  // b.none
  41477c:	mov	w0, #0xffffffff            	// #-1
  414780:	str	w0, [sp, #56]
  414784:	ldr	w0, [sp, #56]
  414788:	cmp	w0, #0x0
  41478c:	b.ne	4148a8 <__fxstatat@plt+0x11398>  // b.any
  414790:	ldr	w0, [sp, #60]
  414794:	cmp	w0, #0x0
  414798:	b.lt	4147ac <__fxstatat@plt+0x1129c>  // b.tstop
  41479c:	ldr	w0, [sp, #28]
  4147a0:	and	w0, w0, #0x2
  4147a4:	cmp	w0, #0x0
  4147a8:	b.ne	4148a8 <__fxstatat@plt+0x11398>  // b.any
  4147ac:	ldr	x0, [sp, #40]
  4147b0:	bl	41454c <__fxstatat@plt+0x1103c>
  4147b4:	and	w0, w0, #0xff
  4147b8:	cmp	w0, #0x0
  4147bc:	b.eq	4147d0 <__fxstatat@plt+0x112c0>  // b.none
  4147c0:	str	xzr, [sp, #16]
  4147c4:	mov	w0, #0xfffffffe            	// #-2
  4147c8:	str	w0, [sp, #56]
  4147cc:	b	4148a8 <__fxstatat@plt+0x11398>
  4147d0:	ldr	w0, [sp, #60]
  4147d4:	cmp	w0, #0x0
  4147d8:	b.ge	4147e8 <__fxstatat@plt+0x112d8>  // b.tcont
  4147dc:	ldr	x0, [sp, #32]
  4147e0:	bl	4031b0 <chdir@plt>
  4147e4:	b	4147f0 <__fxstatat@plt+0x112e0>
  4147e8:	ldr	w0, [sp, #60]
  4147ec:	bl	402cc0 <fchdir@plt>
  4147f0:	str	w0, [sp, #56]
  4147f4:	ldr	w0, [sp, #56]
  4147f8:	cmp	w0, #0x0
  4147fc:	b.ne	4148a8 <__fxstatat@plt+0x11398>  // b.any
  414800:	ldr	x0, [sp, #40]
  414804:	ldr	w0, [x0]
  414808:	cmp	w0, #0x5
  41480c:	b.hi	41487c <__fxstatat@plt+0x1136c>  // b.pmore
  414810:	cmp	w0, #0x4
  414814:	b.cs	41489c <__fxstatat@plt+0x1138c>  // b.hs, b.nlast
  414818:	cmp	w0, #0x3
  41481c:	b.eq	41484c <__fxstatat@plt+0x1133c>  // b.none
  414820:	cmp	w0, #0x3
  414824:	b.hi	41487c <__fxstatat@plt+0x1136c>  // b.pmore
  414828:	cmp	w0, #0x1
  41482c:	b.eq	41483c <__fxstatat@plt+0x1132c>  // b.none
  414830:	cmp	w0, #0x2
  414834:	b.eq	41489c <__fxstatat@plt+0x1138c>  // b.none
  414838:	b	41487c <__fxstatat@plt+0x1136c>
  41483c:	ldr	x0, [sp, #40]
  414840:	mov	w1, #0x2                   	// #2
  414844:	str	w1, [x0]
  414848:	b	4148a8 <__fxstatat@plt+0x11398>
  41484c:	ldr	x0, [sp, #40]
  414850:	ldr	w0, [x0, #4]
  414854:	cmp	w0, #0x0
  414858:	b.eq	4148a4 <__fxstatat@plt+0x11394>  // b.none
  41485c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414860:	add	x3, x0, #0x9a0
  414864:	mov	w2, #0x9b                  	// #155
  414868:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  41486c:	add	x1, x0, #0x928
  414870:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414874:	add	x0, x0, #0x940
  414878:	bl	403410 <__assert_fail@plt>
  41487c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414880:	add	x3, x0, #0x9a0
  414884:	mov	w2, #0x9f                  	// #159
  414888:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  41488c:	add	x1, x0, #0x928
  414890:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414894:	add	x0, x0, #0x938
  414898:	bl	403410 <__assert_fail@plt>
  41489c:	nop
  4148a0:	b	4148a8 <__fxstatat@plt+0x11398>
  4148a4:	nop
  4148a8:	ldr	w0, [sp, #60]
  4148ac:	cmp	w0, #0x0
  4148b0:	b.lt	4148e4 <__fxstatat@plt+0x113d4>  // b.tstop
  4148b4:	ldr	x0, [sp, #16]
  4148b8:	cmp	x0, #0x0
  4148bc:	b.ne	4148e4 <__fxstatat@plt+0x113d4>  // b.any
  4148c0:	bl	403420 <__errno_location@plt>
  4148c4:	ldr	w0, [x0]
  4148c8:	str	w0, [sp, #52]
  4148cc:	ldr	w0, [sp, #60]
  4148d0:	bl	403040 <close@plt>
  4148d4:	bl	403420 <__errno_location@plt>
  4148d8:	mov	x1, x0
  4148dc:	ldr	w0, [sp, #52]
  4148e0:	str	w0, [x1]
  4148e4:	ldr	w0, [sp, #56]
  4148e8:	ldp	x29, x30, [sp], #64
  4148ec:	ret
  4148f0:	stp	x29, x30, [sp, #-48]!
  4148f4:	mov	x29, sp
  4148f8:	str	x0, [sp, #24]
  4148fc:	str	w1, [sp, #20]
  414900:	ldr	x0, [sp, #24]
  414904:	ldr	w0, [x0]
  414908:	cmp	w0, #0x4
  41490c:	b.eq	41498c <__fxstatat@plt+0x1147c>  // b.none
  414910:	cmp	w0, #0x4
  414914:	b.hi	414a5c <__fxstatat@plt+0x1154c>  // b.pmore
  414918:	cmp	w0, #0x3
  41491c:	b.eq	4149a8 <__fxstatat@plt+0x11498>  // b.none
  414920:	cmp	w0, #0x3
  414924:	b.hi	414a5c <__fxstatat@plt+0x1154c>  // b.pmore
  414928:	cmp	w0, #0x1
  41492c:	b.ls	414a7c <__fxstatat@plt+0x1156c>  // b.plast
  414930:	cmp	w0, #0x2
  414934:	b.ne	414a5c <__fxstatat@plt+0x1154c>  // b.any
  414938:	ldr	x0, [sp, #24]
  41493c:	ldr	w0, [x0, #4]
  414940:	bl	402cc0 <fchdir@plt>
  414944:	cmp	w0, #0x0
  414948:	b.ne	41495c <__fxstatat@plt+0x1144c>  // b.any
  41494c:	ldr	x0, [sp, #24]
  414950:	mov	w1, #0x1                   	// #1
  414954:	str	w1, [x0]
  414958:	b	414a88 <__fxstatat@plt+0x11578>
  41495c:	bl	403420 <__errno_location@plt>
  414960:	ldr	w0, [x0]
  414964:	str	w0, [sp, #40]
  414968:	ldr	x0, [sp, #24]
  41496c:	ldr	w0, [x0, #4]
  414970:	bl	403040 <close@plt>
  414974:	ldr	x0, [sp, #24]
  414978:	mov	w1, #0x4                   	// #4
  41497c:	str	w1, [x0]
  414980:	ldr	x0, [sp, #24]
  414984:	ldr	w1, [sp, #40]
  414988:	str	w1, [x0, #4]
  41498c:	bl	403420 <__errno_location@plt>
  414990:	mov	x1, x0
  414994:	ldr	x0, [sp, #24]
  414998:	ldr	w0, [x0, #4]
  41499c:	str	w0, [x1]
  4149a0:	mov	w0, #0xffffffff            	// #-1
  4149a4:	b	414a8c <__fxstatat@plt+0x1157c>
  4149a8:	ldr	x0, [sp, #24]
  4149ac:	ldr	w0, [x0, #4]
  4149b0:	str	w0, [sp, #44]
  4149b4:	ldr	w0, [sp, #44]
  4149b8:	cmp	w0, #0x0
  4149bc:	b.ne	4149c8 <__fxstatat@plt+0x114b8>  // b.any
  4149c0:	ldr	w0, [sp, #20]
  4149c4:	bl	402c40 <_exit@plt>
  4149c8:	ldr	w0, [sp, #44]
  4149cc:	cmp	w0, #0x0
  4149d0:	b.le	414a84 <__fxstatat@plt+0x11574>
  4149d4:	b	414a08 <__fxstatat@plt+0x114f8>
  4149d8:	bl	403420 <__errno_location@plt>
  4149dc:	ldr	w0, [x0]
  4149e0:	cmp	w0, #0x4
  4149e4:	b.eq	414a08 <__fxstatat@plt+0x114f8>  // b.none
  4149e8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4149ec:	add	x3, x0, #0x9b0
  4149f0:	mov	w2, #0xd8                  	// #216
  4149f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4149f8:	add	x1, x0, #0x928
  4149fc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414a00:	add	x0, x0, #0x958
  414a04:	bl	403410 <__assert_fail@plt>
  414a08:	add	x0, sp, #0x24
  414a0c:	mov	w2, #0x0                   	// #0
  414a10:	mov	x1, x0
  414a14:	ldr	w0, [sp, #44]
  414a18:	bl	403470 <waitpid@plt>
  414a1c:	cmp	w0, #0x0
  414a20:	b.lt	4149d8 <__fxstatat@plt+0x114c8>  // b.tstop
  414a24:	ldr	x0, [sp, #24]
  414a28:	mov	w1, #0xffffffff            	// #-1
  414a2c:	str	w1, [x0, #4]
  414a30:	ldr	w0, [sp, #36]
  414a34:	and	w0, w0, #0x7f
  414a38:	cmp	w0, #0x0
  414a3c:	b.eq	414a4c <__fxstatat@plt+0x1153c>  // b.none
  414a40:	ldr	w0, [sp, #36]
  414a44:	and	w0, w0, #0x7f
  414a48:	bl	402ca0 <raise@plt>
  414a4c:	ldr	w0, [sp, #36]
  414a50:	asr	w0, w0, #8
  414a54:	and	w0, w0, #0xff
  414a58:	b	414a8c <__fxstatat@plt+0x1157c>
  414a5c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414a60:	add	x3, x0, #0x9b0
  414a64:	mov	w2, #0xe2                  	// #226
  414a68:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414a6c:	add	x1, x0, #0x928
  414a70:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414a74:	add	x0, x0, #0x938
  414a78:	bl	403410 <__assert_fail@plt>
  414a7c:	nop
  414a80:	b	414a88 <__fxstatat@plt+0x11578>
  414a84:	nop
  414a88:	mov	w0, #0x0                   	// #0
  414a8c:	ldp	x29, x30, [sp], #48
  414a90:	ret
  414a94:	stp	x29, x30, [sp, #-32]!
  414a98:	mov	x29, sp
  414a9c:	str	x0, [sp, #24]
  414aa0:	ldr	x0, [sp, #24]
  414aa4:	ldr	w0, [x0]
  414aa8:	cmp	w0, #0x4
  414aac:	b.eq	414b3c <__fxstatat@plt+0x1162c>  // b.none
  414ab0:	cmp	w0, #0x4
  414ab4:	b.hi	414b1c <__fxstatat@plt+0x1160c>  // b.pmore
  414ab8:	cmp	w0, #0x3
  414abc:	b.eq	414aec <__fxstatat@plt+0x115dc>  // b.none
  414ac0:	cmp	w0, #0x3
  414ac4:	b.hi	414b1c <__fxstatat@plt+0x1160c>  // b.pmore
  414ac8:	cmp	w0, #0x0
  414acc:	b.eq	414b3c <__fxstatat@plt+0x1162c>  // b.none
  414ad0:	sub	w0, w0, #0x1
  414ad4:	cmp	w0, #0x1
  414ad8:	b.hi	414b1c <__fxstatat@plt+0x1160c>  // b.pmore
  414adc:	ldr	x0, [sp, #24]
  414ae0:	ldr	w0, [x0, #4]
  414ae4:	bl	403040 <close@plt>
  414ae8:	b	414b48 <__fxstatat@plt+0x11638>
  414aec:	ldr	x0, [sp, #24]
  414af0:	ldr	w0, [x0, #4]
  414af4:	cmp	w0, #0x0
  414af8:	b.lt	414b44 <__fxstatat@plt+0x11634>  // b.tstop
  414afc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414b00:	add	x3, x0, #0x9c0
  414b04:	mov	w2, #0xf7                  	// #247
  414b08:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414b0c:	add	x1, x0, #0x928
  414b10:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414b14:	add	x0, x0, #0x978
  414b18:	bl	403410 <__assert_fail@plt>
  414b1c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414b20:	add	x3, x0, #0x9c0
  414b24:	mov	w2, #0xfb                  	// #251
  414b28:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414b2c:	add	x1, x0, #0x928
  414b30:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  414b34:	add	x0, x0, #0x938
  414b38:	bl	403410 <__assert_fail@plt>
  414b3c:	nop
  414b40:	b	414b48 <__fxstatat@plt+0x11638>
  414b44:	nop
  414b48:	ldr	x0, [sp, #24]
  414b4c:	mov	w1, #0x5                   	// #5
  414b50:	str	w1, [x0]
  414b54:	nop
  414b58:	ldp	x29, x30, [sp], #32
  414b5c:	ret
  414b60:	sub	sp, sp, #0x10
  414b64:	str	x0, [sp, #8]
  414b68:	ldr	x0, [sp, #8]
  414b6c:	ldr	w0, [x0]
  414b70:	cmp	w0, #0x3
  414b74:	b.ne	414b90 <__fxstatat@plt+0x11680>  // b.any
  414b78:	ldr	x0, [sp, #8]
  414b7c:	ldr	w0, [x0, #4]
  414b80:	cmp	w0, #0x0
  414b84:	b.le	414b90 <__fxstatat@plt+0x11680>
  414b88:	mov	w0, #0x1                   	// #1
  414b8c:	b	414b94 <__fxstatat@plt+0x11684>
  414b90:	mov	w0, #0x0                   	// #0
  414b94:	and	w0, w0, #0x1
  414b98:	and	w0, w0, #0xff
  414b9c:	add	sp, sp, #0x10
  414ba0:	ret
  414ba4:	stp	x29, x30, [sp, #-80]!
  414ba8:	mov	x29, sp
  414bac:	str	w0, [sp, #44]
  414bb0:	str	x1, [sp, #32]
  414bb4:	str	x2, [sp, #24]
  414bb8:	str	x3, [sp, #16]
  414bbc:	str	wzr, [sp, #76]
  414bc0:	str	wzr, [sp, #68]
  414bc4:	add	x0, sp, #0x30
  414bc8:	bl	414500 <__fxstatat@plt+0x10ff0>
  414bcc:	ldr	w0, [sp, #44]
  414bd0:	sub	w0, w0, #0x1
  414bd4:	str	w0, [sp, #72]
  414bd8:	b	414c08 <__fxstatat@plt+0x116f8>
  414bdc:	ldrsw	x0, [sp, #72]
  414be0:	lsl	x0, x0, #3
  414be4:	ldr	x1, [sp, #32]
  414be8:	add	x0, x1, x0
  414bec:	ldr	x0, [x0]
  414bf0:	ldrb	w0, [x0]
  414bf4:	cmp	w0, #0x2f
  414bf8:	b.ne	414c18 <__fxstatat@plt+0x11708>  // b.any
  414bfc:	ldr	w0, [sp, #72]
  414c00:	sub	w0, w0, #0x1
  414c04:	str	w0, [sp, #72]
  414c08:	ldr	w0, [sp, #72]
  414c0c:	cmp	w0, #0x0
  414c10:	b.ge	414bdc <__fxstatat@plt+0x116cc>  // b.tcont
  414c14:	b	414cd4 <__fxstatat@plt+0x117c4>
  414c18:	nop
  414c1c:	b	414cd4 <__fxstatat@plt+0x117c4>
  414c20:	add	x0, sp, #0x30
  414c24:	bl	414b60 <__fxstatat@plt+0x11650>
  414c28:	and	w0, w0, #0xff
  414c2c:	eor	w0, w0, #0x1
  414c30:	and	w0, w0, #0xff
  414c34:	cmp	w0, #0x0
  414c38:	b.eq	414c7c <__fxstatat@plt+0x1176c>  // b.none
  414c3c:	ldrsw	x0, [sp, #76]
  414c40:	lsl	x0, x0, #3
  414c44:	ldr	x1, [sp, #32]
  414c48:	add	x0, x1, x0
  414c4c:	ldr	x0, [x0]
  414c50:	add	x1, sp, #0x30
  414c54:	ldr	x3, [sp, #24]
  414c58:	ldr	x2, [sp, #16]
  414c5c:	blr	x3
  414c60:	str	w0, [sp, #60]
  414c64:	ldr	w1, [sp, #68]
  414c68:	ldr	w0, [sp, #60]
  414c6c:	cmp	w1, w0
  414c70:	b.ge	414c7c <__fxstatat@plt+0x1176c>  // b.tcont
  414c74:	ldr	w0, [sp, #60]
  414c78:	str	w0, [sp, #68]
  414c7c:	ldrsw	x0, [sp, #76]
  414c80:	add	x0, x0, #0x1
  414c84:	lsl	x0, x0, #3
  414c88:	ldr	x1, [sp, #32]
  414c8c:	add	x0, x1, x0
  414c90:	ldr	x0, [x0]
  414c94:	ldrb	w0, [x0]
  414c98:	cmp	w0, #0x2f
  414c9c:	b.eq	414cc8 <__fxstatat@plt+0x117b8>  // b.none
  414ca0:	add	x0, sp, #0x30
  414ca4:	ldr	w1, [sp, #68]
  414ca8:	bl	4148f0 <__fxstatat@plt+0x113e0>
  414cac:	str	w0, [sp, #56]
  414cb0:	ldr	w1, [sp, #68]
  414cb4:	ldr	w0, [sp, #56]
  414cb8:	cmp	w1, w0
  414cbc:	b.ge	414cc8 <__fxstatat@plt+0x117b8>  // b.tcont
  414cc0:	ldr	w0, [sp, #56]
  414cc4:	str	w0, [sp, #68]
  414cc8:	ldr	w0, [sp, #76]
  414ccc:	add	w0, w0, #0x1
  414cd0:	str	w0, [sp, #76]
  414cd4:	ldr	w1, [sp, #76]
  414cd8:	ldr	w0, [sp, #72]
  414cdc:	cmp	w1, w0
  414ce0:	b.lt	414c20 <__fxstatat@plt+0x11710>  // b.tstop
  414ce4:	add	x0, sp, #0x30
  414ce8:	bl	414a94 <__fxstatat@plt+0x11584>
  414cec:	b	414d3c <__fxstatat@plt+0x1182c>
  414cf0:	ldrsw	x0, [sp, #76]
  414cf4:	lsl	x0, x0, #3
  414cf8:	ldr	x1, [sp, #32]
  414cfc:	add	x0, x1, x0
  414d00:	ldr	x0, [x0]
  414d04:	add	x1, sp, #0x30
  414d08:	ldr	x3, [sp, #24]
  414d0c:	ldr	x2, [sp, #16]
  414d10:	blr	x3
  414d14:	str	w0, [sp, #64]
  414d18:	ldr	w1, [sp, #68]
  414d1c:	ldr	w0, [sp, #64]
  414d20:	cmp	w1, w0
  414d24:	b.ge	414d30 <__fxstatat@plt+0x11820>  // b.tcont
  414d28:	ldr	w0, [sp, #64]
  414d2c:	str	w0, [sp, #68]
  414d30:	ldr	w0, [sp, #76]
  414d34:	add	w0, w0, #0x1
  414d38:	str	w0, [sp, #76]
  414d3c:	ldr	w1, [sp, #76]
  414d40:	ldr	w0, [sp, #44]
  414d44:	cmp	w1, w0
  414d48:	b.lt	414cf0 <__fxstatat@plt+0x117e0>  // b.tstop
  414d4c:	ldr	w0, [sp, #68]
  414d50:	ldp	x29, x30, [sp], #80
  414d54:	ret
  414d58:	stp	x29, x30, [sp, #-32]!
  414d5c:	mov	x29, sp
  414d60:	str	x0, [sp, #24]
  414d64:	bl	403420 <__errno_location@plt>
  414d68:	mov	x1, x0
  414d6c:	mov	w0, #0x5f                  	// #95
  414d70:	str	w0, [x1]
  414d74:	mov	w0, #0xffffffff            	// #-1
  414d78:	ldp	x29, x30, [sp], #32
  414d7c:	ret
  414d80:	sub	sp, sp, #0x10
  414d84:	str	x0, [sp, #8]
  414d88:	nop
  414d8c:	add	sp, sp, #0x10
  414d90:	ret
  414d94:	stp	x29, x30, [sp, #-32]!
  414d98:	mov	x29, sp
  414d9c:	str	x0, [sp, #24]
  414da0:	bl	403420 <__errno_location@plt>
  414da4:	mov	x1, x0
  414da8:	mov	w0, #0x5f                  	// #95
  414dac:	str	w0, [x1]
  414db0:	mov	w0, #0xffffffff            	// #-1
  414db4:	ldp	x29, x30, [sp], #32
  414db8:	ret
  414dbc:	stp	x29, x30, [sp, #-32]!
  414dc0:	mov	x29, sp
  414dc4:	str	x0, [sp, #24]
  414dc8:	bl	403420 <__errno_location@plt>
  414dcc:	mov	x1, x0
  414dd0:	mov	w0, #0x5f                  	// #95
  414dd4:	str	w0, [x1]
  414dd8:	mov	w0, #0xffffffff            	// #-1
  414ddc:	ldp	x29, x30, [sp], #32
  414de0:	ret
  414de4:	stp	x29, x30, [sp, #-48]!
  414de8:	mov	x29, sp
  414dec:	str	x0, [sp, #40]
  414df0:	str	w1, [sp, #36]
  414df4:	str	x2, [sp, #24]
  414df8:	bl	403420 <__errno_location@plt>
  414dfc:	mov	x1, x0
  414e00:	mov	w0, #0x5f                  	// #95
  414e04:	str	w0, [x1]
  414e08:	mov	w0, #0xffffffff            	// #-1
  414e0c:	ldp	x29, x30, [sp], #48
  414e10:	ret
  414e14:	stp	x29, x30, [sp, #-32]!
  414e18:	mov	x29, sp
  414e1c:	str	x0, [sp, #24]
  414e20:	str	x1, [sp, #16]
  414e24:	bl	403420 <__errno_location@plt>
  414e28:	mov	x1, x0
  414e2c:	mov	w0, #0x5f                  	// #95
  414e30:	str	w0, [x1]
  414e34:	mov	w0, #0xffffffff            	// #-1
  414e38:	ldp	x29, x30, [sp], #32
  414e3c:	ret
  414e40:	stp	x29, x30, [sp, #-32]!
  414e44:	mov	x29, sp
  414e48:	str	x0, [sp, #24]
  414e4c:	str	x1, [sp, #16]
  414e50:	bl	403420 <__errno_location@plt>
  414e54:	mov	x1, x0
  414e58:	mov	w0, #0x5f                  	// #95
  414e5c:	str	w0, [x1]
  414e60:	mov	w0, #0xffffffff            	// #-1
  414e64:	ldp	x29, x30, [sp], #32
  414e68:	ret
  414e6c:	stp	x29, x30, [sp, #-32]!
  414e70:	mov	x29, sp
  414e74:	str	w0, [sp, #28]
  414e78:	str	x1, [sp, #16]
  414e7c:	bl	403420 <__errno_location@plt>
  414e80:	mov	x1, x0
  414e84:	mov	w0, #0x5f                  	// #95
  414e88:	str	w0, [x1]
  414e8c:	mov	w0, #0xffffffff            	// #-1
  414e90:	ldp	x29, x30, [sp], #32
  414e94:	ret
  414e98:	stp	x29, x30, [sp, #-32]!
  414e9c:	mov	x29, sp
  414ea0:	str	x0, [sp, #24]
  414ea4:	str	x1, [sp, #16]
  414ea8:	bl	403420 <__errno_location@plt>
  414eac:	mov	x1, x0
  414eb0:	mov	w0, #0x5f                  	// #95
  414eb4:	str	w0, [x1]
  414eb8:	mov	w0, #0xffffffff            	// #-1
  414ebc:	ldp	x29, x30, [sp], #32
  414ec0:	ret
  414ec4:	stp	x29, x30, [sp, #-32]!
  414ec8:	mov	x29, sp
  414ecc:	str	x0, [sp, #24]
  414ed0:	str	x1, [sp, #16]
  414ed4:	bl	403420 <__errno_location@plt>
  414ed8:	mov	x1, x0
  414edc:	mov	w0, #0x5f                  	// #95
  414ee0:	str	w0, [x1]
  414ee4:	mov	w0, #0xffffffff            	// #-1
  414ee8:	ldp	x29, x30, [sp], #32
  414eec:	ret
  414ef0:	stp	x29, x30, [sp, #-32]!
  414ef4:	mov	x29, sp
  414ef8:	str	w0, [sp, #28]
  414efc:	str	x1, [sp, #16]
  414f00:	bl	403420 <__errno_location@plt>
  414f04:	mov	x1, x0
  414f08:	mov	w0, #0x5f                  	// #95
  414f0c:	str	w0, [x1]
  414f10:	mov	w0, #0xffffffff            	// #-1
  414f14:	ldp	x29, x30, [sp], #32
  414f18:	ret
  414f1c:	stp	x29, x30, [sp, #-32]!
  414f20:	mov	x29, sp
  414f24:	str	x0, [sp, #24]
  414f28:	bl	403420 <__errno_location@plt>
  414f2c:	mov	x1, x0
  414f30:	mov	w0, #0x5f                  	// #95
  414f34:	str	w0, [x1]
  414f38:	mov	w0, #0xffffffff            	// #-1
  414f3c:	ldp	x29, x30, [sp], #32
  414f40:	ret
  414f44:	stp	x29, x30, [sp, #-32]!
  414f48:	mov	x29, sp
  414f4c:	str	x0, [sp, #24]
  414f50:	bl	403420 <__errno_location@plt>
  414f54:	mov	x1, x0
  414f58:	mov	w0, #0x5f                  	// #95
  414f5c:	str	w0, [x1]
  414f60:	mov	w0, #0xffffffff            	// #-1
  414f64:	ldp	x29, x30, [sp], #32
  414f68:	ret
  414f6c:	stp	x29, x30, [sp, #-32]!
  414f70:	mov	x29, sp
  414f74:	str	x0, [sp, #24]
  414f78:	bl	403420 <__errno_location@plt>
  414f7c:	mov	x1, x0
  414f80:	mov	w0, #0x5f                  	// #95
  414f84:	str	w0, [x1]
  414f88:	mov	w0, #0xffffffff            	// #-1
  414f8c:	ldp	x29, x30, [sp], #32
  414f90:	ret
  414f94:	stp	x29, x30, [sp, #-48]!
  414f98:	mov	x29, sp
  414f9c:	str	x0, [sp, #40]
  414fa0:	str	x1, [sp, #32]
  414fa4:	strh	w2, [sp, #30]
  414fa8:	str	x3, [sp, #16]
  414fac:	bl	403420 <__errno_location@plt>
  414fb0:	mov	x1, x0
  414fb4:	mov	w0, #0x5f                  	// #95
  414fb8:	str	w0, [x1]
  414fbc:	mov	w0, #0xffffffff            	// #-1
  414fc0:	ldp	x29, x30, [sp], #48
  414fc4:	ret
  414fc8:	stp	x29, x30, [sp, #-32]!
  414fcc:	mov	x29, sp
  414fd0:	str	x0, [sp, #24]
  414fd4:	bl	403420 <__errno_location@plt>
  414fd8:	mov	x1, x0
  414fdc:	mov	w0, #0x5f                  	// #95
  414fe0:	str	w0, [x1]
  414fe4:	mov	w0, #0x0                   	// #0
  414fe8:	ldp	x29, x30, [sp], #32
  414fec:	ret
  414ff0:	stp	x29, x30, [sp, #-32]!
  414ff4:	mov	x29, sp
  414ff8:	str	x0, [sp, #24]
  414ffc:	str	x1, [sp, #16]
  415000:	bl	403420 <__errno_location@plt>
  415004:	mov	x1, x0
  415008:	mov	w0, #0x5f                  	// #95
  41500c:	str	w0, [x1]
  415010:	mov	w0, #0xffffffff            	// #-1
  415014:	ldp	x29, x30, [sp], #32
  415018:	ret
  41501c:	sub	sp, sp, #0x10
  415020:	str	x0, [sp, #8]
  415024:	ldr	x0, [sp, #8]
  415028:	ldr	x0, [x0, #80]
  41502c:	add	sp, sp, #0x10
  415030:	ret
  415034:	sub	sp, sp, #0x10
  415038:	str	x0, [sp, #8]
  41503c:	ldr	x0, [sp, #8]
  415040:	ldr	x0, [x0, #112]
  415044:	add	sp, sp, #0x10
  415048:	ret
  41504c:	sub	sp, sp, #0x10
  415050:	str	x0, [sp, #8]
  415054:	ldr	x0, [sp, #8]
  415058:	ldr	x0, [x0, #96]
  41505c:	add	sp, sp, #0x10
  415060:	ret
  415064:	sub	sp, sp, #0x10
  415068:	str	x0, [sp, #8]
  41506c:	mov	x0, #0x0                   	// #0
  415070:	add	sp, sp, #0x10
  415074:	ret
  415078:	sub	sp, sp, #0x10
  41507c:	str	x0, [sp, #8]
  415080:	ldr	x0, [sp, #8]
  415084:	ldp	x0, x1, [x0, #72]
  415088:	add	sp, sp, #0x10
  41508c:	ret
  415090:	sub	sp, sp, #0x10
  415094:	str	x0, [sp, #8]
  415098:	ldr	x0, [sp, #8]
  41509c:	ldp	x0, x1, [x0, #104]
  4150a0:	add	sp, sp, #0x10
  4150a4:	ret
  4150a8:	sub	sp, sp, #0x10
  4150ac:	str	x0, [sp, #8]
  4150b0:	ldr	x0, [sp, #8]
  4150b4:	ldp	x0, x1, [x0, #88]
  4150b8:	add	sp, sp, #0x10
  4150bc:	ret
  4150c0:	sub	sp, sp, #0x20
  4150c4:	str	x0, [sp, #8]
  4150c8:	mov	x0, #0xffffffffffffffff    	// #-1
  4150cc:	str	x0, [sp, #16]
  4150d0:	mov	x0, #0xffffffffffffffff    	// #-1
  4150d4:	str	x0, [sp, #24]
  4150d8:	ldp	x0, x1, [sp, #16]
  4150dc:	add	sp, sp, #0x20
  4150e0:	ret
  4150e4:	sub	sp, sp, #0x10
  4150e8:	str	w0, [sp, #12]
  4150ec:	str	x1, [sp]
  4150f0:	ldr	w0, [sp, #12]
  4150f4:	add	sp, sp, #0x10
  4150f8:	ret
  4150fc:	stp	x29, x30, [sp, #-48]!
  415100:	mov	x29, sp
  415104:	str	w0, [sp, #44]
  415108:	str	x1, [sp, #32]
  41510c:	str	x2, [sp, #24]
  415110:	mov	w3, #0x0                   	// #0
  415114:	ldr	x2, [sp, #24]
  415118:	ldr	x1, [sp, #32]
  41511c:	ldr	w0, [sp, #44]
  415120:	bl	41bdd0 <__fxstatat@plt+0x188c0>
  415124:	ldp	x29, x30, [sp], #48
  415128:	ret
  41512c:	stp	x29, x30, [sp, #-48]!
  415130:	mov	x29, sp
  415134:	str	w0, [sp, #44]
  415138:	str	x1, [sp, #32]
  41513c:	str	x2, [sp, #24]
  415140:	mov	w3, #0x100                 	// #256
  415144:	ldr	x2, [sp, #24]
  415148:	ldr	x1, [sp, #32]
  41514c:	ldr	w0, [sp, #44]
  415150:	bl	41bdd0 <__fxstatat@plt+0x188c0>
  415154:	ldp	x29, x30, [sp], #48
  415158:	ret
  41515c:	stp	x29, x30, [sp, #-32]!
  415160:	mov	x29, sp
  415164:	str	x0, [sp, #24]
  415168:	str	x1, [sp, #16]
  41516c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  415170:	add	x1, x0, #0x9d0
  415174:	ldr	x0, [sp, #24]
  415178:	bl	403250 <strspn@plt>
  41517c:	mov	x1, x0
  415180:	ldr	x0, [sp, #16]
  415184:	cmp	x0, x1
  415188:	cset	w0, ls  // ls = plast
  41518c:	and	w0, w0, #0xff
  415190:	ldp	x29, x30, [sp], #32
  415194:	ret
  415198:	stp	x29, x30, [sp, #-128]!
  41519c:	mov	x29, sp
  4151a0:	str	x0, [sp, #56]
  4151a4:	str	w1, [sp, #52]
  4151a8:	str	x2, [sp, #40]
  4151ac:	str	x3, [sp, #32]
  4151b0:	str	x4, [sp, #24]
  4151b4:	mov	w0, #0xffffffff            	// #-1
  4151b8:	str	w0, [sp, #120]
  4151bc:	bl	403420 <__errno_location@plt>
  4151c0:	ldr	w0, [x0]
  4151c4:	str	w0, [sp, #108]
  4151c8:	mov	w0, #0xa2f8                	// #41720
  4151cc:	movk	w0, #0x3, lsl #16
  4151d0:	str	w0, [sp, #104]
  4151d4:	ldr	x0, [sp, #56]
  4151d8:	bl	402c70 <strlen@plt>
  4151dc:	str	x0, [sp, #96]
  4151e0:	ldrsw	x1, [sp, #52]
  4151e4:	ldr	x0, [sp, #24]
  4151e8:	add	x0, x1, x0
  4151ec:	ldr	x1, [sp, #96]
  4151f0:	cmp	x1, x0
  4151f4:	b.cc	415230 <__fxstatat@plt+0x11d20>  // b.lo, b.ul, b.last
  4151f8:	ldr	x1, [sp, #96]
  4151fc:	ldr	x0, [sp, #24]
  415200:	sub	x1, x1, x0
  415204:	ldrsw	x0, [sp, #52]
  415208:	sub	x0, x1, x0
  41520c:	ldr	x1, [sp, #56]
  415210:	add	x0, x1, x0
  415214:	ldr	x1, [sp, #24]
  415218:	bl	41515c <__fxstatat@plt+0x11c4c>
  41521c:	and	w0, w0, #0xff
  415220:	eor	w0, w0, #0x1
  415224:	and	w0, w0, #0xff
  415228:	cmp	w0, #0x0
  41522c:	b.eq	415248 <__fxstatat@plt+0x11d38>  // b.none
  415230:	bl	403420 <__errno_location@plt>
  415234:	mov	x1, x0
  415238:	mov	w0, #0x16                  	// #22
  41523c:	str	w0, [x1]
  415240:	mov	w0, #0xffffffff            	// #-1
  415244:	b	415398 <__fxstatat@plt+0x11e88>
  415248:	ldr	x1, [sp, #96]
  41524c:	ldr	x0, [sp, #24]
  415250:	sub	x1, x1, x0
  415254:	ldrsw	x0, [sp, #52]
  415258:	sub	x0, x1, x0
  41525c:	ldr	x1, [sp, #56]
  415260:	add	x0, x1, x0
  415264:	str	x0, [sp, #88]
  415268:	ldr	x1, [sp, #24]
  41526c:	mov	x0, #0x0                   	// #0
  415270:	bl	41996c <__fxstatat@plt+0x1645c>
  415274:	str	x0, [sp, #80]
  415278:	ldr	x0, [sp, #80]
  41527c:	cmp	x0, #0x0
  415280:	b.ne	41528c <__fxstatat@plt+0x11d7c>  // b.any
  415284:	mov	w0, #0xffffffff            	// #-1
  415288:	b	415398 <__fxstatat@plt+0x11e88>
  41528c:	str	wzr, [sp, #124]
  415290:	b	415340 <__fxstatat@plt+0x11e30>
  415294:	str	xzr, [sp, #112]
  415298:	b	4152d4 <__fxstatat@plt+0x11dc4>
  41529c:	mov	x1, #0x3d                  	// #61
  4152a0:	ldr	x0, [sp, #80]
  4152a4:	bl	4199e0 <__fxstatat@plt+0x164d0>
  4152a8:	mov	x2, x0
  4152ac:	ldr	x1, [sp, #88]
  4152b0:	ldr	x0, [sp, #112]
  4152b4:	add	x0, x1, x0
  4152b8:	adrp	x1, 41e000 <__fxstatat@plt+0x1aaf0>
  4152bc:	add	x1, x1, #0x9d8
  4152c0:	ldrb	w1, [x1, x2]
  4152c4:	strb	w1, [x0]
  4152c8:	ldr	x0, [sp, #112]
  4152cc:	add	x0, x0, #0x1
  4152d0:	str	x0, [sp, #112]
  4152d4:	ldr	x1, [sp, #112]
  4152d8:	ldr	x0, [sp, #24]
  4152dc:	cmp	x1, x0
  4152e0:	b.cc	41529c <__fxstatat@plt+0x11d8c>  // b.lo, b.ul, b.last
  4152e4:	ldr	x2, [sp, #32]
  4152e8:	ldr	x1, [sp, #40]
  4152ec:	ldr	x0, [sp, #56]
  4152f0:	blr	x2
  4152f4:	str	w0, [sp, #120]
  4152f8:	ldr	w0, [sp, #120]
  4152fc:	cmp	w0, #0x0
  415300:	b.lt	415318 <__fxstatat@plt+0x11e08>  // b.tstop
  415304:	bl	403420 <__errno_location@plt>
  415308:	mov	x1, x0
  41530c:	ldr	w0, [sp, #108]
  415310:	str	w0, [x1]
  415314:	b	415370 <__fxstatat@plt+0x11e60>
  415318:	bl	403420 <__errno_location@plt>
  41531c:	ldr	w0, [x0]
  415320:	cmp	w0, #0x11
  415324:	b.eq	415334 <__fxstatat@plt+0x11e24>  // b.none
  415328:	mov	w0, #0xffffffff            	// #-1
  41532c:	str	w0, [sp, #120]
  415330:	b	415370 <__fxstatat@plt+0x11e60>
  415334:	ldr	w0, [sp, #124]
  415338:	add	w0, w0, #0x1
  41533c:	str	w0, [sp, #124]
  415340:	ldr	w1, [sp, #124]
  415344:	ldr	w0, [sp, #104]
  415348:	cmp	w1, w0
  41534c:	b.cc	415294 <__fxstatat@plt+0x11d84>  // b.lo, b.ul, b.last
  415350:	ldr	x0, [sp, #80]
  415354:	bl	419be4 <__fxstatat@plt+0x166d4>
  415358:	bl	403420 <__errno_location@plt>
  41535c:	mov	x1, x0
  415360:	mov	w0, #0x11                  	// #17
  415364:	str	w0, [x1]
  415368:	mov	w0, #0xffffffff            	// #-1
  41536c:	b	415398 <__fxstatat@plt+0x11e88>
  415370:	bl	403420 <__errno_location@plt>
  415374:	ldr	w0, [x0]
  415378:	str	w0, [sp, #76]
  41537c:	ldr	x0, [sp, #80]
  415380:	bl	419be4 <__fxstatat@plt+0x166d4>
  415384:	bl	403420 <__errno_location@plt>
  415388:	mov	x1, x0
  41538c:	ldr	w0, [sp, #76]
  415390:	str	w0, [x1]
  415394:	ldr	w0, [sp, #120]
  415398:	ldp	x29, x30, [sp], #128
  41539c:	ret
  4153a0:	stp	x29, x30, [sp, #-48]!
  4153a4:	mov	x29, sp
  4153a8:	str	x0, [sp, #24]
  4153ac:	str	x1, [sp, #16]
  4153b0:	ldr	x0, [sp, #16]
  4153b4:	str	x0, [sp, #40]
  4153b8:	ldr	x0, [sp, #40]
  4153bc:	ldr	w1, [x0]
  4153c0:	mov	w0, #0xffffff3c            	// #-196
  4153c4:	and	w1, w1, w0
  4153c8:	mov	w0, #0xc2                  	// #194
  4153cc:	orr	w0, w1, w0
  4153d0:	mov	w2, #0x180                 	// #384
  4153d4:	mov	w1, w0
  4153d8:	ldr	x0, [sp, #24]
  4153dc:	bl	402ef0 <open@plt>
  4153e0:	ldp	x29, x30, [sp], #48
  4153e4:	ret
  4153e8:	stp	x29, x30, [sp, #-32]!
  4153ec:	mov	x29, sp
  4153f0:	str	x0, [sp, #24]
  4153f4:	str	x1, [sp, #16]
  4153f8:	mov	w1, #0x1c0                 	// #448
  4153fc:	ldr	x0, [sp, #24]
  415400:	bl	4034b0 <mkdir@plt>
  415404:	ldp	x29, x30, [sp], #32
  415408:	ret
  41540c:	stp	x29, x30, [sp, #-160]!
  415410:	mov	x29, sp
  415414:	str	x0, [sp, #24]
  415418:	str	x1, [sp, #16]
  41541c:	add	x0, sp, #0x20
  415420:	mov	x1, x0
  415424:	ldr	x0, [sp, #24]
  415428:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  41542c:	cmp	w0, #0x0
  415430:	b.eq	415444 <__fxstatat@plt+0x11f34>  // b.none
  415434:	bl	403420 <__errno_location@plt>
  415438:	ldr	w0, [x0]
  41543c:	cmp	w0, #0x4b
  415440:	b.ne	415454 <__fxstatat@plt+0x11f44>  // b.any
  415444:	bl	403420 <__errno_location@plt>
  415448:	mov	x1, x0
  41544c:	mov	w0, #0x11                  	// #17
  415450:	str	w0, [x1]
  415454:	bl	403420 <__errno_location@plt>
  415458:	ldr	w0, [x0]
  41545c:	cmp	w0, #0x2
  415460:	b.ne	41546c <__fxstatat@plt+0x11f5c>  // b.any
  415464:	mov	w0, #0x0                   	// #0
  415468:	b	415470 <__fxstatat@plt+0x11f60>
  41546c:	mov	w0, #0xffffffff            	// #-1
  415470:	ldp	x29, x30, [sp], #160
  415474:	ret
  415478:	stp	x29, x30, [sp, #-64]!
  41547c:	mov	x29, sp
  415480:	str	x0, [sp, #40]
  415484:	str	w1, [sp, #36]
  415488:	str	w2, [sp, #32]
  41548c:	str	w3, [sp, #28]
  415490:	str	x4, [sp, #16]
  415494:	ldr	w0, [sp, #28]
  415498:	cmp	w0, #0x2
  41549c:	b.eq	4154e8 <__fxstatat@plt+0x11fd8>  // b.none
  4154a0:	ldr	w0, [sp, #28]
  4154a4:	cmp	w0, #0x2
  4154a8:	b.gt	4154f8 <__fxstatat@plt+0x11fe8>
  4154ac:	ldr	w0, [sp, #28]
  4154b0:	cmp	w0, #0x0
  4154b4:	b.eq	4154c8 <__fxstatat@plt+0x11fb8>  // b.none
  4154b8:	ldr	w0, [sp, #28]
  4154bc:	cmp	w0, #0x1
  4154c0:	b.eq	4154d8 <__fxstatat@plt+0x11fc8>  // b.none
  4154c4:	b	4154f8 <__fxstatat@plt+0x11fe8>
  4154c8:	adrp	x0, 415000 <__fxstatat@plt+0x11af0>
  4154cc:	add	x0, x0, #0x3a0
  4154d0:	str	x0, [sp, #56]
  4154d4:	b	415518 <__fxstatat@plt+0x12008>
  4154d8:	adrp	x0, 415000 <__fxstatat@plt+0x11af0>
  4154dc:	add	x0, x0, #0x3e8
  4154e0:	str	x0, [sp, #56]
  4154e4:	b	415518 <__fxstatat@plt+0x12008>
  4154e8:	adrp	x0, 415000 <__fxstatat@plt+0x11af0>
  4154ec:	add	x0, x0, #0x40c
  4154f0:	str	x0, [sp, #56]
  4154f4:	b	415518 <__fxstatat@plt+0x12008>
  4154f8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4154fc:	add	x3, x0, #0xa50
  415500:	mov	w2, #0x147                 	// #327
  415504:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  415508:	add	x1, x0, #0xa18
  41550c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  415510:	add	x0, x0, #0xa28
  415514:	bl	403410 <__assert_fail@plt>
  415518:	add	x0, sp, #0x20
  41551c:	ldr	x4, [sp, #16]
  415520:	ldr	x3, [sp, #56]
  415524:	mov	x2, x0
  415528:	ldr	w1, [sp, #36]
  41552c:	ldr	x0, [sp, #40]
  415530:	bl	415198 <__fxstatat@plt+0x11c88>
  415534:	ldp	x29, x30, [sp], #64
  415538:	ret
  41553c:	stp	x29, x30, [sp, #-48]!
  415540:	mov	x29, sp
  415544:	str	x0, [sp, #40]
  415548:	str	w1, [sp, #36]
  41554c:	str	w2, [sp, #32]
  415550:	str	w3, [sp, #28]
  415554:	mov	x4, #0x6                   	// #6
  415558:	ldr	w3, [sp, #28]
  41555c:	ldr	w2, [sp, #32]
  415560:	ldr	w1, [sp, #36]
  415564:	ldr	x0, [sp, #40]
  415568:	bl	415478 <__fxstatat@plt+0x11f68>
  41556c:	ldp	x29, x30, [sp], #48
  415570:	ret
  415574:	stp	x29, x30, [sp, #-48]!
  415578:	mov	x29, sp
  41557c:	str	x0, [sp, #40]
  415580:	str	w1, [sp, #36]
  415584:	str	x2, [sp, #24]
  415588:	str	x3, [sp, #16]
  41558c:	mov	x4, #0x6                   	// #6
  415590:	ldr	x3, [sp, #16]
  415594:	ldr	x2, [sp, #24]
  415598:	ldr	w1, [sp, #36]
  41559c:	ldr	x0, [sp, #40]
  4155a0:	bl	415198 <__fxstatat@plt+0x11c88>
  4155a4:	ldp	x29, x30, [sp], #48
  4155a8:	ret
  4155ac:	stp	x29, x30, [sp, #-48]!
  4155b0:	mov	x29, sp
  4155b4:	str	w0, [sp, #28]
  4155b8:	ldr	w0, [sp, #28]
  4155bc:	cmp	w0, #0x0
  4155c0:	b.lt	415608 <__fxstatat@plt+0x120f8>  // b.tstop
  4155c4:	ldr	w0, [sp, #28]
  4155c8:	cmp	w0, #0x2
  4155cc:	b.gt	415608 <__fxstatat@plt+0x120f8>
  4155d0:	ldr	w0, [sp, #28]
  4155d4:	bl	41b188 <__fxstatat@plt+0x17c78>
  4155d8:	str	w0, [sp, #44]
  4155dc:	bl	403420 <__errno_location@plt>
  4155e0:	ldr	w0, [x0]
  4155e4:	str	w0, [sp, #40]
  4155e8:	ldr	w0, [sp, #28]
  4155ec:	bl	403040 <close@plt>
  4155f0:	bl	403420 <__errno_location@plt>
  4155f4:	mov	x1, x0
  4155f8:	ldr	w0, [sp, #40]
  4155fc:	str	w0, [x1]
  415600:	ldr	w0, [sp, #44]
  415604:	str	w0, [sp, #28]
  415608:	ldr	w0, [sp, #28]
  41560c:	ldp	x29, x30, [sp], #48
  415610:	ret
  415614:	sub	sp, sp, #0x20
  415618:	str	x0, [sp, #8]
  41561c:	str	x1, [sp]
  415620:	ldr	x0, [sp, #8]
  415624:	str	x0, [sp, #24]
  415628:	ldr	x0, [sp, #24]
  41562c:	ldr	x0, [x0]
  415630:	ldr	x1, [sp]
  415634:	udiv	x2, x0, x1
  415638:	ldr	x1, [sp]
  41563c:	mul	x1, x2, x1
  415640:	sub	x0, x0, x1
  415644:	add	sp, sp, #0x20
  415648:	ret
  41564c:	sub	sp, sp, #0x20
  415650:	str	x0, [sp, #8]
  415654:	str	x1, [sp]
  415658:	ldr	x0, [sp, #8]
  41565c:	str	x0, [sp, #24]
  415660:	ldr	x0, [sp]
  415664:	str	x0, [sp, #16]
  415668:	ldr	x0, [sp, #24]
  41566c:	ldr	x1, [x0]
  415670:	ldr	x0, [sp, #16]
  415674:	ldr	x0, [x0]
  415678:	cmp	x1, x0
  41567c:	cset	w0, eq  // eq = none
  415680:	and	w0, w0, #0xff
  415684:	add	sp, sp, #0x20
  415688:	ret
  41568c:	stp	x29, x30, [sp, #-48]!
  415690:	mov	x29, sp
  415694:	str	x0, [sp, #40]
  415698:	str	x1, [sp, #32]
  41569c:	str	x2, [sp, #24]
  4156a0:	str	w3, [sp, #20]
  4156a4:	ldr	w4, [sp, #20]
  4156a8:	ldr	x3, [sp, #24]
  4156ac:	ldr	x2, [sp, #32]
  4156b0:	ldr	x1, [sp, #40]
  4156b4:	mov	w0, #0xffffff9c            	// #-100
  4156b8:	bl	4156c4 <__fxstatat@plt+0x121b4>
  4156bc:	ldp	x29, x30, [sp], #48
  4156c0:	ret
  4156c4:	stp	x29, x30, [sp, #-368]!
  4156c8:	mov	x29, sp
  4156cc:	str	x19, [sp, #16]
  4156d0:	str	w0, [sp, #60]
  4156d4:	str	x1, [sp, #48]
  4156d8:	str	x2, [sp, #40]
  4156dc:	str	x3, [sp, #32]
  4156e0:	str	w4, [sp, #56]
  4156e4:	ldr	x0, [sp, #40]
  4156e8:	ldr	x0, [x0, #88]
  4156ec:	str	x0, [sp, #312]
  4156f0:	ldr	x0, [sp, #32]
  4156f4:	ldr	x0, [x0, #88]
  4156f8:	str	x0, [sp, #360]
  4156fc:	ldr	x0, [sp, #40]
  415700:	bl	41504c <__fxstatat@plt+0x11b3c>
  415704:	str	w0, [sp, #308]
  415708:	ldr	x0, [sp, #32]
  41570c:	bl	41504c <__fxstatat@plt+0x11b3c>
  415710:	str	w0, [sp, #356]
  415714:	ldr	w0, [sp, #56]
  415718:	and	w0, w0, #0x1
  41571c:	cmp	w0, #0x0
  415720:	b.eq	415f70 <__fxstatat@plt+0x12a60>  // b.none
  415724:	str	xzr, [sp, #344]
  415728:	ldr	x1, [sp, #312]
  41572c:	ldr	x0, [sp, #360]
  415730:	cmp	x1, x0
  415734:	b.ne	415750 <__fxstatat@plt+0x12240>  // b.any
  415738:	ldr	w1, [sp, #308]
  41573c:	ldr	w0, [sp, #356]
  415740:	cmp	w1, w0
  415744:	b.ne	415750 <__fxstatat@plt+0x12240>  // b.any
  415748:	mov	w0, #0x0                   	// #0
  41574c:	b	415fcc <__fxstatat@plt+0x12abc>
  415750:	ldr	x0, [sp, #360]
  415754:	sub	x0, x0, #0x1
  415758:	ldr	x1, [sp, #312]
  41575c:	cmp	x1, x0
  415760:	b.ge	41576c <__fxstatat@plt+0x1225c>  // b.tcont
  415764:	mov	w0, #0xffffffff            	// #-1
  415768:	b	415fcc <__fxstatat@plt+0x12abc>
  41576c:	ldr	x0, [sp, #312]
  415770:	sub	x0, x0, #0x1
  415774:	ldr	x1, [sp, #360]
  415778:	cmp	x1, x0
  41577c:	b.ge	415788 <__fxstatat@plt+0x12278>  // b.tcont
  415780:	mov	w0, #0x1                   	// #1
  415784:	b	415fcc <__fxstatat@plt+0x12abc>
  415788:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41578c:	add	x0, x0, #0xb18
  415790:	ldr	x0, [x0]
  415794:	cmp	x0, #0x0
  415798:	b.ne	4157d0 <__fxstatat@plt+0x122c0>  // b.any
  41579c:	adrp	x0, 403000 <getpagesize@plt>
  4157a0:	add	x4, x0, #0x1c0
  4157a4:	adrp	x0, 415000 <__fxstatat@plt+0x11af0>
  4157a8:	add	x3, x0, #0x64c
  4157ac:	adrp	x0, 415000 <__fxstatat@plt+0x11af0>
  4157b0:	add	x2, x0, #0x614
  4157b4:	mov	x1, #0x0                   	// #0
  4157b8:	mov	x0, #0x10                  	// #16
  4157bc:	bl	40f5cc <__fxstatat@plt+0xc0bc>
  4157c0:	mov	x1, x0
  4157c4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4157c8:	add	x0, x0, #0xb18
  4157cc:	str	x1, [x0]
  4157d0:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4157d4:	add	x0, x0, #0xb18
  4157d8:	ldr	x0, [x0]
  4157dc:	cmp	x0, #0x0
  4157e0:	b.eq	4158c0 <__fxstatat@plt+0x123b0>  // b.none
  4157e4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4157e8:	add	x0, x0, #0xb20
  4157ec:	ldr	x0, [x0]
  4157f0:	cmp	x0, #0x0
  4157f4:	b.ne	41584c <__fxstatat@plt+0x1233c>  // b.any
  4157f8:	mov	x0, #0x10                  	// #16
  4157fc:	bl	402ec0 <malloc@plt>
  415800:	mov	x1, x0
  415804:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  415808:	add	x0, x0, #0xb20
  41580c:	str	x1, [x0]
  415810:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  415814:	add	x0, x0, #0xb20
  415818:	ldr	x0, [x0]
  41581c:	cmp	x0, #0x0
  415820:	b.eq	4158c8 <__fxstatat@plt+0x123b8>  // b.none
  415824:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  415828:	add	x0, x0, #0xb20
  41582c:	ldr	x0, [x0]
  415830:	mov	w1, #0x9400                	// #37888
  415834:	movk	w1, #0x7735, lsl #16
  415838:	str	w1, [x0, #8]
  41583c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  415840:	add	x0, x0, #0xb20
  415844:	ldr	x0, [x0]
  415848:	strb	wzr, [x0, #12]
  41584c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  415850:	add	x0, x0, #0xb20
  415854:	ldr	x0, [x0]
  415858:	ldr	x1, [sp, #40]
  41585c:	ldr	x1, [x1]
  415860:	str	x1, [x0]
  415864:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  415868:	add	x0, x0, #0xb18
  41586c:	ldr	x2, [x0]
  415870:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  415874:	add	x0, x0, #0xb20
  415878:	ldr	x0, [x0]
  41587c:	mov	x1, x0
  415880:	mov	x0, x2
  415884:	bl	41024c <__fxstatat@plt+0xcd3c>
  415888:	str	x0, [sp, #344]
  41588c:	ldr	x0, [sp, #344]
  415890:	cmp	x0, #0x0
  415894:	b.eq	4158d0 <__fxstatat@plt+0x123c0>  // b.none
  415898:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41589c:	add	x0, x0, #0xb20
  4158a0:	ldr	x0, [x0]
  4158a4:	ldr	x1, [sp, #344]
  4158a8:	cmp	x1, x0
  4158ac:	b.ne	415938 <__fxstatat@plt+0x12428>  // b.any
  4158b0:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4158b4:	add	x0, x0, #0xb20
  4158b8:	str	xzr, [x0]
  4158bc:	b	415938 <__fxstatat@plt+0x12428>
  4158c0:	nop
  4158c4:	b	4158d4 <__fxstatat@plt+0x123c4>
  4158c8:	nop
  4158cc:	b	4158d4 <__fxstatat@plt+0x123c4>
  4158d0:	nop
  4158d4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4158d8:	add	x0, x0, #0xb18
  4158dc:	ldr	x0, [x0]
  4158e0:	cmp	x0, #0x0
  4158e4:	b.eq	41590c <__fxstatat@plt+0x123fc>  // b.none
  4158e8:	ldr	x0, [sp, #40]
  4158ec:	ldr	x0, [x0]
  4158f0:	str	x0, [sp, #224]
  4158f4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4158f8:	add	x0, x0, #0xb18
  4158fc:	ldr	x0, [x0]
  415900:	add	x1, sp, #0xe0
  415904:	bl	40ee58 <__fxstatat@plt+0xb948>
  415908:	str	x0, [sp, #344]
  41590c:	ldr	x0, [sp, #344]
  415910:	cmp	x0, #0x0
  415914:	b.ne	415938 <__fxstatat@plt+0x12428>  // b.any
  415918:	add	x0, sp, #0xe0
  41591c:	str	x0, [sp, #344]
  415920:	ldr	x0, [sp, #344]
  415924:	mov	w1, #0x9400                	// #37888
  415928:	movk	w1, #0x7735, lsl #16
  41592c:	str	w1, [x0, #8]
  415930:	ldr	x0, [sp, #344]
  415934:	strb	wzr, [x0, #12]
  415938:	ldr	x0, [sp, #344]
  41593c:	ldr	w0, [x0, #8]
  415940:	str	w0, [sp, #340]
  415944:	ldr	x0, [sp, #344]
  415948:	ldrb	w0, [x0, #12]
  41594c:	eor	w0, w0, #0x1
  415950:	and	w0, w0, #0xff
  415954:	cmp	w0, #0x0
  415958:	b.eq	415f20 <__fxstatat@plt+0x12a10>  // b.none
  41595c:	ldr	x0, [sp, #40]
  415960:	ldr	x0, [x0, #72]
  415964:	str	x0, [sp, #296]
  415968:	ldr	x0, [sp, #40]
  41596c:	ldr	x0, [x0, #104]
  415970:	str	x0, [sp, #288]
  415974:	ldr	x0, [sp, #312]
  415978:	str	x0, [sp, #280]
  41597c:	ldr	x0, [sp, #40]
  415980:	bl	41501c <__fxstatat@plt+0x11b0c>
  415984:	str	w0, [sp, #276]
  415988:	ldr	x0, [sp, #40]
  41598c:	bl	415034 <__fxstatat@plt+0x11b24>
  415990:	str	w0, [sp, #272]
  415994:	ldr	w0, [sp, #308]
  415998:	str	w0, [sp, #268]
  41599c:	ldr	x1, [sp, #296]
  4159a0:	ldr	x0, [sp, #288]
  4159a4:	orr	x1, x1, x0
  4159a8:	ldr	x0, [sp, #280]
  4159ac:	orr	x0, x1, x0
  4159b0:	and	x0, x0, #0x1
  4159b4:	cmp	x0, #0x0
  4159b8:	cset	w0, ne  // ne = any
  4159bc:	strb	w0, [sp, #267]
  4159c0:	ldr	w0, [sp, #276]
  4159c4:	str	w0, [sp, #336]
  4159c8:	ldr	w0, [sp, #272]
  4159cc:	str	w0, [sp, #332]
  4159d0:	ldr	w0, [sp, #268]
  4159d4:	str	w0, [sp, #328]
  4159d8:	mov	w0, #0x1                   	// #1
  4159dc:	str	w0, [sp, #260]
  4159e0:	ldr	w1, [sp, #260]
  4159e4:	mov	w0, w1
  4159e8:	lsl	w0, w0, #2
  4159ec:	add	w0, w0, w1
  4159f0:	lsl	w0, w0, #1
  4159f4:	str	w0, [sp, #260]
  4159f8:	ldr	w0, [sp, #336]
  4159fc:	ldr	w1, [sp, #260]
  415a00:	sdiv	w2, w0, w1
  415a04:	ldr	w1, [sp, #260]
  415a08:	mul	w1, w2, w1
  415a0c:	sub	w1, w0, w1
  415a10:	ldr	w0, [sp, #332]
  415a14:	ldr	w2, [sp, #260]
  415a18:	sdiv	w3, w0, w2
  415a1c:	ldr	w2, [sp, #260]
  415a20:	mul	w2, w3, w2
  415a24:	sub	w0, w0, w2
  415a28:	orr	w1, w1, w0
  415a2c:	ldr	w0, [sp, #328]
  415a30:	ldr	w2, [sp, #260]
  415a34:	sdiv	w3, w0, w2
  415a38:	ldr	w2, [sp, #260]
  415a3c:	mul	w2, w3, w2
  415a40:	sub	w0, w0, w2
  415a44:	orr	w0, w1, w0
  415a48:	cmp	w0, #0x0
  415a4c:	b.eq	415a5c <__fxstatat@plt+0x1254c>  // b.none
  415a50:	mov	w0, #0x1                   	// #1
  415a54:	str	w0, [sp, #340]
  415a58:	b	415c1c <__fxstatat@plt+0x1270c>
  415a5c:	ldr	w0, [sp, #260]
  415a60:	str	w0, [sp, #340]
  415a64:	ldr	w1, [sp, #336]
  415a68:	ldr	w0, [sp, #260]
  415a6c:	sdiv	w0, w1, w0
  415a70:	str	w0, [sp, #336]
  415a74:	ldr	w1, [sp, #332]
  415a78:	ldr	w0, [sp, #260]
  415a7c:	sdiv	w0, w1, w0
  415a80:	str	w0, [sp, #332]
  415a84:	ldr	w1, [sp, #328]
  415a88:	ldr	w0, [sp, #260]
  415a8c:	sdiv	w0, w1, w0
  415a90:	str	w0, [sp, #328]
  415a94:	b	415b54 <__fxstatat@plt+0x12644>
  415a98:	ldr	w1, [sp, #340]
  415a9c:	mov	w0, #0xca00                	// #51712
  415aa0:	movk	w0, #0x3b9a, lsl #16
  415aa4:	cmp	w1, w0
  415aa8:	b.ne	415ad0 <__fxstatat@plt+0x125c0>  // b.any
  415aac:	ldrb	w0, [sp, #267]
  415ab0:	eor	w0, w0, #0x1
  415ab4:	and	w0, w0, #0xff
  415ab8:	cmp	w0, #0x0
  415abc:	b.eq	415c18 <__fxstatat@plt+0x12708>  // b.none
  415ac0:	ldr	w0, [sp, #340]
  415ac4:	lsl	w0, w0, #1
  415ac8:	str	w0, [sp, #340]
  415acc:	b	415c18 <__fxstatat@plt+0x12708>
  415ad0:	ldr	w1, [sp, #340]
  415ad4:	mov	w0, w1
  415ad8:	lsl	w0, w0, #2
  415adc:	add	w0, w0, w1
  415ae0:	lsl	w0, w0, #1
  415ae4:	str	w0, [sp, #340]
  415ae8:	ldr	w0, [sp, #336]
  415aec:	mov	w1, #0x6667                	// #26215
  415af0:	movk	w1, #0x6666, lsl #16
  415af4:	smull	x1, w0, w1
  415af8:	lsr	x1, x1, #32
  415afc:	asr	w1, w1, #2
  415b00:	asr	w0, w0, #31
  415b04:	sub	w0, w1, w0
  415b08:	str	w0, [sp, #336]
  415b0c:	ldr	w0, [sp, #332]
  415b10:	mov	w1, #0x6667                	// #26215
  415b14:	movk	w1, #0x6666, lsl #16
  415b18:	smull	x1, w0, w1
  415b1c:	lsr	x1, x1, #32
  415b20:	asr	w1, w1, #2
  415b24:	asr	w0, w0, #31
  415b28:	sub	w0, w1, w0
  415b2c:	str	w0, [sp, #332]
  415b30:	ldr	w0, [sp, #328]
  415b34:	mov	w1, #0x6667                	// #26215
  415b38:	movk	w1, #0x6666, lsl #16
  415b3c:	smull	x1, w0, w1
  415b40:	lsr	x1, x1, #32
  415b44:	asr	w1, w1, #2
  415b48:	asr	w0, w0, #31
  415b4c:	sub	w0, w1, w0
  415b50:	str	w0, [sp, #328]
  415b54:	ldr	x0, [sp, #344]
  415b58:	ldr	w0, [x0, #8]
  415b5c:	ldr	w1, [sp, #340]
  415b60:	cmp	w1, w0
  415b64:	b.ge	415c1c <__fxstatat@plt+0x1270c>  // b.tcont
  415b68:	ldr	w1, [sp, #336]
  415b6c:	mov	w0, #0x6667                	// #26215
  415b70:	movk	w0, #0x6666, lsl #16
  415b74:	smull	x0, w1, w0
  415b78:	lsr	x0, x0, #32
  415b7c:	asr	w2, w0, #2
  415b80:	asr	w0, w1, #31
  415b84:	sub	w2, w2, w0
  415b88:	mov	w0, w2
  415b8c:	lsl	w0, w0, #2
  415b90:	add	w0, w0, w2
  415b94:	lsl	w0, w0, #1
  415b98:	sub	w2, w1, w0
  415b9c:	ldr	w3, [sp, #332]
  415ba0:	mov	w0, #0x6667                	// #26215
  415ba4:	movk	w0, #0x6666, lsl #16
  415ba8:	smull	x0, w3, w0
  415bac:	lsr	x0, x0, #32
  415bb0:	asr	w1, w0, #2
  415bb4:	asr	w0, w3, #31
  415bb8:	sub	w1, w1, w0
  415bbc:	mov	w0, w1
  415bc0:	lsl	w0, w0, #2
  415bc4:	add	w0, w0, w1
  415bc8:	lsl	w0, w0, #1
  415bcc:	sub	w1, w3, w0
  415bd0:	orr	w3, w2, w1
  415bd4:	ldr	w2, [sp, #328]
  415bd8:	mov	w0, #0x6667                	// #26215
  415bdc:	movk	w0, #0x6666, lsl #16
  415be0:	smull	x0, w2, w0
  415be4:	lsr	x0, x0, #32
  415be8:	asr	w1, w0, #2
  415bec:	asr	w0, w2, #31
  415bf0:	sub	w1, w1, w0
  415bf4:	mov	w0, w1
  415bf8:	lsl	w0, w0, #2
  415bfc:	add	w0, w0, w1
  415c00:	lsl	w0, w0, #1
  415c04:	sub	w1, w2, w0
  415c08:	orr	w0, w3, w1
  415c0c:	cmp	w0, #0x0
  415c10:	b.eq	415a98 <__fxstatat@plt+0x12588>  // b.none
  415c14:	b	415c1c <__fxstatat@plt+0x1270c>
  415c18:	nop
  415c1c:	ldr	x0, [sp, #344]
  415c20:	ldr	w1, [sp, #340]
  415c24:	str	w1, [x0, #8]
  415c28:	ldr	w0, [sp, #340]
  415c2c:	cmp	w0, #0x1
  415c30:	b.le	415f08 <__fxstatat@plt+0x129f8>
  415c34:	ldr	w1, [sp, #340]
  415c38:	mov	w0, #0x9400                	// #37888
  415c3c:	movk	w0, #0x7735, lsl #16
  415c40:	cmp	w1, w0
  415c44:	cset	w0, eq  // eq = none
  415c48:	and	w0, w0, #0xff
  415c4c:	mvn	w0, w0
  415c50:	sxtw	x0, w0
  415c54:	ldr	x1, [sp, #360]
  415c58:	and	x0, x1, x0
  415c5c:	str	x0, [sp, #248]
  415c60:	ldr	x1, [sp, #360]
  415c64:	ldr	x0, [sp, #312]
  415c68:	cmp	x1, x0
  415c6c:	b.lt	415c90 <__fxstatat@plt+0x12780>  // b.tstop
  415c70:	ldr	x1, [sp, #360]
  415c74:	ldr	x0, [sp, #312]
  415c78:	cmp	x1, x0
  415c7c:	b.ne	415c98 <__fxstatat@plt+0x12788>  // b.any
  415c80:	ldr	w1, [sp, #356]
  415c84:	ldr	w0, [sp, #308]
  415c88:	cmp	w1, w0
  415c8c:	b.gt	415c98 <__fxstatat@plt+0x12788>
  415c90:	mov	w0, #0x1                   	// #1
  415c94:	b	415f00 <__fxstatat@plt+0x129f0>
  415c98:	ldr	x1, [sp, #312]
  415c9c:	ldr	x0, [sp, #248]
  415ca0:	cmp	x1, x0
  415ca4:	b.lt	415ce4 <__fxstatat@plt+0x127d4>  // b.tstop
  415ca8:	ldr	x1, [sp, #312]
  415cac:	ldr	x0, [sp, #248]
  415cb0:	cmp	x1, x0
  415cb4:	b.ne	415cec <__fxstatat@plt+0x127dc>  // b.any
  415cb8:	ldr	w0, [sp, #356]
  415cbc:	ldr	w1, [sp, #340]
  415cc0:	sdiv	w2, w0, w1
  415cc4:	ldr	w1, [sp, #340]
  415cc8:	mul	w1, w2, w1
  415ccc:	sub	w0, w0, w1
  415cd0:	ldr	w1, [sp, #356]
  415cd4:	sub	w0, w1, w0
  415cd8:	ldr	w1, [sp, #308]
  415cdc:	cmp	w1, w0
  415ce0:	b.ge	415cec <__fxstatat@plt+0x127dc>  // b.tcont
  415ce4:	mov	w0, #0xffffffff            	// #-1
  415ce8:	b	415f00 <__fxstatat@plt+0x129f0>
  415cec:	ldr	x0, [sp, #296]
  415cf0:	str	x0, [sp, #64]
  415cf4:	ldrsw	x0, [sp, #276]
  415cf8:	str	x0, [sp, #72]
  415cfc:	ldr	w1, [sp, #340]
  415d00:	mov	w0, #0x9400                	// #37888
  415d04:	movk	w0, #0x7735, lsl #16
  415d08:	cmp	w1, w0
  415d0c:	cset	w0, eq  // eq = none
  415d10:	and	w0, w0, #0xff
  415d14:	and	x1, x0, #0xff
  415d18:	ldr	x0, [sp, #280]
  415d1c:	orr	x0, x1, x0
  415d20:	str	x0, [sp, #80]
  415d24:	ldr	w0, [sp, #340]
  415d28:	mov	w1, #0x8e39                	// #36409
  415d2c:	movk	w1, #0x38e3, lsl #16
  415d30:	smull	x1, w0, w1
  415d34:	lsr	x1, x1, #32
  415d38:	asr	w1, w1, #1
  415d3c:	asr	w0, w0, #31
  415d40:	sub	w1, w1, w0
  415d44:	ldr	w0, [sp, #268]
  415d48:	add	w0, w1, w0
  415d4c:	sxtw	x0, w0
  415d50:	str	x0, [sp, #88]
  415d54:	add	x0, sp, #0x40
  415d58:	mov	w3, #0x100                 	// #256
  415d5c:	mov	x2, x0
  415d60:	ldr	x1, [sp, #48]
  415d64:	ldr	w0, [sp, #60]
  415d68:	bl	403270 <utimensat@plt>
  415d6c:	cmp	w0, #0x0
  415d70:	b.eq	415d7c <__fxstatat@plt+0x1286c>  // b.none
  415d74:	mov	w0, #0xfffffffe            	// #-2
  415d78:	b	415f00 <__fxstatat@plt+0x129f0>
  415d7c:	add	x0, sp, #0x60
  415d80:	mov	w3, #0x100                 	// #256
  415d84:	mov	x2, x0
  415d88:	ldr	x1, [sp, #48]
  415d8c:	ldr	w0, [sp, #60]
  415d90:	bl	41bdd0 <__fxstatat@plt+0x188c0>
  415d94:	str	w0, [sp, #244]
  415d98:	ldrsw	x1, [sp, #244]
  415d9c:	ldr	x2, [sp, #184]
  415da0:	ldr	x0, [sp, #280]
  415da4:	eor	x0, x2, x0
  415da8:	orr	x19, x1, x0
  415dac:	add	x0, sp, #0x60
  415db0:	bl	41504c <__fxstatat@plt+0x11b3c>
  415db4:	mov	x1, x0
  415db8:	ldrsw	x0, [sp, #268]
  415dbc:	eor	x0, x1, x0
  415dc0:	orr	x0, x19, x0
  415dc4:	cmp	x0, #0x0
  415dc8:	b.eq	415df4 <__fxstatat@plt+0x128e4>  // b.none
  415dcc:	ldr	x0, [sp, #280]
  415dd0:	str	x0, [sp, #80]
  415dd4:	ldrsw	x0, [sp, #268]
  415dd8:	str	x0, [sp, #88]
  415ddc:	add	x0, sp, #0x40
  415de0:	mov	w3, #0x100                 	// #256
  415de4:	mov	x2, x0
  415de8:	ldr	x1, [sp, #48]
  415dec:	ldr	w0, [sp, #60]
  415df0:	bl	403270 <utimensat@plt>
  415df4:	ldr	w0, [sp, #244]
  415df8:	cmp	w0, #0x0
  415dfc:	b.eq	415e08 <__fxstatat@plt+0x128f8>  // b.none
  415e00:	mov	w0, #0xfffffffe            	// #-2
  415e04:	b	415f00 <__fxstatat@plt+0x129f0>
  415e08:	ldr	w0, [sp, #340]
  415e0c:	str	w0, [sp, #240]
  415e10:	ldr	x0, [sp, #184]
  415e14:	and	w1, w0, #0x1
  415e18:	mov	w0, #0xca00                	// #51712
  415e1c:	movk	w0, #0x3b9a, lsl #16
  415e20:	mul	w19, w1, w0
  415e24:	add	x0, sp, #0x60
  415e28:	bl	41504c <__fxstatat@plt+0x11b3c>
  415e2c:	add	w0, w19, w0
  415e30:	str	w0, [sp, #324]
  415e34:	mov	w0, #0x1                   	// #1
  415e38:	str	w0, [sp, #340]
  415e3c:	ldr	w1, [sp, #324]
  415e40:	ldr	w0, [sp, #340]
  415e44:	sdiv	w0, w1, w0
  415e48:	str	w0, [sp, #324]
  415e4c:	b	415ec0 <__fxstatat@plt+0x129b0>
  415e50:	ldr	w1, [sp, #340]
  415e54:	mov	w0, #0xca00                	// #51712
  415e58:	movk	w0, #0x3b9a, lsl #16
  415e5c:	cmp	w1, w0
  415e60:	b.ne	415e74 <__fxstatat@plt+0x12964>  // b.any
  415e64:	ldr	w0, [sp, #340]
  415e68:	lsl	w0, w0, #1
  415e6c:	str	w0, [sp, #340]
  415e70:	b	415f08 <__fxstatat@plt+0x129f8>
  415e74:	ldr	w1, [sp, #340]
  415e78:	mov	w0, w1
  415e7c:	lsl	w0, w0, #2
  415e80:	add	w0, w0, w1
  415e84:	lsl	w0, w0, #1
  415e88:	str	w0, [sp, #340]
  415e8c:	ldr	w1, [sp, #340]
  415e90:	ldr	w0, [sp, #240]
  415e94:	cmp	w1, w0
  415e98:	b.eq	415f04 <__fxstatat@plt+0x129f4>  // b.none
  415e9c:	ldr	w0, [sp, #324]
  415ea0:	mov	w1, #0x6667                	// #26215
  415ea4:	movk	w1, #0x6666, lsl #16
  415ea8:	smull	x1, w0, w1
  415eac:	lsr	x1, x1, #32
  415eb0:	asr	w1, w1, #2
  415eb4:	asr	w0, w0, #31
  415eb8:	sub	w0, w1, w0
  415ebc:	str	w0, [sp, #324]
  415ec0:	ldr	w2, [sp, #324]
  415ec4:	mov	w0, #0x6667                	// #26215
  415ec8:	movk	w0, #0x6666, lsl #16
  415ecc:	smull	x0, w2, w0
  415ed0:	lsr	x0, x0, #32
  415ed4:	asr	w1, w0, #2
  415ed8:	asr	w0, w2, #31
  415edc:	sub	w1, w1, w0
  415ee0:	mov	w0, w1
  415ee4:	lsl	w0, w0, #2
  415ee8:	add	w0, w0, w1
  415eec:	lsl	w0, w0, #1
  415ef0:	sub	w1, w2, w0
  415ef4:	cmp	w1, #0x0
  415ef8:	b.eq	415e50 <__fxstatat@plt+0x12940>  // b.none
  415efc:	b	415f08 <__fxstatat@plt+0x129f8>
  415f00:	b	415fcc <__fxstatat@plt+0x12abc>
  415f04:	nop
  415f08:	ldr	x0, [sp, #344]
  415f0c:	ldr	w1, [sp, #340]
  415f10:	str	w1, [x0, #8]
  415f14:	ldr	x0, [sp, #344]
  415f18:	mov	w1, #0x1                   	// #1
  415f1c:	strb	w1, [x0, #12]
  415f20:	ldr	w1, [sp, #340]
  415f24:	mov	w0, #0x9400                	// #37888
  415f28:	movk	w0, #0x7735, lsl #16
  415f2c:	cmp	w1, w0
  415f30:	cset	w0, eq  // eq = none
  415f34:	and	w0, w0, #0xff
  415f38:	mvn	w0, w0
  415f3c:	sxtw	x0, w0
  415f40:	ldr	x1, [sp, #360]
  415f44:	and	x0, x1, x0
  415f48:	str	x0, [sp, #360]
  415f4c:	ldr	w0, [sp, #356]
  415f50:	ldr	w1, [sp, #340]
  415f54:	sdiv	w2, w0, w1
  415f58:	ldr	w1, [sp, #340]
  415f5c:	mul	w1, w2, w1
  415f60:	sub	w0, w0, w1
  415f64:	ldr	w1, [sp, #356]
  415f68:	sub	w0, w1, w0
  415f6c:	str	w0, [sp, #356]
  415f70:	ldr	x1, [sp, #312]
  415f74:	ldr	x0, [sp, #360]
  415f78:	cmp	x1, x0
  415f7c:	b.lt	415fc8 <__fxstatat@plt+0x12ab8>  // b.tstop
  415f80:	ldr	x1, [sp, #312]
  415f84:	ldr	x0, [sp, #360]
  415f88:	cmp	x1, x0
  415f8c:	b.gt	415fc0 <__fxstatat@plt+0x12ab0>
  415f90:	ldr	w1, [sp, #308]
  415f94:	ldr	w0, [sp, #356]
  415f98:	cmp	w1, w0
  415f9c:	b.lt	415fb8 <__fxstatat@plt+0x12aa8>  // b.tstop
  415fa0:	ldr	w1, [sp, #308]
  415fa4:	ldr	w0, [sp, #356]
  415fa8:	cmp	w1, w0
  415fac:	cset	w0, gt
  415fb0:	and	w0, w0, #0xff
  415fb4:	b	415fcc <__fxstatat@plt+0x12abc>
  415fb8:	mov	w0, #0xffffffff            	// #-1
  415fbc:	b	415fcc <__fxstatat@plt+0x12abc>
  415fc0:	mov	w0, #0x1                   	// #1
  415fc4:	b	415fcc <__fxstatat@plt+0x12abc>
  415fc8:	mov	w0, #0xffffffff            	// #-1
  415fcc:	ldr	x19, [sp, #16]
  415fd0:	ldp	x29, x30, [sp], #368
  415fd4:	ret
  415fd8:	stp	x29, x30, [sp, #-48]!
  415fdc:	mov	x29, sp
  415fe0:	str	w0, [sp, #44]
  415fe4:	str	x1, [sp, #32]
  415fe8:	str	x2, [sp, #24]
  415fec:	mov	w3, #0x100                 	// #256
  415ff0:	ldr	x2, [sp, #24]
  415ff4:	ldr	x1, [sp, #32]
  415ff8:	ldr	w0, [sp, #44]
  415ffc:	bl	403270 <utimensat@plt>
  416000:	ldp	x29, x30, [sp], #48
  416004:	ret
  416008:	stp	x29, x30, [sp, #-48]!
  41600c:	mov	x29, sp
  416010:	str	x0, [sp, #24]
  416014:	str	wzr, [sp, #44]
  416018:	str	wzr, [sp, #40]
  41601c:	ldr	x0, [sp, #24]
  416020:	ldr	x1, [x0, #8]
  416024:	mov	x0, #0x3fffffff            	// #1073741823
  416028:	cmp	x1, x0
  41602c:	b.eq	41606c <__fxstatat@plt+0x12b5c>  // b.none
  416030:	ldr	x0, [sp, #24]
  416034:	ldr	x1, [x0, #8]
  416038:	mov	x0, #0x3ffffffe            	// #1073741822
  41603c:	cmp	x1, x0
  416040:	b.eq	41606c <__fxstatat@plt+0x12b5c>  // b.none
  416044:	ldr	x0, [sp, #24]
  416048:	ldr	x0, [x0, #8]
  41604c:	cmp	x0, #0x0
  416050:	b.lt	4160cc <__fxstatat@plt+0x12bbc>  // b.tstop
  416054:	ldr	x0, [sp, #24]
  416058:	ldr	x1, [x0, #8]
  41605c:	mov	x0, #0xc9ff                	// #51711
  416060:	movk	x0, #0x3b9a, lsl #16
  416064:	cmp	x1, x0
  416068:	b.gt	4160cc <__fxstatat@plt+0x12bbc>
  41606c:	ldr	x0, [sp, #24]
  416070:	add	x0, x0, #0x10
  416074:	ldr	x1, [x0, #8]
  416078:	mov	x0, #0x3fffffff            	// #1073741823
  41607c:	cmp	x1, x0
  416080:	b.eq	4160e4 <__fxstatat@plt+0x12bd4>  // b.none
  416084:	ldr	x0, [sp, #24]
  416088:	add	x0, x0, #0x10
  41608c:	ldr	x1, [x0, #8]
  416090:	mov	x0, #0x3ffffffe            	// #1073741822
  416094:	cmp	x1, x0
  416098:	b.eq	4160e4 <__fxstatat@plt+0x12bd4>  // b.none
  41609c:	ldr	x0, [sp, #24]
  4160a0:	add	x0, x0, #0x10
  4160a4:	ldr	x0, [x0, #8]
  4160a8:	cmp	x0, #0x0
  4160ac:	b.lt	4160cc <__fxstatat@plt+0x12bbc>  // b.tstop
  4160b0:	ldr	x0, [sp, #24]
  4160b4:	add	x0, x0, #0x10
  4160b8:	ldr	x1, [x0, #8]
  4160bc:	mov	x0, #0xc9ff                	// #51711
  4160c0:	movk	x0, #0x3b9a, lsl #16
  4160c4:	cmp	x1, x0
  4160c8:	b.le	4160e4 <__fxstatat@plt+0x12bd4>
  4160cc:	bl	403420 <__errno_location@plt>
  4160d0:	mov	x1, x0
  4160d4:	mov	w0, #0x16                  	// #22
  4160d8:	str	w0, [x1]
  4160dc:	mov	w0, #0xffffffff            	// #-1
  4160e0:	b	4161c0 <__fxstatat@plt+0x12cb0>
  4160e4:	ldr	x0, [sp, #24]
  4160e8:	ldr	x1, [x0, #8]
  4160ec:	mov	x0, #0x3fffffff            	// #1073741823
  4160f0:	cmp	x1, x0
  4160f4:	b.eq	41610c <__fxstatat@plt+0x12bfc>  // b.none
  4160f8:	ldr	x0, [sp, #24]
  4160fc:	ldr	x1, [x0, #8]
  416100:	mov	x0, #0x3ffffffe            	// #1073741822
  416104:	cmp	x1, x0
  416108:	b.ne	41613c <__fxstatat@plt+0x12c2c>  // b.any
  41610c:	ldr	x0, [sp, #24]
  416110:	str	xzr, [x0]
  416114:	mov	w0, #0x1                   	// #1
  416118:	str	w0, [sp, #44]
  41611c:	ldr	x0, [sp, #24]
  416120:	ldr	x1, [x0, #8]
  416124:	mov	x0, #0x3ffffffe            	// #1073741822
  416128:	cmp	x1, x0
  41612c:	b.ne	41613c <__fxstatat@plt+0x12c2c>  // b.any
  416130:	ldr	w0, [sp, #40]
  416134:	add	w0, w0, #0x1
  416138:	str	w0, [sp, #40]
  41613c:	ldr	x0, [sp, #24]
  416140:	add	x0, x0, #0x10
  416144:	ldr	x1, [x0, #8]
  416148:	mov	x0, #0x3fffffff            	// #1073741823
  41614c:	cmp	x1, x0
  416150:	b.eq	41616c <__fxstatat@plt+0x12c5c>  // b.none
  416154:	ldr	x0, [sp, #24]
  416158:	add	x0, x0, #0x10
  41615c:	ldr	x1, [x0, #8]
  416160:	mov	x0, #0x3ffffffe            	// #1073741822
  416164:	cmp	x1, x0
  416168:	b.ne	4161a4 <__fxstatat@plt+0x12c94>  // b.any
  41616c:	ldr	x0, [sp, #24]
  416170:	add	x0, x0, #0x10
  416174:	str	xzr, [x0]
  416178:	mov	w0, #0x1                   	// #1
  41617c:	str	w0, [sp, #44]
  416180:	ldr	x0, [sp, #24]
  416184:	add	x0, x0, #0x10
  416188:	ldr	x1, [x0, #8]
  41618c:	mov	x0, #0x3ffffffe            	// #1073741822
  416190:	cmp	x1, x0
  416194:	b.ne	4161a4 <__fxstatat@plt+0x12c94>  // b.any
  416198:	ldr	w0, [sp, #40]
  41619c:	add	w0, w0, #0x1
  4161a0:	str	w0, [sp, #40]
  4161a4:	ldr	w0, [sp, #40]
  4161a8:	cmp	w0, #0x1
  4161ac:	cset	w0, eq  // eq = none
  4161b0:	and	w0, w0, #0xff
  4161b4:	mov	w1, w0
  4161b8:	ldr	w0, [sp, #44]
  4161bc:	add	w0, w1, w0
  4161c0:	ldp	x29, x30, [sp], #48
  4161c4:	ret
  4161c8:	stp	x29, x30, [sp, #-64]!
  4161cc:	mov	x29, sp
  4161d0:	str	x19, [sp, #16]
  4161d4:	str	x0, [sp, #40]
  4161d8:	str	x1, [sp, #32]
  4161dc:	ldr	x0, [sp, #32]
  4161e0:	ldr	x0, [x0]
  4161e4:	str	x0, [sp, #56]
  4161e8:	ldr	x0, [sp, #56]
  4161ec:	ldr	x1, [x0, #8]
  4161f0:	mov	x0, #0x3ffffffe            	// #1073741822
  4161f4:	cmp	x1, x0
  4161f8:	b.ne	41621c <__fxstatat@plt+0x12d0c>  // b.any
  4161fc:	ldr	x0, [sp, #56]
  416200:	add	x0, x0, #0x10
  416204:	ldr	x1, [x0, #8]
  416208:	mov	x0, #0x3ffffffe            	// #1073741822
  41620c:	cmp	x1, x0
  416210:	b.ne	41621c <__fxstatat@plt+0x12d0c>  // b.any
  416214:	mov	w0, #0x1                   	// #1
  416218:	b	4162f4 <__fxstatat@plt+0x12de4>
  41621c:	ldr	x0, [sp, #56]
  416220:	ldr	x1, [x0, #8]
  416224:	mov	x0, #0x3fffffff            	// #1073741823
  416228:	cmp	x1, x0
  41622c:	b.ne	416258 <__fxstatat@plt+0x12d48>  // b.any
  416230:	ldr	x0, [sp, #56]
  416234:	add	x0, x0, #0x10
  416238:	ldr	x1, [x0, #8]
  41623c:	mov	x0, #0x3fffffff            	// #1073741823
  416240:	cmp	x1, x0
  416244:	b.ne	416258 <__fxstatat@plt+0x12d48>  // b.any
  416248:	ldr	x0, [sp, #32]
  41624c:	str	xzr, [x0]
  416250:	mov	w0, #0x0                   	// #0
  416254:	b	4162f4 <__fxstatat@plt+0x12de4>
  416258:	ldr	x0, [sp, #56]
  41625c:	ldr	x1, [x0, #8]
  416260:	mov	x0, #0x3ffffffe            	// #1073741822
  416264:	cmp	x1, x0
  416268:	b.ne	416280 <__fxstatat@plt+0x12d70>  // b.any
  41626c:	ldr	x0, [sp, #40]
  416270:	bl	415078 <__fxstatat@plt+0x11b68>
  416274:	ldr	x2, [sp, #56]
  416278:	stp	x0, x1, [x2]
  41627c:	b	41629c <__fxstatat@plt+0x12d8c>
  416280:	ldr	x0, [sp, #56]
  416284:	ldr	x1, [x0, #8]
  416288:	mov	x0, #0x3fffffff            	// #1073741823
  41628c:	cmp	x1, x0
  416290:	b.ne	41629c <__fxstatat@plt+0x12d8c>  // b.any
  416294:	ldr	x0, [sp, #56]
  416298:	bl	41946c <__fxstatat@plt+0x15f5c>
  41629c:	ldr	x0, [sp, #56]
  4162a0:	add	x0, x0, #0x10
  4162a4:	ldr	x1, [x0, #8]
  4162a8:	mov	x0, #0x3ffffffe            	// #1073741822
  4162ac:	cmp	x1, x0
  4162b0:	b.ne	4162cc <__fxstatat@plt+0x12dbc>  // b.any
  4162b4:	ldr	x0, [sp, #56]
  4162b8:	add	x19, x0, #0x10
  4162bc:	ldr	x0, [sp, #40]
  4162c0:	bl	4150a8 <__fxstatat@plt+0x11b98>
  4162c4:	stp	x0, x1, [x19]
  4162c8:	b	4162f0 <__fxstatat@plt+0x12de0>
  4162cc:	ldr	x0, [sp, #56]
  4162d0:	add	x0, x0, #0x10
  4162d4:	ldr	x1, [x0, #8]
  4162d8:	mov	x0, #0x3fffffff            	// #1073741823
  4162dc:	cmp	x1, x0
  4162e0:	b.ne	4162f0 <__fxstatat@plt+0x12de0>  // b.any
  4162e4:	ldr	x0, [sp, #56]
  4162e8:	add	x0, x0, #0x10
  4162ec:	bl	41946c <__fxstatat@plt+0x15f5c>
  4162f0:	mov	w0, #0x0                   	// #0
  4162f4:	ldr	x19, [sp, #16]
  4162f8:	ldp	x29, x30, [sp], #64
  4162fc:	ret
  416300:	stp	x29, x30, [sp, #-352]!
  416304:	mov	x29, sp
  416308:	str	x19, [sp, #16]
  41630c:	str	w0, [sp, #60]
  416310:	str	x1, [sp, #48]
  416314:	str	x2, [sp, #40]
  416318:	ldr	x0, [sp, #40]
  41631c:	cmp	x0, #0x0
  416320:	b.eq	41632c <__fxstatat@plt+0x12e1c>  // b.none
  416324:	add	x0, sp, #0x110
  416328:	b	416330 <__fxstatat@plt+0x12e20>
  41632c:	mov	x0, #0x0                   	// #0
  416330:	str	x0, [sp, #264]
  416334:	str	wzr, [sp, #348]
  416338:	ldr	x0, [sp, #264]
  41633c:	cmp	x0, #0x0
  416340:	b.eq	416368 <__fxstatat@plt+0x12e58>  // b.none
  416344:	ldr	x0, [sp, #40]
  416348:	ldp	x0, x1, [x0]
  41634c:	stp	x0, x1, [sp, #272]
  416350:	ldr	x0, [sp, #40]
  416354:	ldp	x0, x1, [x0, #16]
  416358:	stp	x0, x1, [sp, #288]
  41635c:	ldr	x0, [sp, #264]
  416360:	bl	416008 <__fxstatat@plt+0x12af8>
  416364:	str	w0, [sp, #348]
  416368:	ldr	w0, [sp, #348]
  41636c:	cmp	w0, #0x0
  416370:	b.ge	41637c <__fxstatat@plt+0x12e6c>  // b.tcont
  416374:	mov	w0, #0xffffffff            	// #-1
  416378:	b	41686c <__fxstatat@plt+0x1335c>
  41637c:	ldr	w0, [sp, #60]
  416380:	cmp	w0, #0x0
  416384:	b.ge	4163ac <__fxstatat@plt+0x12e9c>  // b.tcont
  416388:	ldr	x0, [sp, #48]
  41638c:	cmp	x0, #0x0
  416390:	b.ne	4163ac <__fxstatat@plt+0x12e9c>  // b.any
  416394:	bl	403420 <__errno_location@plt>
  416398:	mov	x1, x0
  41639c:	mov	w0, #0x9                   	// #9
  4163a0:	str	w0, [x1]
  4163a4:	mov	w0, #0xffffffff            	// #-1
  4163a8:	b	41686c <__fxstatat@plt+0x1335c>
  4163ac:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4163b0:	add	x0, x0, #0xb28
  4163b4:	ldr	w0, [x0]
  4163b8:	cmp	w0, #0x0
  4163bc:	b.lt	41656c <__fxstatat@plt+0x1305c>  // b.tstop
  4163c0:	ldr	w0, [sp, #348]
  4163c4:	cmp	w0, #0x2
  4163c8:	b.ne	416484 <__fxstatat@plt+0x12f74>  // b.any
  4163cc:	ldr	w0, [sp, #60]
  4163d0:	cmp	w0, #0x0
  4163d4:	b.ge	4163f8 <__fxstatat@plt+0x12ee8>  // b.tcont
  4163d8:	add	x0, sp, #0x88
  4163dc:	mov	x1, x0
  4163e0:	ldr	x0, [sp, #48]
  4163e4:	bl	41bda0 <__fxstatat@plt+0x18890>
  4163e8:	cmp	w0, #0x0
  4163ec:	cset	w0, ne  // ne = any
  4163f0:	and	w0, w0, #0xff
  4163f4:	b	416414 <__fxstatat@plt+0x12f04>
  4163f8:	add	x0, sp, #0x88
  4163fc:	mov	x1, x0
  416400:	ldr	w0, [sp, #60]
  416404:	bl	41bdb0 <__fxstatat@plt+0x188a0>
  416408:	cmp	w0, #0x0
  41640c:	cset	w0, ne  // ne = any
  416410:	and	w0, w0, #0xff
  416414:	cmp	w0, #0x0
  416418:	b.eq	416424 <__fxstatat@plt+0x12f14>  // b.none
  41641c:	mov	w0, #0xffffffff            	// #-1
  416420:	b	41686c <__fxstatat@plt+0x1335c>
  416424:	ldr	x0, [sp, #264]
  416428:	ldr	x1, [x0, #8]
  41642c:	mov	x0, #0x3ffffffe            	// #1073741822
  416430:	cmp	x1, x0
  416434:	b.ne	41644c <__fxstatat@plt+0x12f3c>  // b.any
  416438:	ldr	x19, [sp, #264]
  41643c:	add	x0, sp, #0x88
  416440:	bl	415078 <__fxstatat@plt+0x11b68>
  416444:	stp	x0, x1, [x19]
  416448:	b	416478 <__fxstatat@plt+0x12f68>
  41644c:	ldr	x0, [sp, #264]
  416450:	add	x0, x0, #0x10
  416454:	ldr	x1, [x0, #8]
  416458:	mov	x0, #0x3ffffffe            	// #1073741822
  41645c:	cmp	x1, x0
  416460:	b.ne	416478 <__fxstatat@plt+0x12f68>  // b.any
  416464:	ldr	x0, [sp, #264]
  416468:	add	x19, x0, #0x10
  41646c:	add	x0, sp, #0x88
  416470:	bl	4150a8 <__fxstatat@plt+0x11b98>
  416474:	stp	x0, x1, [x19]
  416478:	ldr	w0, [sp, #348]
  41647c:	add	w0, w0, #0x1
  416480:	str	w0, [sp, #348]
  416484:	ldr	w0, [sp, #60]
  416488:	cmp	w0, #0x0
  41648c:	b.ge	4164fc <__fxstatat@plt+0x12fec>  // b.tcont
  416490:	ldr	x0, [sp, #264]
  416494:	mov	w3, #0x0                   	// #0
  416498:	mov	x2, x0
  41649c:	ldr	x1, [sp, #48]
  4164a0:	mov	w0, #0xffffff9c            	// #-100
  4164a4:	bl	403270 <utimensat@plt>
  4164a8:	str	w0, [sp, #324]
  4164ac:	ldr	w0, [sp, #324]
  4164b0:	cmp	w0, #0x0
  4164b4:	b.le	4164c8 <__fxstatat@plt+0x12fb8>
  4164b8:	bl	403420 <__errno_location@plt>
  4164bc:	mov	x1, x0
  4164c0:	mov	w0, #0x26                  	// #38
  4164c4:	str	w0, [x1]
  4164c8:	ldr	w0, [sp, #324]
  4164cc:	cmp	w0, #0x0
  4164d0:	b.eq	4164e4 <__fxstatat@plt+0x12fd4>  // b.none
  4164d4:	bl	403420 <__errno_location@plt>
  4164d8:	ldr	w0, [x0]
  4164dc:	cmp	w0, #0x26
  4164e0:	b.eq	4164fc <__fxstatat@plt+0x12fec>  // b.none
  4164e4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4164e8:	add	x0, x0, #0xb28
  4164ec:	mov	w1, #0x1                   	// #1
  4164f0:	str	w1, [x0]
  4164f4:	ldr	w0, [sp, #324]
  4164f8:	b	41686c <__fxstatat@plt+0x1335c>
  4164fc:	ldr	w0, [sp, #60]
  416500:	cmp	w0, #0x0
  416504:	b.lt	41656c <__fxstatat@plt+0x1305c>  // b.tstop
  416508:	ldr	x0, [sp, #264]
  41650c:	mov	x1, x0
  416510:	ldr	w0, [sp, #60]
  416514:	bl	402f10 <futimens@plt>
  416518:	str	w0, [sp, #324]
  41651c:	ldr	w0, [sp, #324]
  416520:	cmp	w0, #0x0
  416524:	b.le	416538 <__fxstatat@plt+0x13028>
  416528:	bl	403420 <__errno_location@plt>
  41652c:	mov	x1, x0
  416530:	mov	w0, #0x26                  	// #38
  416534:	str	w0, [x1]
  416538:	ldr	w0, [sp, #324]
  41653c:	cmp	w0, #0x0
  416540:	b.eq	416554 <__fxstatat@plt+0x13044>  // b.none
  416544:	bl	403420 <__errno_location@plt>
  416548:	ldr	w0, [x0]
  41654c:	cmp	w0, #0x26
  416550:	b.eq	41656c <__fxstatat@plt+0x1305c>  // b.none
  416554:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  416558:	add	x0, x0, #0xb28
  41655c:	mov	w1, #0x1                   	// #1
  416560:	str	w1, [x0]
  416564:	ldr	w0, [sp, #324]
  416568:	b	41686c <__fxstatat@plt+0x1335c>
  41656c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  416570:	add	x0, x0, #0xb28
  416574:	mov	w1, #0xffffffff            	// #-1
  416578:	str	w1, [x0]
  41657c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  416580:	add	x0, x0, #0xb2c
  416584:	mov	w1, #0xffffffff            	// #-1
  416588:	str	w1, [x0]
  41658c:	ldr	w0, [sp, #348]
  416590:	cmp	w0, #0x0
  416594:	b.eq	416628 <__fxstatat@plt+0x13118>  // b.none
  416598:	ldr	w0, [sp, #348]
  41659c:	cmp	w0, #0x3
  4165a0:	b.eq	4165fc <__fxstatat@plt+0x130ec>  // b.none
  4165a4:	ldr	w0, [sp, #60]
  4165a8:	cmp	w0, #0x0
  4165ac:	b.ge	4165d0 <__fxstatat@plt+0x130c0>  // b.tcont
  4165b0:	add	x0, sp, #0x88
  4165b4:	mov	x1, x0
  4165b8:	ldr	x0, [sp, #48]
  4165bc:	bl	41bda0 <__fxstatat@plt+0x18890>
  4165c0:	cmp	w0, #0x0
  4165c4:	cset	w0, ne  // ne = any
  4165c8:	and	w0, w0, #0xff
  4165cc:	b	4165ec <__fxstatat@plt+0x130dc>
  4165d0:	add	x0, sp, #0x88
  4165d4:	mov	x1, x0
  4165d8:	ldr	w0, [sp, #60]
  4165dc:	bl	41bdb0 <__fxstatat@plt+0x188a0>
  4165e0:	cmp	w0, #0x0
  4165e4:	cset	w0, ne  // ne = any
  4165e8:	and	w0, w0, #0xff
  4165ec:	cmp	w0, #0x0
  4165f0:	b.eq	4165fc <__fxstatat@plt+0x130ec>  // b.none
  4165f4:	mov	w0, #0xffffffff            	// #-1
  4165f8:	b	41686c <__fxstatat@plt+0x1335c>
  4165fc:	ldr	x0, [sp, #264]
  416600:	cmp	x0, #0x0
  416604:	b.eq	416628 <__fxstatat@plt+0x13118>  // b.none
  416608:	add	x1, sp, #0x108
  41660c:	add	x0, sp, #0x88
  416610:	bl	4161c8 <__fxstatat@plt+0x12cb8>
  416614:	and	w0, w0, #0xff
  416618:	cmp	w0, #0x0
  41661c:	b.eq	416628 <__fxstatat@plt+0x13118>  // b.none
  416620:	mov	w0, #0x0                   	// #0
  416624:	b	41686c <__fxstatat@plt+0x1335c>
  416628:	ldr	x0, [sp, #264]
  41662c:	cmp	x0, #0x0
  416630:	b.eq	4166b8 <__fxstatat@plt+0x131a8>  // b.none
  416634:	ldr	x0, [sp, #264]
  416638:	ldr	x0, [x0]
  41663c:	str	x0, [sp, #72]
  416640:	ldr	x0, [sp, #264]
  416644:	ldr	x0, [x0, #8]
  416648:	mov	x1, #0xf7cf                	// #63439
  41664c:	movk	x1, #0xe353, lsl #16
  416650:	movk	x1, #0x9ba5, lsl #32
  416654:	movk	x1, #0x20c4, lsl #48
  416658:	smulh	x1, x0, x1
  41665c:	asr	x1, x1, #7
  416660:	asr	x0, x0, #63
  416664:	sub	x0, x1, x0
  416668:	str	x0, [sp, #80]
  41666c:	ldr	x0, [sp, #264]
  416670:	add	x0, x0, #0x10
  416674:	ldr	x0, [x0]
  416678:	str	x0, [sp, #88]
  41667c:	ldr	x0, [sp, #264]
  416680:	add	x0, x0, #0x10
  416684:	ldr	x0, [x0, #8]
  416688:	mov	x1, #0xf7cf                	// #63439
  41668c:	movk	x1, #0xe353, lsl #16
  416690:	movk	x1, #0x9ba5, lsl #32
  416694:	movk	x1, #0x20c4, lsl #48
  416698:	smulh	x1, x0, x1
  41669c:	asr	x1, x1, #7
  4166a0:	asr	x0, x0, #63
  4166a4:	sub	x0, x1, x0
  4166a8:	str	x0, [sp, #96]
  4166ac:	add	x0, sp, #0x48
  4166b0:	str	x0, [sp, #336]
  4166b4:	b	4166bc <__fxstatat@plt+0x131ac>
  4166b8:	str	xzr, [sp, #336]
  4166bc:	ldr	w0, [sp, #60]
  4166c0:	cmp	w0, #0x0
  4166c4:	b.ge	4166dc <__fxstatat@plt+0x131cc>  // b.tcont
  4166c8:	ldr	x2, [sp, #336]
  4166cc:	ldr	x1, [sp, #48]
  4166d0:	mov	w0, #0xffffff9c            	// #-100
  4166d4:	bl	402ed0 <futimesat@plt>
  4166d8:	b	41686c <__fxstatat@plt+0x1335c>
  4166dc:	ldr	x2, [sp, #336]
  4166e0:	mov	x1, #0x0                   	// #0
  4166e4:	ldr	w0, [sp, #60]
  4166e8:	bl	402ed0 <futimesat@plt>
  4166ec:	cmp	w0, #0x0
  4166f0:	b.ne	41684c <__fxstatat@plt+0x1333c>  // b.any
  4166f4:	ldr	x0, [sp, #336]
  4166f8:	cmp	x0, #0x0
  4166fc:	b.eq	416844 <__fxstatat@plt+0x13334>  // b.none
  416700:	ldr	x0, [sp, #336]
  416704:	ldr	x1, [x0, #8]
  416708:	mov	x0, #0xa11f                	// #41247
  41670c:	movk	x0, #0x7, lsl #16
  416710:	cmp	x1, x0
  416714:	cset	w0, gt
  416718:	strb	w0, [sp, #323]
  41671c:	ldr	x0, [sp, #336]
  416720:	add	x0, x0, #0x10
  416724:	ldr	x1, [x0, #8]
  416728:	mov	x0, #0xa11f                	// #41247
  41672c:	movk	x0, #0x7, lsl #16
  416730:	cmp	x1, x0
  416734:	cset	w0, gt
  416738:	strb	w0, [sp, #322]
  41673c:	ldrb	w1, [sp, #323]
  416740:	ldrb	w0, [sp, #322]
  416744:	orr	w0, w1, w0
  416748:	and	w0, w0, #0xff
  41674c:	cmp	w0, #0x0
  416750:	b.eq	416844 <__fxstatat@plt+0x13334>  // b.none
  416754:	add	x0, sp, #0x88
  416758:	mov	x1, x0
  41675c:	ldr	w0, [sp, #60]
  416760:	bl	41bdb0 <__fxstatat@plt+0x188a0>
  416764:	cmp	w0, #0x0
  416768:	b.ne	416844 <__fxstatat@plt+0x13334>  // b.any
  41676c:	ldr	x1, [sp, #208]
  416770:	ldr	x0, [sp, #336]
  416774:	ldr	x0, [x0]
  416778:	sub	x0, x1, x0
  41677c:	str	x0, [sp, #312]
  416780:	ldr	x1, [sp, #224]
  416784:	ldr	x0, [sp, #336]
  416788:	add	x0, x0, #0x10
  41678c:	ldr	x0, [x0]
  416790:	sub	x0, x1, x0
  416794:	str	x0, [sp, #304]
  416798:	str	xzr, [sp, #328]
  41679c:	ldr	x0, [sp, #336]
  4167a0:	ldp	x0, x1, [x0]
  4167a4:	stp	x0, x1, [sp, #104]
  4167a8:	ldr	x0, [sp, #336]
  4167ac:	ldp	x0, x1, [x0, #16]
  4167b0:	stp	x0, x1, [sp, #120]
  4167b4:	ldrb	w0, [sp, #323]
  4167b8:	cmp	w0, #0x0
  4167bc:	b.eq	4167ec <__fxstatat@plt+0x132dc>  // b.none
  4167c0:	ldr	x0, [sp, #312]
  4167c4:	cmp	x0, #0x1
  4167c8:	b.ne	4167ec <__fxstatat@plt+0x132dc>  // b.any
  4167cc:	add	x0, sp, #0x88
  4167d0:	bl	41501c <__fxstatat@plt+0x11b0c>
  4167d4:	cmp	x0, #0x0
  4167d8:	b.ne	4167ec <__fxstatat@plt+0x132dc>  // b.any
  4167dc:	add	x0, sp, #0x68
  4167e0:	str	x0, [sp, #328]
  4167e4:	ldr	x0, [sp, #328]
  4167e8:	str	xzr, [x0, #8]
  4167ec:	ldrb	w0, [sp, #322]
  4167f0:	cmp	w0, #0x0
  4167f4:	b.eq	416828 <__fxstatat@plt+0x13318>  // b.none
  4167f8:	ldr	x0, [sp, #304]
  4167fc:	cmp	x0, #0x1
  416800:	b.ne	416828 <__fxstatat@plt+0x13318>  // b.any
  416804:	add	x0, sp, #0x88
  416808:	bl	41504c <__fxstatat@plt+0x11b3c>
  41680c:	cmp	x0, #0x0
  416810:	b.ne	416828 <__fxstatat@plt+0x13318>  // b.any
  416814:	add	x0, sp, #0x68
  416818:	str	x0, [sp, #328]
  41681c:	ldr	x0, [sp, #328]
  416820:	add	x0, x0, #0x10
  416824:	str	xzr, [x0, #8]
  416828:	ldr	x0, [sp, #328]
  41682c:	cmp	x0, #0x0
  416830:	b.eq	416844 <__fxstatat@plt+0x13334>  // b.none
  416834:	ldr	x2, [sp, #328]
  416838:	mov	x1, #0x0                   	// #0
  41683c:	ldr	w0, [sp, #60]
  416840:	bl	402ed0 <futimesat@plt>
  416844:	mov	w0, #0x0                   	// #0
  416848:	b	41686c <__fxstatat@plt+0x1335c>
  41684c:	ldr	x0, [sp, #48]
  416850:	cmp	x0, #0x0
  416854:	b.ne	416860 <__fxstatat@plt+0x13350>  // b.any
  416858:	mov	w0, #0xffffffff            	// #-1
  41685c:	b	41686c <__fxstatat@plt+0x1335c>
  416860:	ldr	x1, [sp, #336]
  416864:	ldr	x0, [sp, #48]
  416868:	bl	403340 <utimes@plt>
  41686c:	ldr	x19, [sp, #16]
  416870:	ldp	x29, x30, [sp], #352
  416874:	ret
  416878:	stp	x29, x30, [sp, #-32]!
  41687c:	mov	x29, sp
  416880:	str	x0, [sp, #24]
  416884:	str	x1, [sp, #16]
  416888:	ldr	x2, [sp, #16]
  41688c:	ldr	x1, [sp, #24]
  416890:	mov	w0, #0xffffffff            	// #-1
  416894:	bl	416300 <__fxstatat@plt+0x12df0>
  416898:	ldp	x29, x30, [sp], #32
  41689c:	ret
  4168a0:	stp	x29, x30, [sp, #-224]!
  4168a4:	mov	x29, sp
  4168a8:	str	x19, [sp, #16]
  4168ac:	str	x0, [sp, #40]
  4168b0:	str	x1, [sp, #32]
  4168b4:	ldr	x0, [sp, #32]
  4168b8:	cmp	x0, #0x0
  4168bc:	b.eq	4168c8 <__fxstatat@plt+0x133b8>  // b.none
  4168c0:	add	x0, sp, #0xb8
  4168c4:	b	4168cc <__fxstatat@plt+0x133bc>
  4168c8:	mov	x0, #0x0                   	// #0
  4168cc:	str	x0, [sp, #176]
  4168d0:	str	wzr, [sp, #220]
  4168d4:	ldr	x0, [sp, #176]
  4168d8:	cmp	x0, #0x0
  4168dc:	b.eq	416904 <__fxstatat@plt+0x133f4>  // b.none
  4168e0:	ldr	x0, [sp, #32]
  4168e4:	ldp	x0, x1, [x0]
  4168e8:	stp	x0, x1, [sp, #184]
  4168ec:	ldr	x0, [sp, #32]
  4168f0:	ldp	x0, x1, [x0, #16]
  4168f4:	stp	x0, x1, [sp, #200]
  4168f8:	ldr	x0, [sp, #176]
  4168fc:	bl	416008 <__fxstatat@plt+0x12af8>
  416900:	str	w0, [sp, #220]
  416904:	ldr	w0, [sp, #220]
  416908:	cmp	w0, #0x0
  41690c:	b.ge	416918 <__fxstatat@plt+0x13408>  // b.tcont
  416910:	mov	w0, #0xffffffff            	// #-1
  416914:	b	416b10 <__fxstatat@plt+0x13600>
  416918:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41691c:	add	x0, x0, #0xb2c
  416920:	ldr	w0, [x0]
  416924:	cmp	w0, #0x0
  416928:	b.lt	416a34 <__fxstatat@plt+0x13524>  // b.tstop
  41692c:	ldr	w0, [sp, #220]
  416930:	cmp	w0, #0x2
  416934:	b.ne	4169b8 <__fxstatat@plt+0x134a8>  // b.any
  416938:	add	x0, sp, #0x30
  41693c:	mov	x1, x0
  416940:	ldr	x0, [sp, #40]
  416944:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  416948:	cmp	w0, #0x0
  41694c:	b.eq	416958 <__fxstatat@plt+0x13448>  // b.none
  416950:	mov	w0, #0xffffffff            	// #-1
  416954:	b	416b10 <__fxstatat@plt+0x13600>
  416958:	ldr	x0, [sp, #176]
  41695c:	ldr	x1, [x0, #8]
  416960:	mov	x0, #0x3ffffffe            	// #1073741822
  416964:	cmp	x1, x0
  416968:	b.ne	416980 <__fxstatat@plt+0x13470>  // b.any
  41696c:	ldr	x19, [sp, #176]
  416970:	add	x0, sp, #0x30
  416974:	bl	415078 <__fxstatat@plt+0x11b68>
  416978:	stp	x0, x1, [x19]
  41697c:	b	4169ac <__fxstatat@plt+0x1349c>
  416980:	ldr	x0, [sp, #176]
  416984:	add	x0, x0, #0x10
  416988:	ldr	x1, [x0, #8]
  41698c:	mov	x0, #0x3ffffffe            	// #1073741822
  416990:	cmp	x1, x0
  416994:	b.ne	4169ac <__fxstatat@plt+0x1349c>  // b.any
  416998:	ldr	x0, [sp, #176]
  41699c:	add	x19, x0, #0x10
  4169a0:	add	x0, sp, #0x30
  4169a4:	bl	4150a8 <__fxstatat@plt+0x11b98>
  4169a8:	stp	x0, x1, [x19]
  4169ac:	ldr	w0, [sp, #220]
  4169b0:	add	w0, w0, #0x1
  4169b4:	str	w0, [sp, #220]
  4169b8:	ldr	x0, [sp, #176]
  4169bc:	mov	w3, #0x100                 	// #256
  4169c0:	mov	x2, x0
  4169c4:	ldr	x1, [sp, #40]
  4169c8:	mov	w0, #0xffffff9c            	// #-100
  4169cc:	bl	403270 <utimensat@plt>
  4169d0:	str	w0, [sp, #216]
  4169d4:	ldr	w0, [sp, #216]
  4169d8:	cmp	w0, #0x0
  4169dc:	b.le	4169f0 <__fxstatat@plt+0x134e0>
  4169e0:	bl	403420 <__errno_location@plt>
  4169e4:	mov	x1, x0
  4169e8:	mov	w0, #0x26                  	// #38
  4169ec:	str	w0, [x1]
  4169f0:	ldr	w0, [sp, #216]
  4169f4:	cmp	w0, #0x0
  4169f8:	b.eq	416a0c <__fxstatat@plt+0x134fc>  // b.none
  4169fc:	bl	403420 <__errno_location@plt>
  416a00:	ldr	w0, [x0]
  416a04:	cmp	w0, #0x26
  416a08:	b.eq	416a34 <__fxstatat@plt+0x13524>  // b.none
  416a0c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  416a10:	add	x0, x0, #0xb28
  416a14:	mov	w1, #0x1                   	// #1
  416a18:	str	w1, [x0]
  416a1c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  416a20:	add	x0, x0, #0xb2c
  416a24:	mov	w1, #0x1                   	// #1
  416a28:	str	w1, [x0]
  416a2c:	ldr	w0, [sp, #216]
  416a30:	b	416b10 <__fxstatat@plt+0x13600>
  416a34:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  416a38:	add	x0, x0, #0xb2c
  416a3c:	mov	w1, #0xffffffff            	// #-1
  416a40:	str	w1, [x0]
  416a44:	ldr	w0, [sp, #220]
  416a48:	cmp	w0, #0x0
  416a4c:	b.eq	416aa8 <__fxstatat@plt+0x13598>  // b.none
  416a50:	ldr	w0, [sp, #220]
  416a54:	cmp	w0, #0x3
  416a58:	b.eq	416a7c <__fxstatat@plt+0x1356c>  // b.none
  416a5c:	add	x0, sp, #0x30
  416a60:	mov	x1, x0
  416a64:	ldr	x0, [sp, #40]
  416a68:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  416a6c:	cmp	w0, #0x0
  416a70:	b.eq	416a7c <__fxstatat@plt+0x1356c>  // b.none
  416a74:	mov	w0, #0xffffffff            	// #-1
  416a78:	b	416b10 <__fxstatat@plt+0x13600>
  416a7c:	ldr	x0, [sp, #176]
  416a80:	cmp	x0, #0x0
  416a84:	b.eq	416aa8 <__fxstatat@plt+0x13598>  // b.none
  416a88:	add	x1, sp, #0xb0
  416a8c:	add	x0, sp, #0x30
  416a90:	bl	4161c8 <__fxstatat@plt+0x12cb8>
  416a94:	and	w0, w0, #0xff
  416a98:	cmp	w0, #0x0
  416a9c:	b.eq	416aa8 <__fxstatat@plt+0x13598>  // b.none
  416aa0:	mov	w0, #0x0                   	// #0
  416aa4:	b	416b10 <__fxstatat@plt+0x13600>
  416aa8:	ldr	w0, [sp, #220]
  416aac:	cmp	w0, #0x0
  416ab0:	b.ne	416ad4 <__fxstatat@plt+0x135c4>  // b.any
  416ab4:	add	x0, sp, #0x30
  416ab8:	mov	x1, x0
  416abc:	ldr	x0, [sp, #40]
  416ac0:	bl	41bdc0 <__fxstatat@plt+0x188b0>
  416ac4:	cmp	w0, #0x0
  416ac8:	b.eq	416ad4 <__fxstatat@plt+0x135c4>  // b.none
  416acc:	mov	w0, #0xffffffff            	// #-1
  416ad0:	b	416b10 <__fxstatat@plt+0x13600>
  416ad4:	ldr	w0, [sp, #64]
  416ad8:	and	w0, w0, #0xf000
  416adc:	cmp	w0, #0xa, lsl #12
  416ae0:	b.eq	416afc <__fxstatat@plt+0x135ec>  // b.none
  416ae4:	ldr	x0, [sp, #176]
  416ae8:	mov	x2, x0
  416aec:	ldr	x1, [sp, #40]
  416af0:	mov	w0, #0xffffffff            	// #-1
  416af4:	bl	416300 <__fxstatat@plt+0x12df0>
  416af8:	b	416b10 <__fxstatat@plt+0x13600>
  416afc:	bl	403420 <__errno_location@plt>
  416b00:	mov	x1, x0
  416b04:	mov	w0, #0x26                  	// #38
  416b08:	str	w0, [x1]
  416b0c:	mov	w0, #0xffffffff            	// #-1
  416b10:	ldr	x19, [sp, #16]
  416b14:	ldp	x29, x30, [sp], #224
  416b18:	ret
  416b1c:	stp	x29, x30, [sp, #-80]!
  416b20:	mov	x29, sp
  416b24:	str	x19, [sp, #16]
  416b28:	str	w0, [sp, #76]
  416b2c:	str	w1, [sp, #72]
  416b30:	str	x2, [sp, #64]
  416b34:	mov	x19, x3
  416b38:	add	x2, sp, #0x20
  416b3c:	mov	x3, x19
  416b40:	ldp	x0, x1, [x3]
  416b44:	stp	x0, x1, [x2]
  416b48:	ldp	x0, x1, [x3, #16]
  416b4c:	stp	x0, x1, [x2, #16]
  416b50:	add	x0, sp, #0x20
  416b54:	mov	x5, x0
  416b58:	ldr	x4, [sp, #64]
  416b5c:	mov	w3, #0x0                   	// #0
  416b60:	mov	x2, #0x0                   	// #0
  416b64:	ldr	w1, [sp, #72]
  416b68:	ldr	w0, [sp, #76]
  416b6c:	bl	416b80 <__fxstatat@plt+0x13670>
  416b70:	nop
  416b74:	ldr	x19, [sp, #16]
  416b78:	ldp	x29, x30, [sp], #80
  416b7c:	ret
  416b80:	stp	x29, x30, [sp, #-112]!
  416b84:	mov	x29, sp
  416b88:	str	x19, [sp, #16]
  416b8c:	str	w0, [sp, #92]
  416b90:	str	w1, [sp, #88]
  416b94:	str	x2, [sp, #80]
  416b98:	str	w3, [sp, #76]
  416b9c:	str	x4, [sp, #64]
  416ba0:	mov	x19, x5
  416ba4:	add	x2, sp, #0x20
  416ba8:	mov	x3, x19
  416bac:	ldp	x0, x1, [x3]
  416bb0:	stp	x0, x1, [x2]
  416bb4:	ldp	x0, x1, [x3, #16]
  416bb8:	stp	x0, x1, [x2, #16]
  416bbc:	add	x0, sp, #0x20
  416bc0:	mov	x1, x0
  416bc4:	ldr	x0, [sp, #64]
  416bc8:	bl	418180 <__fxstatat@plt+0x14c70>
  416bcc:	str	x0, [sp, #104]
  416bd0:	ldr	x0, [sp, #104]
  416bd4:	cmp	x0, #0x0
  416bd8:	b.eq	416c28 <__fxstatat@plt+0x13718>  // b.none
  416bdc:	ldr	x0, [sp, #80]
  416be0:	cmp	x0, #0x0
  416be4:	b.eq	416c0c <__fxstatat@plt+0x136fc>  // b.none
  416be8:	ldr	x5, [sp, #104]
  416bec:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416bf0:	add	x4, x0, #0xa68
  416bf4:	ldr	w3, [sp, #76]
  416bf8:	ldr	x2, [sp, #80]
  416bfc:	ldr	w1, [sp, #88]
  416c00:	ldr	w0, [sp, #92]
  416c04:	bl	4034c0 <error_at_line@plt>
  416c08:	b	416c50 <__fxstatat@plt+0x13740>
  416c0c:	ldr	x3, [sp, #104]
  416c10:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416c14:	add	x2, x0, #0xa68
  416c18:	ldr	w1, [sp, #88]
  416c1c:	ldr	w0, [sp, #92]
  416c20:	bl	402cb0 <error@plt>
  416c24:	b	416c50 <__fxstatat@plt+0x13740>
  416c28:	bl	403420 <__errno_location@plt>
  416c2c:	ldr	w19, [x0]
  416c30:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416c34:	add	x0, x0, #0xa70
  416c38:	bl	403490 <gettext@plt>
  416c3c:	mov	x2, x0
  416c40:	mov	w1, w19
  416c44:	mov	w0, #0x0                   	// #0
  416c48:	bl	402cb0 <error@plt>
  416c4c:	bl	403090 <abort@plt>
  416c50:	ldr	x0, [sp, #104]
  416c54:	bl	4031c0 <free@plt>
  416c58:	nop
  416c5c:	ldr	x19, [sp, #16]
  416c60:	ldp	x29, x30, [sp], #112
  416c64:	ret
  416c68:	sub	sp, sp, #0x60
  416c6c:	stp	x29, x30, [sp, #32]
  416c70:	add	x29, sp, #0x20
  416c74:	str	x0, [sp, #88]
  416c78:	str	x1, [sp, #80]
  416c7c:	str	x2, [sp, #72]
  416c80:	str	x3, [sp, #64]
  416c84:	str	x4, [sp, #56]
  416c88:	str	x5, [sp, #48]
  416c8c:	ldr	x0, [sp, #80]
  416c90:	cmp	x0, #0x0
  416c94:	b.eq	416cb8 <__fxstatat@plt+0x137a8>  // b.none
  416c98:	ldr	x4, [sp, #64]
  416c9c:	ldr	x3, [sp, #72]
  416ca0:	ldr	x2, [sp, #80]
  416ca4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416ca8:	add	x1, x0, #0xa90
  416cac:	ldr	x0, [sp, #88]
  416cb0:	bl	4034d0 <fprintf@plt>
  416cb4:	b	416cd0 <__fxstatat@plt+0x137c0>
  416cb8:	ldr	x3, [sp, #64]
  416cbc:	ldr	x2, [sp, #72]
  416cc0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416cc4:	add	x1, x0, #0xaa0
  416cc8:	ldr	x0, [sp, #88]
  416ccc:	bl	4034d0 <fprintf@plt>
  416cd0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416cd4:	add	x0, x0, #0xaa8
  416cd8:	bl	403490 <gettext@plt>
  416cdc:	mov	w3, #0x7e3                 	// #2019
  416ce0:	mov	x2, x0
  416ce4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416ce8:	add	x1, x0, #0xdd8
  416cec:	ldr	x0, [sp, #88]
  416cf0:	bl	4034d0 <fprintf@plt>
  416cf4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416cf8:	add	x0, x0, #0xab0
  416cfc:	bl	403490 <gettext@plt>
  416d00:	ldr	x1, [sp, #88]
  416d04:	bl	403370 <fputs_unlocked@plt>
  416d08:	ldr	x0, [sp, #48]
  416d0c:	cmp	x0, #0x9
  416d10:	b.eq	4170e4 <__fxstatat@plt+0x13bd4>  // b.none
  416d14:	ldr	x0, [sp, #48]
  416d18:	cmp	x0, #0x9
  416d1c:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416d20:	ldr	x0, [sp, #48]
  416d24:	cmp	x0, #0x8
  416d28:	b.eq	417060 <__fxstatat@plt+0x13b50>  // b.none
  416d2c:	ldr	x0, [sp, #48]
  416d30:	cmp	x0, #0x8
  416d34:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416d38:	ldr	x0, [sp, #48]
  416d3c:	cmp	x0, #0x7
  416d40:	b.eq	416fd4 <__fxstatat@plt+0x13ac4>  // b.none
  416d44:	ldr	x0, [sp, #48]
  416d48:	cmp	x0, #0x7
  416d4c:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416d50:	ldr	x0, [sp, #48]
  416d54:	cmp	x0, #0x6
  416d58:	b.eq	416f58 <__fxstatat@plt+0x13a48>  // b.none
  416d5c:	ldr	x0, [sp, #48]
  416d60:	cmp	x0, #0x6
  416d64:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416d68:	ldr	x0, [sp, #48]
  416d6c:	cmp	x0, #0x5
  416d70:	b.eq	416eec <__fxstatat@plt+0x139dc>  // b.none
  416d74:	ldr	x0, [sp, #48]
  416d78:	cmp	x0, #0x5
  416d7c:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416d80:	ldr	x0, [sp, #48]
  416d84:	cmp	x0, #0x4
  416d88:	b.eq	416e90 <__fxstatat@plt+0x13980>  // b.none
  416d8c:	ldr	x0, [sp, #48]
  416d90:	cmp	x0, #0x4
  416d94:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416d98:	ldr	x0, [sp, #48]
  416d9c:	cmp	x0, #0x3
  416da0:	b.eq	416e44 <__fxstatat@plt+0x13934>  // b.none
  416da4:	ldr	x0, [sp, #48]
  416da8:	cmp	x0, #0x3
  416dac:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416db0:	ldr	x0, [sp, #48]
  416db4:	cmp	x0, #0x2
  416db8:	b.eq	416e08 <__fxstatat@plt+0x138f8>  // b.none
  416dbc:	ldr	x0, [sp, #48]
  416dc0:	cmp	x0, #0x2
  416dc4:	b.hi	41717c <__fxstatat@plt+0x13c6c>  // b.pmore
  416dc8:	ldr	x0, [sp, #48]
  416dcc:	cmp	x0, #0x0
  416dd0:	b.eq	417214 <__fxstatat@plt+0x13d04>  // b.none
  416dd4:	ldr	x0, [sp, #48]
  416dd8:	cmp	x0, #0x1
  416ddc:	b.ne	41717c <__fxstatat@plt+0x13c6c>  // b.any
  416de0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416de4:	add	x0, x0, #0xb80
  416de8:	bl	403490 <gettext@plt>
  416dec:	mov	x1, x0
  416df0:	ldr	x0, [sp, #56]
  416df4:	ldr	x0, [x0]
  416df8:	mov	x2, x0
  416dfc:	ldr	x0, [sp, #88]
  416e00:	bl	4034d0 <fprintf@plt>
  416e04:	b	417218 <__fxstatat@plt+0x13d08>
  416e08:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416e0c:	add	x0, x0, #0xb90
  416e10:	bl	403490 <gettext@plt>
  416e14:	mov	x4, x0
  416e18:	ldr	x0, [sp, #56]
  416e1c:	ldr	x1, [x0]
  416e20:	ldr	x0, [sp, #56]
  416e24:	add	x0, x0, #0x8
  416e28:	ldr	x0, [x0]
  416e2c:	mov	x3, x0
  416e30:	mov	x2, x1
  416e34:	mov	x1, x4
  416e38:	ldr	x0, [sp, #88]
  416e3c:	bl	4034d0 <fprintf@plt>
  416e40:	b	417218 <__fxstatat@plt+0x13d08>
  416e44:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416e48:	add	x0, x0, #0xba8
  416e4c:	bl	403490 <gettext@plt>
  416e50:	mov	x5, x0
  416e54:	ldr	x0, [sp, #56]
  416e58:	ldr	x1, [x0]
  416e5c:	ldr	x0, [sp, #56]
  416e60:	add	x0, x0, #0x8
  416e64:	ldr	x2, [x0]
  416e68:	ldr	x0, [sp, #56]
  416e6c:	add	x0, x0, #0x10
  416e70:	ldr	x0, [x0]
  416e74:	mov	x4, x0
  416e78:	mov	x3, x2
  416e7c:	mov	x2, x1
  416e80:	mov	x1, x5
  416e84:	ldr	x0, [sp, #88]
  416e88:	bl	4034d0 <fprintf@plt>
  416e8c:	b	417218 <__fxstatat@plt+0x13d08>
  416e90:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416e94:	add	x0, x0, #0xbc8
  416e98:	bl	403490 <gettext@plt>
  416e9c:	mov	x6, x0
  416ea0:	ldr	x0, [sp, #56]
  416ea4:	ldr	x1, [x0]
  416ea8:	ldr	x0, [sp, #56]
  416eac:	add	x0, x0, #0x8
  416eb0:	ldr	x2, [x0]
  416eb4:	ldr	x0, [sp, #56]
  416eb8:	add	x0, x0, #0x10
  416ebc:	ldr	x3, [x0]
  416ec0:	ldr	x0, [sp, #56]
  416ec4:	add	x0, x0, #0x18
  416ec8:	ldr	x0, [x0]
  416ecc:	mov	x5, x0
  416ed0:	mov	x4, x3
  416ed4:	mov	x3, x2
  416ed8:	mov	x2, x1
  416edc:	mov	x1, x6
  416ee0:	ldr	x0, [sp, #88]
  416ee4:	bl	4034d0 <fprintf@plt>
  416ee8:	b	417218 <__fxstatat@plt+0x13d08>
  416eec:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416ef0:	add	x0, x0, #0xbe8
  416ef4:	bl	403490 <gettext@plt>
  416ef8:	mov	x7, x0
  416efc:	ldr	x0, [sp, #56]
  416f00:	ldr	x1, [x0]
  416f04:	ldr	x0, [sp, #56]
  416f08:	add	x0, x0, #0x8
  416f0c:	ldr	x2, [x0]
  416f10:	ldr	x0, [sp, #56]
  416f14:	add	x0, x0, #0x10
  416f18:	ldr	x3, [x0]
  416f1c:	ldr	x0, [sp, #56]
  416f20:	add	x0, x0, #0x18
  416f24:	ldr	x4, [x0]
  416f28:	ldr	x0, [sp, #56]
  416f2c:	add	x0, x0, #0x20
  416f30:	ldr	x0, [x0]
  416f34:	mov	x6, x0
  416f38:	mov	x5, x4
  416f3c:	mov	x4, x3
  416f40:	mov	x3, x2
  416f44:	mov	x2, x1
  416f48:	mov	x1, x7
  416f4c:	ldr	x0, [sp, #88]
  416f50:	bl	4034d0 <fprintf@plt>
  416f54:	b	417218 <__fxstatat@plt+0x13d08>
  416f58:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416f5c:	add	x0, x0, #0xc10
  416f60:	bl	403490 <gettext@plt>
  416f64:	mov	x8, x0
  416f68:	ldr	x0, [sp, #56]
  416f6c:	ldr	x1, [x0]
  416f70:	ldr	x0, [sp, #56]
  416f74:	add	x0, x0, #0x8
  416f78:	ldr	x2, [x0]
  416f7c:	ldr	x0, [sp, #56]
  416f80:	add	x0, x0, #0x10
  416f84:	ldr	x3, [x0]
  416f88:	ldr	x0, [sp, #56]
  416f8c:	add	x0, x0, #0x18
  416f90:	ldr	x4, [x0]
  416f94:	ldr	x0, [sp, #56]
  416f98:	add	x0, x0, #0x20
  416f9c:	ldr	x5, [x0]
  416fa0:	ldr	x0, [sp, #56]
  416fa4:	add	x0, x0, #0x28
  416fa8:	ldr	x0, [x0]
  416fac:	mov	x7, x0
  416fb0:	mov	x6, x5
  416fb4:	mov	x5, x4
  416fb8:	mov	x4, x3
  416fbc:	mov	x3, x2
  416fc0:	mov	x2, x1
  416fc4:	mov	x1, x8
  416fc8:	ldr	x0, [sp, #88]
  416fcc:	bl	4034d0 <fprintf@plt>
  416fd0:	b	417218 <__fxstatat@plt+0x13d08>
  416fd4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  416fd8:	add	x0, x0, #0xc38
  416fdc:	bl	403490 <gettext@plt>
  416fe0:	mov	x8, x0
  416fe4:	ldr	x0, [sp, #56]
  416fe8:	ldr	x1, [x0]
  416fec:	ldr	x0, [sp, #56]
  416ff0:	add	x0, x0, #0x8
  416ff4:	ldr	x2, [x0]
  416ff8:	ldr	x0, [sp, #56]
  416ffc:	add	x0, x0, #0x10
  417000:	ldr	x3, [x0]
  417004:	ldr	x0, [sp, #56]
  417008:	add	x0, x0, #0x18
  41700c:	ldr	x4, [x0]
  417010:	ldr	x0, [sp, #56]
  417014:	add	x0, x0, #0x20
  417018:	ldr	x5, [x0]
  41701c:	ldr	x0, [sp, #56]
  417020:	add	x0, x0, #0x28
  417024:	ldr	x6, [x0]
  417028:	ldr	x0, [sp, #56]
  41702c:	add	x0, x0, #0x30
  417030:	ldr	x0, [x0]
  417034:	str	x0, [sp]
  417038:	mov	x7, x6
  41703c:	mov	x6, x5
  417040:	mov	x5, x4
  417044:	mov	x4, x3
  417048:	mov	x3, x2
  41704c:	mov	x2, x1
  417050:	mov	x1, x8
  417054:	ldr	x0, [sp, #88]
  417058:	bl	4034d0 <fprintf@plt>
  41705c:	b	417218 <__fxstatat@plt+0x13d08>
  417060:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417064:	add	x0, x0, #0xc68
  417068:	bl	403490 <gettext@plt>
  41706c:	mov	x8, x0
  417070:	ldr	x0, [sp, #56]
  417074:	ldr	x2, [x0]
  417078:	ldr	x0, [sp, #56]
  41707c:	add	x0, x0, #0x8
  417080:	ldr	x3, [x0]
  417084:	ldr	x0, [sp, #56]
  417088:	add	x0, x0, #0x10
  41708c:	ldr	x4, [x0]
  417090:	ldr	x0, [sp, #56]
  417094:	add	x0, x0, #0x18
  417098:	ldr	x5, [x0]
  41709c:	ldr	x0, [sp, #56]
  4170a0:	add	x0, x0, #0x20
  4170a4:	ldr	x6, [x0]
  4170a8:	ldr	x0, [sp, #56]
  4170ac:	add	x0, x0, #0x28
  4170b0:	ldr	x7, [x0]
  4170b4:	ldr	x0, [sp, #56]
  4170b8:	add	x0, x0, #0x30
  4170bc:	ldr	x0, [x0]
  4170c0:	ldr	x1, [sp, #56]
  4170c4:	add	x1, x1, #0x38
  4170c8:	ldr	x1, [x1]
  4170cc:	str	x1, [sp, #8]
  4170d0:	str	x0, [sp]
  4170d4:	mov	x1, x8
  4170d8:	ldr	x0, [sp, #88]
  4170dc:	bl	4034d0 <fprintf@plt>
  4170e0:	b	417218 <__fxstatat@plt+0x13d08>
  4170e4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4170e8:	add	x0, x0, #0xc98
  4170ec:	bl	403490 <gettext@plt>
  4170f0:	mov	x9, x0
  4170f4:	ldr	x0, [sp, #56]
  4170f8:	ldr	x8, [x0]
  4170fc:	ldr	x0, [sp, #56]
  417100:	add	x0, x0, #0x8
  417104:	ldr	x3, [x0]
  417108:	ldr	x0, [sp, #56]
  41710c:	add	x0, x0, #0x10
  417110:	ldr	x4, [x0]
  417114:	ldr	x0, [sp, #56]
  417118:	add	x0, x0, #0x18
  41711c:	ldr	x5, [x0]
  417120:	ldr	x0, [sp, #56]
  417124:	add	x0, x0, #0x20
  417128:	ldr	x6, [x0]
  41712c:	ldr	x0, [sp, #56]
  417130:	add	x0, x0, #0x28
  417134:	ldr	x7, [x0]
  417138:	ldr	x0, [sp, #56]
  41713c:	add	x0, x0, #0x30
  417140:	ldr	x0, [x0]
  417144:	ldr	x1, [sp, #56]
  417148:	add	x1, x1, #0x38
  41714c:	ldr	x1, [x1]
  417150:	ldr	x2, [sp, #56]
  417154:	add	x2, x2, #0x40
  417158:	ldr	x2, [x2]
  41715c:	str	x2, [sp, #16]
  417160:	str	x1, [sp, #8]
  417164:	str	x0, [sp]
  417168:	mov	x2, x8
  41716c:	mov	x1, x9
  417170:	ldr	x0, [sp, #88]
  417174:	bl	4034d0 <fprintf@plt>
  417178:	b	417218 <__fxstatat@plt+0x13d08>
  41717c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417180:	add	x0, x0, #0xcd0
  417184:	bl	403490 <gettext@plt>
  417188:	mov	x9, x0
  41718c:	ldr	x0, [sp, #56]
  417190:	ldr	x8, [x0]
  417194:	ldr	x0, [sp, #56]
  417198:	add	x0, x0, #0x8
  41719c:	ldr	x3, [x0]
  4171a0:	ldr	x0, [sp, #56]
  4171a4:	add	x0, x0, #0x10
  4171a8:	ldr	x4, [x0]
  4171ac:	ldr	x0, [sp, #56]
  4171b0:	add	x0, x0, #0x18
  4171b4:	ldr	x5, [x0]
  4171b8:	ldr	x0, [sp, #56]
  4171bc:	add	x0, x0, #0x20
  4171c0:	ldr	x6, [x0]
  4171c4:	ldr	x0, [sp, #56]
  4171c8:	add	x0, x0, #0x28
  4171cc:	ldr	x7, [x0]
  4171d0:	ldr	x0, [sp, #56]
  4171d4:	add	x0, x0, #0x30
  4171d8:	ldr	x0, [x0]
  4171dc:	ldr	x1, [sp, #56]
  4171e0:	add	x1, x1, #0x38
  4171e4:	ldr	x1, [x1]
  4171e8:	ldr	x2, [sp, #56]
  4171ec:	add	x2, x2, #0x40
  4171f0:	ldr	x2, [x2]
  4171f4:	str	x2, [sp, #16]
  4171f8:	str	x1, [sp, #8]
  4171fc:	str	x0, [sp]
  417200:	mov	x2, x8
  417204:	mov	x1, x9
  417208:	ldr	x0, [sp, #88]
  41720c:	bl	4034d0 <fprintf@plt>
  417210:	b	417218 <__fxstatat@plt+0x13d08>
  417214:	nop
  417218:	nop
  41721c:	ldp	x29, x30, [sp, #32]
  417220:	add	sp, sp, #0x60
  417224:	ret
  417228:	stp	x29, x30, [sp, #-80]!
  41722c:	mov	x29, sp
  417230:	str	x0, [sp, #56]
  417234:	str	x1, [sp, #48]
  417238:	str	x2, [sp, #40]
  41723c:	str	x3, [sp, #32]
  417240:	str	x4, [sp, #24]
  417244:	str	xzr, [sp, #72]
  417248:	b	417258 <__fxstatat@plt+0x13d48>
  41724c:	ldr	x0, [sp, #72]
  417250:	add	x0, x0, #0x1
  417254:	str	x0, [sp, #72]
  417258:	ldr	x0, [sp, #72]
  41725c:	lsl	x0, x0, #3
  417260:	ldr	x1, [sp, #24]
  417264:	add	x0, x1, x0
  417268:	ldr	x0, [x0]
  41726c:	cmp	x0, #0x0
  417270:	b.ne	41724c <__fxstatat@plt+0x13d3c>  // b.any
  417274:	ldr	x5, [sp, #72]
  417278:	ldr	x4, [sp, #24]
  41727c:	ldr	x3, [sp, #32]
  417280:	ldr	x2, [sp, #40]
  417284:	ldr	x1, [sp, #48]
  417288:	ldr	x0, [sp, #56]
  41728c:	bl	416c68 <__fxstatat@plt+0x13758>
  417290:	nop
  417294:	ldp	x29, x30, [sp], #80
  417298:	ret
  41729c:	stp	x29, x30, [sp, #-160]!
  4172a0:	mov	x29, sp
  4172a4:	str	x19, [sp, #16]
  4172a8:	str	x0, [sp, #56]
  4172ac:	str	x1, [sp, #48]
  4172b0:	str	x2, [sp, #40]
  4172b4:	str	x3, [sp, #32]
  4172b8:	mov	x19, x4
  4172bc:	str	xzr, [sp, #152]
  4172c0:	b	4172d0 <__fxstatat@plt+0x13dc0>
  4172c4:	ldr	x0, [sp, #152]
  4172c8:	add	x0, x0, #0x1
  4172cc:	str	x0, [sp, #152]
  4172d0:	ldr	x0, [sp, #152]
  4172d4:	cmp	x0, #0x9
  4172d8:	b.hi	417358 <__fxstatat@plt+0x13e48>  // b.pmore
  4172dc:	ldr	w1, [x19, #24]
  4172e0:	ldr	x0, [x19]
  4172e4:	cmp	w1, #0x0
  4172e8:	b.lt	4172fc <__fxstatat@plt+0x13dec>  // b.tstop
  4172ec:	add	x1, x0, #0xf
  4172f0:	and	x1, x1, #0xfffffffffffffff8
  4172f4:	str	x1, [x19]
  4172f8:	b	41732c <__fxstatat@plt+0x13e1c>
  4172fc:	add	w2, w1, #0x8
  417300:	str	w2, [x19, #24]
  417304:	ldr	w2, [x19, #24]
  417308:	cmp	w2, #0x0
  41730c:	b.le	417320 <__fxstatat@plt+0x13e10>
  417310:	add	x1, x0, #0xf
  417314:	and	x1, x1, #0xfffffffffffffff8
  417318:	str	x1, [x19]
  41731c:	b	41732c <__fxstatat@plt+0x13e1c>
  417320:	ldr	x2, [x19, #8]
  417324:	sxtw	x0, w1
  417328:	add	x0, x2, x0
  41732c:	ldr	x2, [x0]
  417330:	ldr	x0, [sp, #152]
  417334:	lsl	x0, x0, #3
  417338:	add	x1, sp, #0x48
  41733c:	str	x2, [x1, x0]
  417340:	ldr	x0, [sp, #152]
  417344:	lsl	x0, x0, #3
  417348:	add	x1, sp, #0x48
  41734c:	ldr	x0, [x1, x0]
  417350:	cmp	x0, #0x0
  417354:	b.ne	4172c4 <__fxstatat@plt+0x13db4>  // b.any
  417358:	add	x0, sp, #0x48
  41735c:	ldr	x5, [sp, #152]
  417360:	mov	x4, x0
  417364:	ldr	x3, [sp, #32]
  417368:	ldr	x2, [sp, #40]
  41736c:	ldr	x1, [sp, #48]
  417370:	ldr	x0, [sp, #56]
  417374:	bl	416c68 <__fxstatat@plt+0x13758>
  417378:	nop
  41737c:	ldr	x19, [sp, #16]
  417380:	ldp	x29, x30, [sp], #160
  417384:	ret
  417388:	stp	x29, x30, [sp, #-272]!
  41738c:	mov	x29, sp
  417390:	str	x0, [sp, #72]
  417394:	str	x1, [sp, #64]
  417398:	str	x2, [sp, #56]
  41739c:	str	x3, [sp, #48]
  4173a0:	str	x4, [sp, #240]
  4173a4:	str	x5, [sp, #248]
  4173a8:	str	x6, [sp, #256]
  4173ac:	str	x7, [sp, #264]
  4173b0:	str	q0, [sp, #112]
  4173b4:	str	q1, [sp, #128]
  4173b8:	str	q2, [sp, #144]
  4173bc:	str	q3, [sp, #160]
  4173c0:	str	q4, [sp, #176]
  4173c4:	str	q5, [sp, #192]
  4173c8:	str	q6, [sp, #208]
  4173cc:	str	q7, [sp, #224]
  4173d0:	add	x0, sp, #0x110
  4173d4:	str	x0, [sp, #80]
  4173d8:	add	x0, sp, #0x110
  4173dc:	str	x0, [sp, #88]
  4173e0:	add	x0, sp, #0xf0
  4173e4:	str	x0, [sp, #96]
  4173e8:	mov	w0, #0xffffffe0            	// #-32
  4173ec:	str	w0, [sp, #104]
  4173f0:	mov	w0, #0xffffff80            	// #-128
  4173f4:	str	w0, [sp, #108]
  4173f8:	add	x2, sp, #0x10
  4173fc:	add	x3, sp, #0x50
  417400:	ldp	x0, x1, [x3]
  417404:	stp	x0, x1, [x2]
  417408:	ldp	x0, x1, [x3, #16]
  41740c:	stp	x0, x1, [x2, #16]
  417410:	add	x0, sp, #0x10
  417414:	mov	x4, x0
  417418:	ldr	x3, [sp, #48]
  41741c:	ldr	x2, [sp, #56]
  417420:	ldr	x1, [sp, #64]
  417424:	ldr	x0, [sp, #72]
  417428:	bl	41729c <__fxstatat@plt+0x13d8c>
  41742c:	nop
  417430:	ldp	x29, x30, [sp], #272
  417434:	ret
  417438:	stp	x29, x30, [sp, #-16]!
  41743c:	mov	x29, sp
  417440:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417444:	add	x0, x0, #0xd10
  417448:	bl	403490 <gettext@plt>
  41744c:	mov	x2, x0
  417450:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417454:	add	x1, x0, #0xd28
  417458:	mov	x0, x2
  41745c:	bl	403400 <printf@plt>
  417460:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417464:	add	x0, x0, #0xd40
  417468:	bl	403490 <gettext@plt>
  41746c:	mov	x3, x0
  417470:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417474:	add	x2, x0, #0xd58
  417478:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  41747c:	add	x1, x0, #0xd80
  417480:	mov	x0, x3
  417484:	bl	403400 <printf@plt>
  417488:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  41748c:	add	x0, x0, #0xd90
  417490:	bl	403490 <gettext@plt>
  417494:	mov	x2, x0
  417498:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  41749c:	add	x0, x0, #0x550
  4174a0:	ldr	x0, [x0]
  4174a4:	mov	x1, x0
  4174a8:	mov	x0, x2
  4174ac:	bl	403370 <fputs_unlocked@plt>
  4174b0:	nop
  4174b4:	ldp	x29, x30, [sp], #16
  4174b8:	ret
  4174bc:	stp	x29, x30, [sp, #-32]!
  4174c0:	mov	x29, sp
  4174c4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4174c8:	add	x0, x0, #0xb30
  4174cc:	ldrb	w0, [x0]
  4174d0:	eor	w0, w0, #0x1
  4174d4:	and	w0, w0, #0xff
  4174d8:	cmp	w0, #0x0
  4174dc:	b.eq	417514 <__fxstatat@plt+0x14004>  // b.none
  4174e0:	strb	wzr, [sp, #31]
  4174e4:	bl	402cf0 <geteuid@plt>
  4174e8:	cmp	w0, #0x0
  4174ec:	cset	w0, eq  // eq = none
  4174f0:	strb	w0, [sp, #31]
  4174f4:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  4174f8:	add	x0, x0, #0xb31
  4174fc:	ldrb	w1, [sp, #31]
  417500:	strb	w1, [x0]
  417504:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  417508:	add	x0, x0, #0xb30
  41750c:	mov	w1, #0x1                   	// #1
  417510:	strb	w1, [x0]
  417514:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  417518:	add	x0, x0, #0xb31
  41751c:	ldrb	w0, [x0]
  417520:	ldp	x29, x30, [sp], #32
  417524:	ret
  417528:	stp	x29, x30, [sp, #-32]!
  41752c:	mov	x29, sp
  417530:	str	x0, [sp, #24]
  417534:	str	x1, [sp, #16]
  417538:	mov	x0, #0x0                   	// #0
  41753c:	ldr	x6, [sp, #24]
  417540:	ldr	x1, [sp, #16]
  417544:	mul	x7, x6, x1
  417548:	umulh	x1, x6, x1
  41754c:	mov	x2, x7
  417550:	mov	x3, x1
  417554:	mov	x4, x3
  417558:	mov	x5, #0x0                   	// #0
  41755c:	cmp	x4, #0x0
  417560:	b.eq	417568 <__fxstatat@plt+0x14058>  // b.none
  417564:	mov	x0, #0x1                   	// #1
  417568:	cmp	x2, #0x0
  41756c:	b.ge	417574 <__fxstatat@plt+0x14064>  // b.tcont
  417570:	mov	x0, #0x1                   	// #1
  417574:	and	w0, w0, #0x1
  417578:	and	w0, w0, #0xff
  41757c:	cmp	w0, #0x0
  417580:	b.eq	417588 <__fxstatat@plt+0x14078>  // b.none
  417584:	bl	41793c <__fxstatat@plt+0x1442c>
  417588:	ldr	x1, [sp, #24]
  41758c:	ldr	x0, [sp, #16]
  417590:	mul	x0, x1, x0
  417594:	bl	41775c <__fxstatat@plt+0x1424c>
  417598:	ldp	x29, x30, [sp], #32
  41759c:	ret
  4175a0:	stp	x29, x30, [sp, #-48]!
  4175a4:	mov	x29, sp
  4175a8:	str	x0, [sp, #40]
  4175ac:	str	x1, [sp, #32]
  4175b0:	str	x2, [sp, #24]
  4175b4:	mov	x0, #0x0                   	// #0
  4175b8:	ldr	x2, [sp, #32]
  4175bc:	ldr	x1, [sp, #24]
  4175c0:	mul	x3, x2, x1
  4175c4:	umulh	x1, x2, x1
  4175c8:	mov	x4, x3
  4175cc:	mov	x5, x1
  4175d0:	mov	x6, x5
  4175d4:	mov	x7, #0x0                   	// #0
  4175d8:	cmp	x6, #0x0
  4175dc:	b.eq	4175e4 <__fxstatat@plt+0x140d4>  // b.none
  4175e0:	mov	x0, #0x1                   	// #1
  4175e4:	cmp	x4, #0x0
  4175e8:	b.ge	4175f0 <__fxstatat@plt+0x140e0>  // b.tcont
  4175ec:	mov	x0, #0x1                   	// #1
  4175f0:	and	w0, w0, #0x1
  4175f4:	and	w0, w0, #0xff
  4175f8:	cmp	w0, #0x0
  4175fc:	b.eq	417604 <__fxstatat@plt+0x140f4>  // b.none
  417600:	bl	41793c <__fxstatat@plt+0x1442c>
  417604:	ldr	x1, [sp, #32]
  417608:	ldr	x0, [sp, #24]
  41760c:	mul	x0, x1, x0
  417610:	mov	x1, x0
  417614:	ldr	x0, [sp, #40]
  417618:	bl	41779c <__fxstatat@plt+0x1428c>
  41761c:	ldp	x29, x30, [sp], #48
  417620:	ret
  417624:	stp	x29, x30, [sp, #-64]!
  417628:	mov	x29, sp
  41762c:	str	x0, [sp, #40]
  417630:	str	x1, [sp, #32]
  417634:	str	x2, [sp, #24]
  417638:	ldr	x0, [sp, #32]
  41763c:	ldr	x0, [x0]
  417640:	str	x0, [sp, #56]
  417644:	ldr	x0, [sp, #40]
  417648:	cmp	x0, #0x0
  41764c:	b.ne	4176dc <__fxstatat@plt+0x141cc>  // b.any
  417650:	ldr	x0, [sp, #56]
  417654:	cmp	x0, #0x0
  417658:	b.ne	41768c <__fxstatat@plt+0x1417c>  // b.any
  41765c:	mov	x1, #0x80                  	// #128
  417660:	ldr	x0, [sp, #24]
  417664:	udiv	x0, x1, x0
  417668:	str	x0, [sp, #56]
  41766c:	ldr	x0, [sp, #56]
  417670:	cmp	x0, #0x0
  417674:	cset	w0, eq  // eq = none
  417678:	and	w0, w0, #0xff
  41767c:	and	x0, x0, #0xff
  417680:	ldr	x1, [sp, #56]
  417684:	add	x0, x1, x0
  417688:	str	x0, [sp, #56]
  41768c:	mov	x0, #0x0                   	// #0
  417690:	ldr	x2, [sp, #56]
  417694:	ldr	x1, [sp, #24]
  417698:	mul	x3, x2, x1
  41769c:	umulh	x1, x2, x1
  4176a0:	mov	x4, x3
  4176a4:	mov	x5, x1
  4176a8:	mov	x6, x5
  4176ac:	mov	x7, #0x0                   	// #0
  4176b0:	cmp	x6, #0x0
  4176b4:	b.eq	4176bc <__fxstatat@plt+0x141ac>  // b.none
  4176b8:	mov	x0, #0x1                   	// #1
  4176bc:	cmp	x4, #0x0
  4176c0:	b.ge	4176c8 <__fxstatat@plt+0x141b8>  // b.tcont
  4176c4:	mov	x0, #0x1                   	// #1
  4176c8:	and	w0, w0, #0x1
  4176cc:	and	w0, w0, #0xff
  4176d0:	cmp	w0, #0x0
  4176d4:	b.eq	417714 <__fxstatat@plt+0x14204>  // b.none
  4176d8:	bl	41793c <__fxstatat@plt+0x1442c>
  4176dc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4176e0:	movk	x1, #0x5554
  4176e4:	ldr	x0, [sp, #24]
  4176e8:	udiv	x0, x1, x0
  4176ec:	ldr	x1, [sp, #56]
  4176f0:	cmp	x1, x0
  4176f4:	b.cc	4176fc <__fxstatat@plt+0x141ec>  // b.lo, b.ul, b.last
  4176f8:	bl	41793c <__fxstatat@plt+0x1442c>
  4176fc:	ldr	x0, [sp, #56]
  417700:	lsr	x1, x0, #1
  417704:	ldr	x0, [sp, #56]
  417708:	add	x0, x1, x0
  41770c:	add	x0, x0, #0x1
  417710:	str	x0, [sp, #56]
  417714:	ldr	x0, [sp, #32]
  417718:	ldr	x1, [sp, #56]
  41771c:	str	x1, [x0]
  417720:	ldr	x1, [sp, #56]
  417724:	ldr	x0, [sp, #24]
  417728:	mul	x0, x1, x0
  41772c:	mov	x1, x0
  417730:	ldr	x0, [sp, #40]
  417734:	bl	41779c <__fxstatat@plt+0x1428c>
  417738:	ldp	x29, x30, [sp], #64
  41773c:	ret
  417740:	stp	x29, x30, [sp, #-32]!
  417744:	mov	x29, sp
  417748:	str	x0, [sp, #24]
  41774c:	ldr	x0, [sp, #24]
  417750:	bl	41775c <__fxstatat@plt+0x1424c>
  417754:	ldp	x29, x30, [sp], #32
  417758:	ret
  41775c:	stp	x29, x30, [sp, #-48]!
  417760:	mov	x29, sp
  417764:	str	x0, [sp, #24]
  417768:	ldr	x0, [sp, #24]
  41776c:	bl	402ec0 <malloc@plt>
  417770:	str	x0, [sp, #40]
  417774:	ldr	x0, [sp, #40]
  417778:	cmp	x0, #0x0
  41777c:	b.ne	417790 <__fxstatat@plt+0x14280>  // b.any
  417780:	ldr	x0, [sp, #24]
  417784:	cmp	x0, #0x0
  417788:	b.eq	417790 <__fxstatat@plt+0x14280>  // b.none
  41778c:	bl	41793c <__fxstatat@plt+0x1442c>
  417790:	ldr	x0, [sp, #40]
  417794:	ldp	x29, x30, [sp], #48
  417798:	ret
  41779c:	stp	x29, x30, [sp, #-32]!
  4177a0:	mov	x29, sp
  4177a4:	str	x0, [sp, #24]
  4177a8:	str	x1, [sp, #16]
  4177ac:	ldr	x0, [sp, #16]
  4177b0:	cmp	x0, #0x0
  4177b4:	b.ne	4177d4 <__fxstatat@plt+0x142c4>  // b.any
  4177b8:	ldr	x0, [sp, #24]
  4177bc:	cmp	x0, #0x0
  4177c0:	b.eq	4177d4 <__fxstatat@plt+0x142c4>  // b.none
  4177c4:	ldr	x0, [sp, #24]
  4177c8:	bl	4031c0 <free@plt>
  4177cc:	mov	x0, #0x0                   	// #0
  4177d0:	b	417804 <__fxstatat@plt+0x142f4>
  4177d4:	ldr	x1, [sp, #16]
  4177d8:	ldr	x0, [sp, #24]
  4177dc:	bl	402fe0 <realloc@plt>
  4177e0:	str	x0, [sp, #24]
  4177e4:	ldr	x0, [sp, #24]
  4177e8:	cmp	x0, #0x0
  4177ec:	b.ne	417800 <__fxstatat@plt+0x142f0>  // b.any
  4177f0:	ldr	x0, [sp, #16]
  4177f4:	cmp	x0, #0x0
  4177f8:	b.eq	417800 <__fxstatat@plt+0x142f0>  // b.none
  4177fc:	bl	41793c <__fxstatat@plt+0x1442c>
  417800:	ldr	x0, [sp, #24]
  417804:	ldp	x29, x30, [sp], #32
  417808:	ret
  41780c:	stp	x29, x30, [sp, #-32]!
  417810:	mov	x29, sp
  417814:	str	x0, [sp, #24]
  417818:	str	x1, [sp, #16]
  41781c:	mov	x2, #0x1                   	// #1
  417820:	ldr	x1, [sp, #16]
  417824:	ldr	x0, [sp, #24]
  417828:	bl	417624 <__fxstatat@plt+0x14114>
  41782c:	ldp	x29, x30, [sp], #32
  417830:	ret
  417834:	stp	x29, x30, [sp, #-32]!
  417838:	mov	x29, sp
  41783c:	str	x0, [sp, #24]
  417840:	ldr	x0, [sp, #24]
  417844:	bl	41775c <__fxstatat@plt+0x1424c>
  417848:	ldr	x2, [sp, #24]
  41784c:	mov	w1, #0x0                   	// #0
  417850:	bl	402f60 <memset@plt>
  417854:	ldp	x29, x30, [sp], #32
  417858:	ret
  41785c:	stp	x29, x30, [sp, #-48]!
  417860:	mov	x29, sp
  417864:	str	x0, [sp, #24]
  417868:	str	x1, [sp, #16]
  41786c:	mov	x0, #0x0                   	// #0
  417870:	ldr	x6, [sp, #24]
  417874:	ldr	x1, [sp, #16]
  417878:	mul	x7, x6, x1
  41787c:	umulh	x1, x6, x1
  417880:	mov	x2, x7
  417884:	mov	x3, x1
  417888:	mov	x4, x3
  41788c:	mov	x5, #0x0                   	// #0
  417890:	cmp	x4, #0x0
  417894:	b.eq	41789c <__fxstatat@plt+0x1438c>  // b.none
  417898:	mov	x0, #0x1                   	// #1
  41789c:	cmp	x2, #0x0
  4178a0:	b.ge	4178a8 <__fxstatat@plt+0x14398>  // b.tcont
  4178a4:	mov	x0, #0x1                   	// #1
  4178a8:	and	w0, w0, #0x1
  4178ac:	and	w0, w0, #0xff
  4178b0:	cmp	w0, #0x0
  4178b4:	b.ne	4178d4 <__fxstatat@plt+0x143c4>  // b.any
  4178b8:	ldr	x1, [sp, #16]
  4178bc:	ldr	x0, [sp, #24]
  4178c0:	bl	402fc0 <calloc@plt>
  4178c4:	str	x0, [sp, #40]
  4178c8:	ldr	x0, [sp, #40]
  4178cc:	cmp	x0, #0x0
  4178d0:	b.ne	4178d8 <__fxstatat@plt+0x143c8>  // b.any
  4178d4:	bl	41793c <__fxstatat@plt+0x1442c>
  4178d8:	ldr	x0, [sp, #40]
  4178dc:	ldp	x29, x30, [sp], #48
  4178e0:	ret
  4178e4:	stp	x29, x30, [sp, #-32]!
  4178e8:	mov	x29, sp
  4178ec:	str	x0, [sp, #24]
  4178f0:	str	x1, [sp, #16]
  4178f4:	ldr	x0, [sp, #16]
  4178f8:	bl	41775c <__fxstatat@plt+0x1424c>
  4178fc:	ldr	x2, [sp, #16]
  417900:	ldr	x1, [sp, #24]
  417904:	bl	402c30 <memcpy@plt>
  417908:	ldp	x29, x30, [sp], #32
  41790c:	ret
  417910:	stp	x29, x30, [sp, #-32]!
  417914:	mov	x29, sp
  417918:	str	x0, [sp, #24]
  41791c:	ldr	x0, [sp, #24]
  417920:	bl	402c70 <strlen@plt>
  417924:	add	x0, x0, #0x1
  417928:	mov	x1, x0
  41792c:	ldr	x0, [sp, #24]
  417930:	bl	4178e4 <__fxstatat@plt+0x143d4>
  417934:	ldp	x29, x30, [sp], #32
  417938:	ret
  41793c:	stp	x29, x30, [sp, #-32]!
  417940:	mov	x29, sp
  417944:	str	x19, [sp, #16]
  417948:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  41794c:	add	x0, x0, #0x4c8
  417950:	ldr	w19, [x0]
  417954:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417958:	add	x0, x0, #0xe08
  41795c:	bl	403490 <gettext@plt>
  417960:	mov	x3, x0
  417964:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417968:	add	x2, x0, #0xe20
  41796c:	mov	w1, #0x0                   	// #0
  417970:	mov	w0, w19
  417974:	bl	402cb0 <error@plt>
  417978:	bl	403090 <abort@plt>
  41797c:	sub	sp, sp, #0x10
  417980:	str	x0, [sp, #8]
  417984:	str	w1, [sp, #4]
  417988:	ldr	x0, [sp, #8]
  41798c:	ldr	x1, [x0]
  417990:	ldrsw	x0, [sp, #4]
  417994:	mov	x2, #0x0                   	// #0
  417998:	umulh	x0, x1, x0
  41799c:	cmp	x0, #0x0
  4179a0:	b.eq	4179a8 <__fxstatat@plt+0x14498>  // b.none
  4179a4:	mov	x2, #0x1                   	// #1
  4179a8:	mov	x0, x2
  4179ac:	cmp	x0, #0x0
  4179b0:	b.eq	4179c8 <__fxstatat@plt+0x144b8>  // b.none
  4179b4:	ldr	x0, [sp, #8]
  4179b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4179bc:	str	x1, [x0]
  4179c0:	mov	w0, #0x1                   	// #1
  4179c4:	b	4179e4 <__fxstatat@plt+0x144d4>
  4179c8:	ldr	x0, [sp, #8]
  4179cc:	ldr	x1, [x0]
  4179d0:	ldrsw	x0, [sp, #4]
  4179d4:	mul	x1, x1, x0
  4179d8:	ldr	x0, [sp, #8]
  4179dc:	str	x1, [x0]
  4179e0:	mov	w0, #0x0                   	// #0
  4179e4:	add	sp, sp, #0x10
  4179e8:	ret
  4179ec:	stp	x29, x30, [sp, #-48]!
  4179f0:	mov	x29, sp
  4179f4:	str	x0, [sp, #24]
  4179f8:	str	w1, [sp, #20]
  4179fc:	str	w2, [sp, #16]
  417a00:	str	wzr, [sp, #44]
  417a04:	b	417a24 <__fxstatat@plt+0x14514>
  417a08:	ldr	w1, [sp, #20]
  417a0c:	ldr	x0, [sp, #24]
  417a10:	bl	41797c <__fxstatat@plt+0x1446c>
  417a14:	mov	w1, w0
  417a18:	ldr	w0, [sp, #44]
  417a1c:	orr	w0, w0, w1
  417a20:	str	w0, [sp, #44]
  417a24:	ldr	w0, [sp, #16]
  417a28:	sub	w1, w0, #0x1
  417a2c:	str	w1, [sp, #16]
  417a30:	cmp	w0, #0x0
  417a34:	b.ne	417a08 <__fxstatat@plt+0x144f8>  // b.any
  417a38:	ldr	w0, [sp, #44]
  417a3c:	ldp	x29, x30, [sp], #48
  417a40:	ret
  417a44:	stp	x29, x30, [sp, #-128]!
  417a48:	mov	x29, sp
  417a4c:	str	x0, [sp, #56]
  417a50:	str	x1, [sp, #48]
  417a54:	str	w2, [sp, #44]
  417a58:	str	x3, [sp, #32]
  417a5c:	str	x4, [sp, #24]
  417a60:	str	wzr, [sp, #124]
  417a64:	ldr	w0, [sp, #44]
  417a68:	cmp	w0, #0x0
  417a6c:	b.lt	417a7c <__fxstatat@plt+0x1456c>  // b.tstop
  417a70:	ldr	w0, [sp, #44]
  417a74:	cmp	w0, #0x24
  417a78:	b.le	417a9c <__fxstatat@plt+0x1458c>
  417a7c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417a80:	add	x3, x0, #0xe60
  417a84:	mov	w2, #0x54                  	// #84
  417a88:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417a8c:	add	x1, x0, #0xe28
  417a90:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  417a94:	add	x0, x0, #0xe38
  417a98:	bl	403410 <__assert_fail@plt>
  417a9c:	ldr	x0, [sp, #48]
  417aa0:	cmp	x0, #0x0
  417aa4:	b.ne	417ab0 <__fxstatat@plt+0x145a0>  // b.any
  417aa8:	add	x0, sp, #0x50
  417aac:	b	417ab4 <__fxstatat@plt+0x145a4>
  417ab0:	ldr	x0, [sp, #48]
  417ab4:	str	x0, [sp, #88]
  417ab8:	bl	403420 <__errno_location@plt>
  417abc:	str	wzr, [x0]
  417ac0:	ldr	x0, [sp, #56]
  417ac4:	str	x0, [sp, #112]
  417ac8:	ldr	x0, [sp, #112]
  417acc:	ldrb	w0, [x0]
  417ad0:	strb	w0, [sp, #111]
  417ad4:	b	417af0 <__fxstatat@plt+0x145e0>
  417ad8:	ldr	x0, [sp, #112]
  417adc:	add	x0, x0, #0x1
  417ae0:	str	x0, [sp, #112]
  417ae4:	ldr	x0, [sp, #112]
  417ae8:	ldrb	w0, [x0]
  417aec:	strb	w0, [sp, #111]
  417af0:	bl	403140 <__ctype_b_loc@plt>
  417af4:	ldr	x1, [x0]
  417af8:	ldrb	w0, [sp, #111]
  417afc:	lsl	x0, x0, #1
  417b00:	add	x0, x1, x0
  417b04:	ldrh	w0, [x0]
  417b08:	and	w0, w0, #0x2000
  417b0c:	cmp	w0, #0x0
  417b10:	b.ne	417ad8 <__fxstatat@plt+0x145c8>  // b.any
  417b14:	ldrb	w0, [sp, #111]
  417b18:	cmp	w0, #0x2d
  417b1c:	b.ne	417b28 <__fxstatat@plt+0x14618>  // b.any
  417b20:	mov	w0, #0x4                   	// #4
  417b24:	b	417fa8 <__fxstatat@plt+0x14a98>
  417b28:	ldr	w2, [sp, #44]
  417b2c:	ldr	x1, [sp, #88]
  417b30:	ldr	x0, [sp, #56]
  417b34:	bl	402c60 <strtoul@plt>
  417b38:	str	x0, [sp, #72]
  417b3c:	ldr	x0, [sp, #88]
  417b40:	ldr	x0, [x0]
  417b44:	ldr	x1, [sp, #56]
  417b48:	cmp	x1, x0
  417b4c:	b.ne	417ba4 <__fxstatat@plt+0x14694>  // b.any
  417b50:	ldr	x0, [sp, #24]
  417b54:	cmp	x0, #0x0
  417b58:	b.eq	417b9c <__fxstatat@plt+0x1468c>  // b.none
  417b5c:	ldr	x0, [sp, #88]
  417b60:	ldr	x0, [x0]
  417b64:	ldrb	w0, [x0]
  417b68:	cmp	w0, #0x0
  417b6c:	b.eq	417b9c <__fxstatat@plt+0x1468c>  // b.none
  417b70:	ldr	x0, [sp, #88]
  417b74:	ldr	x0, [x0]
  417b78:	ldrb	w0, [x0]
  417b7c:	mov	w1, w0
  417b80:	ldr	x0, [sp, #24]
  417b84:	bl	403260 <strchr@plt>
  417b88:	cmp	x0, #0x0
  417b8c:	b.eq	417b9c <__fxstatat@plt+0x1468c>  // b.none
  417b90:	mov	x0, #0x1                   	// #1
  417b94:	str	x0, [sp, #72]
  417b98:	b	417bd4 <__fxstatat@plt+0x146c4>
  417b9c:	mov	w0, #0x4                   	// #4
  417ba0:	b	417fa8 <__fxstatat@plt+0x14a98>
  417ba4:	bl	403420 <__errno_location@plt>
  417ba8:	ldr	w0, [x0]
  417bac:	cmp	w0, #0x0
  417bb0:	b.eq	417bd4 <__fxstatat@plt+0x146c4>  // b.none
  417bb4:	bl	403420 <__errno_location@plt>
  417bb8:	ldr	w0, [x0]
  417bbc:	cmp	w0, #0x22
  417bc0:	b.eq	417bcc <__fxstatat@plt+0x146bc>  // b.none
  417bc4:	mov	w0, #0x4                   	// #4
  417bc8:	b	417fa8 <__fxstatat@plt+0x14a98>
  417bcc:	mov	w0, #0x1                   	// #1
  417bd0:	str	w0, [sp, #124]
  417bd4:	ldr	x0, [sp, #24]
  417bd8:	cmp	x0, #0x0
  417bdc:	b.ne	417bf4 <__fxstatat@plt+0x146e4>  // b.any
  417be0:	ldr	x1, [sp, #72]
  417be4:	ldr	x0, [sp, #32]
  417be8:	str	x1, [x0]
  417bec:	ldr	w0, [sp, #124]
  417bf0:	b	417fa8 <__fxstatat@plt+0x14a98>
  417bf4:	ldr	x0, [sp, #88]
  417bf8:	ldr	x0, [x0]
  417bfc:	ldrb	w0, [x0]
  417c00:	cmp	w0, #0x0
  417c04:	b.eq	417f98 <__fxstatat@plt+0x14a88>  // b.none
  417c08:	mov	w0, #0x400                 	// #1024
  417c0c:	str	w0, [sp, #104]
  417c10:	mov	w0, #0x1                   	// #1
  417c14:	str	w0, [sp, #100]
  417c18:	ldr	x0, [sp, #88]
  417c1c:	ldr	x0, [x0]
  417c20:	ldrb	w0, [x0]
  417c24:	mov	w1, w0
  417c28:	ldr	x0, [sp, #24]
  417c2c:	bl	403260 <strchr@plt>
  417c30:	cmp	x0, #0x0
  417c34:	b.ne	417c50 <__fxstatat@plt+0x14740>  // b.any
  417c38:	ldr	x1, [sp, #72]
  417c3c:	ldr	x0, [sp, #32]
  417c40:	str	x1, [x0]
  417c44:	ldr	w0, [sp, #124]
  417c48:	orr	w0, w0, #0x2
  417c4c:	b	417fa8 <__fxstatat@plt+0x14a98>
  417c50:	ldr	x0, [sp, #88]
  417c54:	ldr	x0, [x0]
  417c58:	ldrb	w0, [x0]
  417c5c:	sub	w0, w0, #0x45
  417c60:	cmp	w0, #0x2f
  417c64:	cset	w1, hi  // hi = pmore
  417c68:	and	w1, w1, #0xff
  417c6c:	cmp	w1, #0x0
  417c70:	b.ne	417d34 <__fxstatat@plt+0x14824>  // b.any
  417c74:	mov	x1, #0x1                   	// #1
  417c78:	lsl	x1, x1, x0
  417c7c:	mov	x0, #0x8945                	// #35141
  417c80:	movk	x0, #0x30, lsl #16
  417c84:	movk	x0, #0x8144, lsl #32
  417c88:	and	x0, x1, x0
  417c8c:	cmp	x0, #0x0
  417c90:	cset	w0, ne  // ne = any
  417c94:	and	w0, w0, #0xff
  417c98:	cmp	w0, #0x0
  417c9c:	b.eq	417d34 <__fxstatat@plt+0x14824>  // b.none
  417ca0:	mov	w1, #0x30                  	// #48
  417ca4:	ldr	x0, [sp, #24]
  417ca8:	bl	403260 <strchr@plt>
  417cac:	cmp	x0, #0x0
  417cb0:	b.eq	417d28 <__fxstatat@plt+0x14818>  // b.none
  417cb4:	ldr	x0, [sp, #88]
  417cb8:	ldr	x0, [x0]
  417cbc:	add	x0, x0, #0x1
  417cc0:	ldrb	w0, [x0]
  417cc4:	cmp	w0, #0x69
  417cc8:	b.eq	417ce8 <__fxstatat@plt+0x147d8>  // b.none
  417ccc:	cmp	w0, #0x69
  417cd0:	b.gt	417d34 <__fxstatat@plt+0x14824>
  417cd4:	cmp	w0, #0x42
  417cd8:	b.eq	417d10 <__fxstatat@plt+0x14800>  // b.none
  417cdc:	cmp	w0, #0x44
  417ce0:	b.eq	417d10 <__fxstatat@plt+0x14800>  // b.none
  417ce4:	b	417d34 <__fxstatat@plt+0x14824>
  417ce8:	ldr	x0, [sp, #88]
  417cec:	ldr	x0, [x0]
  417cf0:	add	x0, x0, #0x2
  417cf4:	ldrb	w0, [x0]
  417cf8:	cmp	w0, #0x42
  417cfc:	b.ne	417d30 <__fxstatat@plt+0x14820>  // b.any
  417d00:	ldr	w0, [sp, #100]
  417d04:	add	w0, w0, #0x2
  417d08:	str	w0, [sp, #100]
  417d0c:	b	417d30 <__fxstatat@plt+0x14820>
  417d10:	mov	w0, #0x3e8                 	// #1000
  417d14:	str	w0, [sp, #104]
  417d18:	ldr	w0, [sp, #100]
  417d1c:	add	w0, w0, #0x1
  417d20:	str	w0, [sp, #100]
  417d24:	b	417d34 <__fxstatat@plt+0x14824>
  417d28:	nop
  417d2c:	b	417d34 <__fxstatat@plt+0x14824>
  417d30:	nop
  417d34:	ldr	x0, [sp, #88]
  417d38:	ldr	x0, [x0]
  417d3c:	ldrb	w0, [x0]
  417d40:	cmp	w0, #0x77
  417d44:	b.eq	417ef4 <__fxstatat@plt+0x149e4>  // b.none
  417d48:	cmp	w0, #0x77
  417d4c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417d50:	cmp	w0, #0x74
  417d54:	b.eq	417edc <__fxstatat@plt+0x149cc>  // b.none
  417d58:	cmp	w0, #0x74
  417d5c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417d60:	cmp	w0, #0x6d
  417d64:	b.eq	417eac <__fxstatat@plt+0x1499c>  // b.none
  417d68:	cmp	w0, #0x6d
  417d6c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417d70:	cmp	w0, #0x6b
  417d74:	b.eq	417e94 <__fxstatat@plt+0x14984>  // b.none
  417d78:	cmp	w0, #0x6b
  417d7c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417d80:	cmp	w0, #0x67
  417d84:	b.eq	417e7c <__fxstatat@plt+0x1496c>  // b.none
  417d88:	cmp	w0, #0x67
  417d8c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417d90:	cmp	w0, #0x63
  417d94:	b.eq	417e5c <__fxstatat@plt+0x1494c>  // b.none
  417d98:	cmp	w0, #0x63
  417d9c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417da0:	cmp	w0, #0x62
  417da4:	b.eq	417e34 <__fxstatat@plt+0x14924>  // b.none
  417da8:	cmp	w0, #0x62
  417dac:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417db0:	cmp	w0, #0x5a
  417db4:	b.eq	417f20 <__fxstatat@plt+0x14a10>  // b.none
  417db8:	cmp	w0, #0x5a
  417dbc:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417dc0:	cmp	w0, #0x59
  417dc4:	b.eq	417f08 <__fxstatat@plt+0x149f8>  // b.none
  417dc8:	cmp	w0, #0x59
  417dcc:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417dd0:	cmp	w0, #0x54
  417dd4:	b.eq	417edc <__fxstatat@plt+0x149cc>  // b.none
  417dd8:	cmp	w0, #0x54
  417ddc:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417de0:	cmp	w0, #0x50
  417de4:	b.eq	417ec4 <__fxstatat@plt+0x149b4>  // b.none
  417de8:	cmp	w0, #0x50
  417dec:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417df0:	cmp	w0, #0x4d
  417df4:	b.eq	417eac <__fxstatat@plt+0x1499c>  // b.none
  417df8:	cmp	w0, #0x4d
  417dfc:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417e00:	cmp	w0, #0x4b
  417e04:	b.eq	417e94 <__fxstatat@plt+0x14984>  // b.none
  417e08:	cmp	w0, #0x4b
  417e0c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417e10:	cmp	w0, #0x47
  417e14:	b.eq	417e7c <__fxstatat@plt+0x1496c>  // b.none
  417e18:	cmp	w0, #0x47
  417e1c:	b.gt	417f38 <__fxstatat@plt+0x14a28>
  417e20:	cmp	w0, #0x42
  417e24:	b.eq	417e48 <__fxstatat@plt+0x14938>  // b.none
  417e28:	cmp	w0, #0x45
  417e2c:	b.eq	417e64 <__fxstatat@plt+0x14954>  // b.none
  417e30:	b	417f38 <__fxstatat@plt+0x14a28>
  417e34:	add	x0, sp, #0x48
  417e38:	mov	w1, #0x200                 	// #512
  417e3c:	bl	41797c <__fxstatat@plt+0x1446c>
  417e40:	str	w0, [sp, #96]
  417e44:	b	417f50 <__fxstatat@plt+0x14a40>
  417e48:	add	x0, sp, #0x48
  417e4c:	mov	w1, #0x400                 	// #1024
  417e50:	bl	41797c <__fxstatat@plt+0x1446c>
  417e54:	str	w0, [sp, #96]
  417e58:	b	417f50 <__fxstatat@plt+0x14a40>
  417e5c:	str	wzr, [sp, #96]
  417e60:	b	417f50 <__fxstatat@plt+0x14a40>
  417e64:	add	x0, sp, #0x48
  417e68:	mov	w2, #0x6                   	// #6
  417e6c:	ldr	w1, [sp, #104]
  417e70:	bl	4179ec <__fxstatat@plt+0x144dc>
  417e74:	str	w0, [sp, #96]
  417e78:	b	417f50 <__fxstatat@plt+0x14a40>
  417e7c:	add	x0, sp, #0x48
  417e80:	mov	w2, #0x3                   	// #3
  417e84:	ldr	w1, [sp, #104]
  417e88:	bl	4179ec <__fxstatat@plt+0x144dc>
  417e8c:	str	w0, [sp, #96]
  417e90:	b	417f50 <__fxstatat@plt+0x14a40>
  417e94:	add	x0, sp, #0x48
  417e98:	mov	w2, #0x1                   	// #1
  417e9c:	ldr	w1, [sp, #104]
  417ea0:	bl	4179ec <__fxstatat@plt+0x144dc>
  417ea4:	str	w0, [sp, #96]
  417ea8:	b	417f50 <__fxstatat@plt+0x14a40>
  417eac:	add	x0, sp, #0x48
  417eb0:	mov	w2, #0x2                   	// #2
  417eb4:	ldr	w1, [sp, #104]
  417eb8:	bl	4179ec <__fxstatat@plt+0x144dc>
  417ebc:	str	w0, [sp, #96]
  417ec0:	b	417f50 <__fxstatat@plt+0x14a40>
  417ec4:	add	x0, sp, #0x48
  417ec8:	mov	w2, #0x5                   	// #5
  417ecc:	ldr	w1, [sp, #104]
  417ed0:	bl	4179ec <__fxstatat@plt+0x144dc>
  417ed4:	str	w0, [sp, #96]
  417ed8:	b	417f50 <__fxstatat@plt+0x14a40>
  417edc:	add	x0, sp, #0x48
  417ee0:	mov	w2, #0x4                   	// #4
  417ee4:	ldr	w1, [sp, #104]
  417ee8:	bl	4179ec <__fxstatat@plt+0x144dc>
  417eec:	str	w0, [sp, #96]
  417ef0:	b	417f50 <__fxstatat@plt+0x14a40>
  417ef4:	add	x0, sp, #0x48
  417ef8:	mov	w1, #0x2                   	// #2
  417efc:	bl	41797c <__fxstatat@plt+0x1446c>
  417f00:	str	w0, [sp, #96]
  417f04:	b	417f50 <__fxstatat@plt+0x14a40>
  417f08:	add	x0, sp, #0x48
  417f0c:	mov	w2, #0x8                   	// #8
  417f10:	ldr	w1, [sp, #104]
  417f14:	bl	4179ec <__fxstatat@plt+0x144dc>
  417f18:	str	w0, [sp, #96]
  417f1c:	b	417f50 <__fxstatat@plt+0x14a40>
  417f20:	add	x0, sp, #0x48
  417f24:	mov	w2, #0x7                   	// #7
  417f28:	ldr	w1, [sp, #104]
  417f2c:	bl	4179ec <__fxstatat@plt+0x144dc>
  417f30:	str	w0, [sp, #96]
  417f34:	b	417f50 <__fxstatat@plt+0x14a40>
  417f38:	ldr	x1, [sp, #72]
  417f3c:	ldr	x0, [sp, #32]
  417f40:	str	x1, [x0]
  417f44:	ldr	w0, [sp, #124]
  417f48:	orr	w0, w0, #0x2
  417f4c:	b	417fa8 <__fxstatat@plt+0x14a98>
  417f50:	ldr	w1, [sp, #124]
  417f54:	ldr	w0, [sp, #96]
  417f58:	orr	w0, w1, w0
  417f5c:	str	w0, [sp, #124]
  417f60:	ldr	x0, [sp, #88]
  417f64:	ldr	x1, [x0]
  417f68:	ldrsw	x0, [sp, #100]
  417f6c:	add	x1, x1, x0
  417f70:	ldr	x0, [sp, #88]
  417f74:	str	x1, [x0]
  417f78:	ldr	x0, [sp, #88]
  417f7c:	ldr	x0, [x0]
  417f80:	ldrb	w0, [x0]
  417f84:	cmp	w0, #0x0
  417f88:	b.eq	417f98 <__fxstatat@plt+0x14a88>  // b.none
  417f8c:	ldr	w0, [sp, #124]
  417f90:	orr	w0, w0, #0x2
  417f94:	str	w0, [sp, #124]
  417f98:	ldr	x1, [sp, #72]
  417f9c:	ldr	x0, [sp, #32]
  417fa0:	str	x1, [x0]
  417fa4:	ldr	w0, [sp, #124]
  417fa8:	ldp	x29, x30, [sp], #128
  417fac:	ret
  417fb0:	stp	x29, x30, [sp, #-144]!
  417fb4:	mov	x29, sp
  417fb8:	str	x19, [sp, #16]
  417fbc:	str	x0, [sp, #40]
  417fc0:	mov	x19, x1
  417fc4:	str	xzr, [sp, #136]
  417fc8:	add	x2, sp, #0x38
  417fcc:	mov	x3, x19
  417fd0:	ldp	x0, x1, [x3]
  417fd4:	stp	x0, x1, [x2]
  417fd8:	ldp	x0, x1, [x3, #16]
  417fdc:	stp	x0, x1, [x2, #16]
  417fe0:	ldr	x0, [sp, #40]
  417fe4:	str	x0, [sp, #128]
  417fe8:	b	418068 <__fxstatat@plt+0x14b58>
  417fec:	ldr	w1, [sp, #80]
  417ff0:	ldr	x0, [sp, #56]
  417ff4:	cmp	w1, #0x0
  417ff8:	b.lt	41800c <__fxstatat@plt+0x14afc>  // b.tstop
  417ffc:	add	x1, x0, #0xf
  418000:	and	x1, x1, #0xfffffffffffffff8
  418004:	str	x1, [sp, #56]
  418008:	b	41803c <__fxstatat@plt+0x14b2c>
  41800c:	add	w2, w1, #0x8
  418010:	str	w2, [sp, #80]
  418014:	ldr	w2, [sp, #80]
  418018:	cmp	w2, #0x0
  41801c:	b.le	418030 <__fxstatat@plt+0x14b20>
  418020:	add	x1, x0, #0xf
  418024:	and	x1, x1, #0xfffffffffffffff8
  418028:	str	x1, [sp, #56]
  41802c:	b	41803c <__fxstatat@plt+0x14b2c>
  418030:	ldr	x2, [sp, #64]
  418034:	sxtw	x0, w1
  418038:	add	x0, x2, x0
  41803c:	ldr	x0, [x0]
  418040:	str	x0, [sp, #88]
  418044:	ldr	x0, [sp, #88]
  418048:	bl	402c70 <strlen@plt>
  41804c:	mov	x1, x0
  418050:	ldr	x0, [sp, #136]
  418054:	bl	41b1ac <__fxstatat@plt+0x17c9c>
  418058:	str	x0, [sp, #136]
  41805c:	ldr	x0, [sp, #128]
  418060:	sub	x0, x0, #0x1
  418064:	str	x0, [sp, #128]
  418068:	ldr	x0, [sp, #128]
  41806c:	cmp	x0, #0x0
  418070:	b.ne	417fec <__fxstatat@plt+0x14adc>  // b.any
  418074:	ldr	x0, [sp, #136]
  418078:	cmn	x0, #0x1
  41807c:	b.eq	418090 <__fxstatat@plt+0x14b80>  // b.none
  418080:	ldr	x1, [sp, #136]
  418084:	mov	x0, #0x7fffffff            	// #2147483647
  418088:	cmp	x1, x0
  41808c:	b.ls	4180a8 <__fxstatat@plt+0x14b98>  // b.plast
  418090:	bl	403420 <__errno_location@plt>
  418094:	mov	x1, x0
  418098:	mov	w0, #0x4b                  	// #75
  41809c:	str	w0, [x1]
  4180a0:	mov	x0, #0x0                   	// #0
  4180a4:	b	418174 <__fxstatat@plt+0x14c64>
  4180a8:	ldr	x0, [sp, #136]
  4180ac:	add	x0, x0, #0x1
  4180b0:	bl	41775c <__fxstatat@plt+0x1424c>
  4180b4:	str	x0, [sp, #112]
  4180b8:	ldr	x0, [sp, #112]
  4180bc:	str	x0, [sp, #120]
  4180c0:	ldr	x0, [sp, #40]
  4180c4:	str	x0, [sp, #128]
  4180c8:	b	41815c <__fxstatat@plt+0x14c4c>
  4180cc:	ldr	w1, [x19, #24]
  4180d0:	ldr	x0, [x19]
  4180d4:	cmp	w1, #0x0
  4180d8:	b.lt	4180ec <__fxstatat@plt+0x14bdc>  // b.tstop
  4180dc:	add	x1, x0, #0xf
  4180e0:	and	x1, x1, #0xfffffffffffffff8
  4180e4:	str	x1, [x19]
  4180e8:	b	41811c <__fxstatat@plt+0x14c0c>
  4180ec:	add	w2, w1, #0x8
  4180f0:	str	w2, [x19, #24]
  4180f4:	ldr	w2, [x19, #24]
  4180f8:	cmp	w2, #0x0
  4180fc:	b.le	418110 <__fxstatat@plt+0x14c00>
  418100:	add	x1, x0, #0xf
  418104:	and	x1, x1, #0xfffffffffffffff8
  418108:	str	x1, [x19]
  41810c:	b	41811c <__fxstatat@plt+0x14c0c>
  418110:	ldr	x2, [x19, #8]
  418114:	sxtw	x0, w1
  418118:	add	x0, x2, x0
  41811c:	ldr	x0, [x0]
  418120:	str	x0, [sp, #104]
  418124:	ldr	x0, [sp, #104]
  418128:	bl	402c70 <strlen@plt>
  41812c:	str	x0, [sp, #96]
  418130:	ldr	x2, [sp, #96]
  418134:	ldr	x1, [sp, #104]
  418138:	ldr	x0, [sp, #120]
  41813c:	bl	402c30 <memcpy@plt>
  418140:	ldr	x1, [sp, #120]
  418144:	ldr	x0, [sp, #96]
  418148:	add	x0, x1, x0
  41814c:	str	x0, [sp, #120]
  418150:	ldr	x0, [sp, #128]
  418154:	sub	x0, x0, #0x1
  418158:	str	x0, [sp, #128]
  41815c:	ldr	x0, [sp, #128]
  418160:	cmp	x0, #0x0
  418164:	b.ne	4180cc <__fxstatat@plt+0x14bbc>  // b.any
  418168:	ldr	x0, [sp, #120]
  41816c:	strb	wzr, [x0]
  418170:	ldr	x0, [sp, #112]
  418174:	ldr	x19, [sp, #16]
  418178:	ldp	x29, x30, [sp], #144
  41817c:	ret
  418180:	stp	x29, x30, [sp, #-112]!
  418184:	mov	x29, sp
  418188:	str	x19, [sp, #16]
  41818c:	str	x0, [sp, #72]
  418190:	mov	x19, x1
  418194:	str	xzr, [sp, #104]
  418198:	ldr	x0, [sp, #72]
  41819c:	str	x0, [sp, #96]
  4181a0:	ldr	x0, [sp, #96]
  4181a4:	ldrb	w0, [x0]
  4181a8:	cmp	w0, #0x0
  4181ac:	b.ne	4181dc <__fxstatat@plt+0x14ccc>  // b.any
  4181b0:	add	x2, sp, #0x20
  4181b4:	mov	x3, x19
  4181b8:	ldp	x0, x1, [x3]
  4181bc:	stp	x0, x1, [x2]
  4181c0:	ldp	x0, x1, [x3, #16]
  4181c4:	stp	x0, x1, [x2, #16]
  4181c8:	add	x0, sp, #0x20
  4181cc:	mov	x1, x0
  4181d0:	ldr	x0, [sp, #104]
  4181d4:	bl	417fb0 <__fxstatat@plt+0x14aa0>
  4181d8:	b	418284 <__fxstatat@plt+0x14d74>
  4181dc:	ldr	x0, [sp, #96]
  4181e0:	ldrb	w0, [x0]
  4181e4:	cmp	w0, #0x25
  4181e8:	b.ne	418224 <__fxstatat@plt+0x14d14>  // b.any
  4181ec:	ldr	x0, [sp, #96]
  4181f0:	add	x0, x0, #0x1
  4181f4:	str	x0, [sp, #96]
  4181f8:	ldr	x0, [sp, #96]
  4181fc:	ldrb	w0, [x0]
  418200:	cmp	w0, #0x73
  418204:	b.ne	41822c <__fxstatat@plt+0x14d1c>  // b.any
  418208:	ldr	x0, [sp, #96]
  41820c:	add	x0, x0, #0x1
  418210:	str	x0, [sp, #96]
  418214:	ldr	x0, [sp, #104]
  418218:	add	x0, x0, #0x1
  41821c:	str	x0, [sp, #104]
  418220:	b	4181a0 <__fxstatat@plt+0x14c90>
  418224:	nop
  418228:	b	418230 <__fxstatat@plt+0x14d20>
  41822c:	nop
  418230:	add	x2, sp, #0x20
  418234:	mov	x3, x19
  418238:	ldp	x0, x1, [x3]
  41823c:	stp	x0, x1, [x2]
  418240:	ldp	x0, x1, [x3, #16]
  418244:	stp	x0, x1, [x2, #16]
  418248:	add	x1, sp, #0x20
  41824c:	add	x0, sp, #0x58
  418250:	mov	x2, x1
  418254:	ldr	x1, [sp, #72]
  418258:	bl	403240 <vasprintf@plt>
  41825c:	cmp	w0, #0x0
  418260:	b.ge	418280 <__fxstatat@plt+0x14d70>  // b.tcont
  418264:	bl	403420 <__errno_location@plt>
  418268:	ldr	w0, [x0]
  41826c:	cmp	w0, #0xc
  418270:	b.ne	418278 <__fxstatat@plt+0x14d68>  // b.any
  418274:	bl	41793c <__fxstatat@plt+0x1442c>
  418278:	mov	x0, #0x0                   	// #0
  41827c:	b	418284 <__fxstatat@plt+0x14d74>
  418280:	ldr	x0, [sp, #88]
  418284:	ldr	x19, [sp, #16]
  418288:	ldp	x29, x30, [sp], #112
  41828c:	ret
  418290:	stp	x29, x30, [sp, #-48]!
  418294:	mov	x29, sp
  418298:	str	xzr, [sp, #24]
  41829c:	str	xzr, [sp, #16]
  4182a0:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  4182a4:	add	x0, x0, #0x558
  4182a8:	ldr	x2, [x0]
  4182ac:	add	x1, sp, #0x10
  4182b0:	add	x0, sp, #0x18
  4182b4:	bl	4031a0 <getline@plt>
  4182b8:	str	x0, [sp, #32]
  4182bc:	ldr	x0, [sp, #32]
  4182c0:	cmp	x0, #0x0
  4182c4:	b.gt	4182d0 <__fxstatat@plt+0x14dc0>
  4182c8:	strb	wzr, [sp, #47]
  4182cc:	b	418314 <__fxstatat@plt+0x14e04>
  4182d0:	ldr	x1, [sp, #24]
  4182d4:	ldr	x0, [sp, #32]
  4182d8:	sub	x0, x0, #0x1
  4182dc:	add	x0, x1, x0
  4182e0:	ldrb	w0, [x0]
  4182e4:	cmp	w0, #0xa
  4182e8:	b.ne	418300 <__fxstatat@plt+0x14df0>  // b.any
  4182ec:	ldr	x1, [sp, #24]
  4182f0:	ldr	x0, [sp, #32]
  4182f4:	sub	x0, x0, #0x1
  4182f8:	add	x0, x1, x0
  4182fc:	strb	wzr, [x0]
  418300:	ldr	x0, [sp, #24]
  418304:	bl	402cd0 <rpmatch@plt>
  418308:	cmp	w0, #0x0
  41830c:	cset	w0, gt
  418310:	strb	w0, [sp, #47]
  418314:	ldr	x0, [sp, #24]
  418318:	bl	4031c0 <free@plt>
  41831c:	ldrb	w0, [sp, #47]
  418320:	ldp	x29, x30, [sp], #48
  418324:	ret
  418328:	stp	x29, x30, [sp, #-32]!
  41832c:	mov	x29, sp
  418330:	str	x0, [sp, #24]
  418334:	ldr	x0, [sp, #24]
  418338:	ldr	w0, [x0]
  41833c:	and	w0, w0, #0x100
  418340:	cmp	w0, #0x0
  418344:	b.eq	418358 <__fxstatat@plt+0x14e48>  // b.none
  418348:	mov	w2, #0x1                   	// #1
  41834c:	mov	x1, #0x0                   	// #0
  418350:	ldr	x0, [sp, #24]
  418354:	bl	418428 <__fxstatat@plt+0x14f18>
  418358:	nop
  41835c:	ldp	x29, x30, [sp], #32
  418360:	ret
  418364:	stp	x29, x30, [sp, #-32]!
  418368:	mov	x29, sp
  41836c:	str	x0, [sp, #24]
  418370:	ldr	x0, [sp, #24]
  418374:	cmp	x0, #0x0
  418378:	b.eq	41838c <__fxstatat@plt+0x14e7c>  // b.none
  41837c:	ldr	x0, [sp, #24]
  418380:	bl	403380 <__freading@plt>
  418384:	cmp	w0, #0x0
  418388:	b.ne	418398 <__fxstatat@plt+0x14e88>  // b.any
  41838c:	ldr	x0, [sp, #24]
  418390:	bl	4032c0 <fflush@plt>
  418394:	b	4183a8 <__fxstatat@plt+0x14e98>
  418398:	ldr	x0, [sp, #24]
  41839c:	bl	418328 <__fxstatat@plt+0x14e18>
  4183a0:	ldr	x0, [sp, #24]
  4183a4:	bl	4032c0 <fflush@plt>
  4183a8:	ldp	x29, x30, [sp], #32
  4183ac:	ret
  4183b0:	sub	sp, sp, #0x10
  4183b4:	str	x0, [sp, #8]
  4183b8:	ldr	x0, [sp, #8]
  4183bc:	ldr	x1, [x0, #40]
  4183c0:	ldr	x0, [sp, #8]
  4183c4:	ldr	x0, [x0, #32]
  4183c8:	cmp	x1, x0
  4183cc:	b.ls	4183d8 <__fxstatat@plt+0x14ec8>  // b.plast
  4183d0:	mov	x0, #0x0                   	// #0
  4183d4:	b	418420 <__fxstatat@plt+0x14f10>
  4183d8:	ldr	x0, [sp, #8]
  4183dc:	ldr	x1, [x0, #16]
  4183e0:	ldr	x0, [sp, #8]
  4183e4:	ldr	x0, [x0, #8]
  4183e8:	sub	x1, x1, x0
  4183ec:	ldr	x0, [sp, #8]
  4183f0:	ldr	w0, [x0]
  4183f4:	and	w0, w0, #0x100
  4183f8:	cmp	w0, #0x0
  4183fc:	b.eq	418418 <__fxstatat@plt+0x14f08>  // b.none
  418400:	ldr	x0, [sp, #8]
  418404:	ldr	x2, [x0, #88]
  418408:	ldr	x0, [sp, #8]
  41840c:	ldr	x0, [x0, #72]
  418410:	sub	x0, x2, x0
  418414:	b	41841c <__fxstatat@plt+0x14f0c>
  418418:	mov	x0, #0x0                   	// #0
  41841c:	add	x0, x0, x1
  418420:	add	sp, sp, #0x10
  418424:	ret
  418428:	stp	x29, x30, [sp, #-64]!
  41842c:	mov	x29, sp
  418430:	str	x0, [sp, #40]
  418434:	str	x1, [sp, #32]
  418438:	str	w2, [sp, #28]
  41843c:	ldr	x0, [sp, #40]
  418440:	ldr	x1, [x0, #16]
  418444:	ldr	x0, [sp, #40]
  418448:	ldr	x0, [x0, #8]
  41844c:	cmp	x1, x0
  418450:	b.ne	4184d0 <__fxstatat@plt+0x14fc0>  // b.any
  418454:	ldr	x0, [sp, #40]
  418458:	ldr	x1, [x0, #40]
  41845c:	ldr	x0, [sp, #40]
  418460:	ldr	x0, [x0, #32]
  418464:	cmp	x1, x0
  418468:	b.ne	4184d0 <__fxstatat@plt+0x14fc0>  // b.any
  41846c:	ldr	x0, [sp, #40]
  418470:	ldr	x0, [x0, #72]
  418474:	cmp	x0, #0x0
  418478:	b.ne	4184d0 <__fxstatat@plt+0x14fc0>  // b.any
  41847c:	ldr	x0, [sp, #40]
  418480:	bl	402e40 <fileno@plt>
  418484:	ldr	w2, [sp, #28]
  418488:	ldr	x1, [sp, #32]
  41848c:	bl	402e00 <lseek@plt>
  418490:	str	x0, [sp, #56]
  418494:	ldr	x0, [sp, #56]
  418498:	cmn	x0, #0x1
  41849c:	b.ne	4184a8 <__fxstatat@plt+0x14f98>  // b.any
  4184a0:	mov	w0, #0xffffffff            	// #-1
  4184a4:	b	4184e0 <__fxstatat@plt+0x14fd0>
  4184a8:	ldr	x0, [sp, #40]
  4184ac:	ldr	w0, [x0]
  4184b0:	and	w1, w0, #0xffffffef
  4184b4:	ldr	x0, [sp, #40]
  4184b8:	str	w1, [x0]
  4184bc:	ldr	x0, [sp, #40]
  4184c0:	ldr	x1, [sp, #56]
  4184c4:	str	x1, [x0, #144]
  4184c8:	mov	w0, #0x0                   	// #0
  4184cc:	b	4184e0 <__fxstatat@plt+0x14fd0>
  4184d0:	ldr	w2, [sp, #28]
  4184d4:	ldr	x1, [sp, #32]
  4184d8:	ldr	x0, [sp, #40]
  4184dc:	bl	403190 <fseeko@plt>
  4184e0:	ldp	x29, x30, [sp], #64
  4184e4:	ret
  4184e8:	stp	x29, x30, [sp, #-64]!
  4184ec:	mov	x29, sp
  4184f0:	str	x0, [sp, #40]
  4184f4:	str	x1, [sp, #32]
  4184f8:	str	x2, [sp, #24]
  4184fc:	str	x3, [sp, #16]
  418500:	ldr	x0, [sp, #40]
  418504:	cmp	x0, #0x0
  418508:	b.ne	418514 <__fxstatat@plt+0x15004>  // b.any
  41850c:	add	x0, sp, #0x30
  418510:	str	x0, [sp, #40]
  418514:	ldr	x3, [sp, #16]
  418518:	ldr	x2, [sp, #24]
  41851c:	ldr	x1, [sp, #32]
  418520:	ldr	x0, [sp, #40]
  418524:	bl	402c20 <mbrtowc@plt>
  418528:	str	x0, [sp, #56]
  41852c:	ldr	x0, [sp, #56]
  418530:	cmn	x0, #0x3
  418534:	b.ls	418580 <__fxstatat@plt+0x15070>  // b.plast
  418538:	ldr	x0, [sp, #24]
  41853c:	cmp	x0, #0x0
  418540:	b.eq	418580 <__fxstatat@plt+0x15070>  // b.none
  418544:	mov	w0, #0x0                   	// #0
  418548:	bl	4194ac <__fxstatat@plt+0x15f9c>
  41854c:	and	w0, w0, #0xff
  418550:	eor	w0, w0, #0x1
  418554:	and	w0, w0, #0xff
  418558:	cmp	w0, #0x0
  41855c:	b.eq	418580 <__fxstatat@plt+0x15070>  // b.none
  418560:	ldr	x0, [sp, #32]
  418564:	ldrb	w0, [x0]
  418568:	strb	w0, [sp, #55]
  41856c:	ldrb	w1, [sp, #55]
  418570:	ldr	x0, [sp, #40]
  418574:	str	w1, [x0]
  418578:	mov	x0, #0x1                   	// #1
  41857c:	b	418584 <__fxstatat@plt+0x15074>
  418580:	ldr	x0, [sp, #56]
  418584:	ldp	x29, x30, [sp], #64
  418588:	ret
  41858c:	stp	x29, x30, [sp, #-48]!
  418590:	mov	x29, sp
  418594:	str	x0, [sp, #40]
  418598:	str	w1, [sp, #36]
  41859c:	str	x2, [sp, #24]
  4185a0:	ldr	w0, [sp, #36]
  4185a4:	and	w0, w0, #0xf000
  4185a8:	cmp	w0, #0x1, lsl #12
  4185ac:	b.ne	4185d4 <__fxstatat@plt+0x150c4>  // b.any
  4185b0:	ldr	x0, [sp, #24]
  4185b4:	cmp	x0, #0x0
  4185b8:	b.ne	4185d4 <__fxstatat@plt+0x150c4>  // b.any
  4185bc:	ldr	w0, [sp, #36]
  4185c0:	and	w0, w0, #0xffffefff
  4185c4:	mov	w1, w0
  4185c8:	ldr	x0, [sp, #40]
  4185cc:	bl	402e10 <mkfifo@plt>
  4185d0:	b	4185e4 <__fxstatat@plt+0x150d4>
  4185d4:	ldr	x2, [sp, #24]
  4185d8:	ldr	w1, [sp, #36]
  4185dc:	ldr	x0, [sp, #40]
  4185e0:	bl	41bdf0 <__fxstatat@plt+0x188e0>
  4185e4:	ldp	x29, x30, [sp], #48
  4185e8:	ret
  4185ec:	stp	x29, x30, [sp, #-64]!
  4185f0:	mov	x29, sp
  4185f4:	str	x0, [sp, #24]
  4185f8:	add	x0, sp, #0x30
  4185fc:	mov	x2, x0
  418600:	mov	w1, #0x0                   	// #0
  418604:	ldr	x0, [sp, #24]
  418608:	bl	403230 <acl_get_entry@plt>
  41860c:	str	w0, [sp, #60]
  418610:	b	418674 <__fxstatat@plt+0x15164>
  418614:	ldr	x0, [sp, #48]
  418618:	add	x1, sp, #0x2c
  41861c:	bl	402f50 <acl_get_tag_type@plt>
  418620:	cmp	w0, #0x0
  418624:	b.ge	418630 <__fxstatat@plt+0x15120>  // b.tcont
  418628:	mov	w0, #0xffffffff            	// #-1
  41862c:	b	418684 <__fxstatat@plt+0x15174>
  418630:	ldr	w0, [sp, #44]
  418634:	cmp	w0, #0x1
  418638:	b.eq	41865c <__fxstatat@plt+0x1514c>  // b.none
  41863c:	ldr	w0, [sp, #44]
  418640:	cmp	w0, #0x4
  418644:	b.eq	41865c <__fxstatat@plt+0x1514c>  // b.none
  418648:	ldr	w0, [sp, #44]
  41864c:	cmp	w0, #0x20
  418650:	b.eq	41865c <__fxstatat@plt+0x1514c>  // b.none
  418654:	mov	w0, #0x1                   	// #1
  418658:	b	418684 <__fxstatat@plt+0x15174>
  41865c:	add	x0, sp, #0x30
  418660:	mov	x2, x0
  418664:	mov	w1, #0x1                   	// #1
  418668:	ldr	x0, [sp, #24]
  41866c:	bl	403230 <acl_get_entry@plt>
  418670:	str	w0, [sp, #60]
  418674:	ldr	w0, [sp, #60]
  418678:	cmp	w0, #0x0
  41867c:	b.gt	418614 <__fxstatat@plt+0x15104>
  418680:	ldr	w0, [sp, #60]
  418684:	ldp	x29, x30, [sp], #64
  418688:	ret
  41868c:	stp	x29, x30, [sp, #-32]!
  418690:	mov	x29, sp
  418694:	str	x0, [sp, #24]
  418698:	ldr	x0, [sp, #24]
  41869c:	bl	402ce0 <acl_entries@plt>
  4186a0:	cmp	w0, #0x0
  4186a4:	cset	w0, gt
  4186a8:	and	w0, w0, #0xff
  4186ac:	ldp	x29, x30, [sp], #32
  4186b0:	ret
  4186b4:	stp	x29, x30, [sp, #-32]!
  4186b8:	mov	x29, sp
  4186bc:	str	x0, [sp, #24]
  4186c0:	ldr	x0, [sp, #24]
  4186c4:	ldr	x0, [x0, #8]
  4186c8:	cmp	x0, #0x0
  4186cc:	b.eq	4186dc <__fxstatat@plt+0x151cc>  // b.none
  4186d0:	ldr	x0, [sp, #24]
  4186d4:	ldr	x0, [x0, #8]
  4186d8:	bl	403500 <acl_free@plt>
  4186dc:	ldr	x0, [sp, #24]
  4186e0:	ldr	x0, [x0, #16]
  4186e4:	cmp	x0, #0x0
  4186e8:	b.eq	4186f8 <__fxstatat@plt+0x151e8>  // b.none
  4186ec:	ldr	x0, [sp, #24]
  4186f0:	ldr	x0, [x0, #16]
  4186f4:	bl	403500 <acl_free@plt>
  4186f8:	nop
  4186fc:	ldp	x29, x30, [sp], #32
  418700:	ret
  418704:	stp	x29, x30, [sp, #-48]!
  418708:	mov	x29, sp
  41870c:	str	x0, [sp, #40]
  418710:	str	w1, [sp, #36]
  418714:	str	w2, [sp, #32]
  418718:	str	x3, [sp, #24]
  41871c:	mov	x2, #0x20                  	// #32
  418720:	mov	w1, #0x0                   	// #0
  418724:	ldr	x0, [sp, #24]
  418728:	bl	402f60 <memset@plt>
  41872c:	ldr	x0, [sp, #24]
  418730:	ldr	w1, [sp, #32]
  418734:	str	w1, [x0]
  418738:	ldr	w0, [sp, #36]
  41873c:	cmn	w0, #0x1
  418740:	b.eq	41875c <__fxstatat@plt+0x1524c>  // b.none
  418744:	ldr	w0, [sp, #36]
  418748:	bl	403020 <acl_get_fd@plt>
  41874c:	mov	x1, x0
  418750:	ldr	x0, [sp, #24]
  418754:	str	x1, [x0, #8]
  418758:	b	418774 <__fxstatat@plt+0x15264>
  41875c:	mov	w1, #0x8000                	// #32768
  418760:	ldr	x0, [sp, #40]
  418764:	bl	403180 <acl_get_file@plt>
  418768:	mov	x1, x0
  41876c:	ldr	x0, [sp, #24]
  418770:	str	x1, [x0, #8]
  418774:	ldr	x0, [sp, #24]
  418778:	ldr	x0, [x0, #8]
  41877c:	cmp	x0, #0x0
  418780:	b.ne	4187ac <__fxstatat@plt+0x1529c>  // b.any
  418784:	bl	403420 <__errno_location@plt>
  418788:	ldr	w0, [x0]
  41878c:	bl	41b7e4 <__fxstatat@plt+0x182d4>
  418790:	and	w0, w0, #0xff
  418794:	cmp	w0, #0x0
  418798:	b.eq	4187a4 <__fxstatat@plt+0x15294>  // b.none
  41879c:	mov	w0, #0xffffffff            	// #-1
  4187a0:	b	4187f0 <__fxstatat@plt+0x152e0>
  4187a4:	mov	w0, #0x0                   	// #0
  4187a8:	b	4187f0 <__fxstatat@plt+0x152e0>
  4187ac:	ldr	w0, [sp, #32]
  4187b0:	and	w0, w0, #0xf000
  4187b4:	cmp	w0, #0x4, lsl #12
  4187b8:	b.ne	4187ec <__fxstatat@plt+0x152dc>  // b.any
  4187bc:	mov	w1, #0x4000                	// #16384
  4187c0:	ldr	x0, [sp, #40]
  4187c4:	bl	403180 <acl_get_file@plt>
  4187c8:	mov	x1, x0
  4187cc:	ldr	x0, [sp, #24]
  4187d0:	str	x1, [x0, #16]
  4187d4:	ldr	x0, [sp, #24]
  4187d8:	ldr	x0, [x0, #16]
  4187dc:	cmp	x0, #0x0
  4187e0:	b.ne	4187ec <__fxstatat@plt+0x152dc>  // b.any
  4187e4:	mov	w0, #0xffffffff            	// #-1
  4187e8:	b	4187f0 <__fxstatat@plt+0x152e0>
  4187ec:	mov	w0, #0x0                   	// #0
  4187f0:	ldp	x29, x30, [sp], #48
  4187f4:	ret
  4187f8:	stp	x29, x30, [sp, #-80]!
  4187fc:	mov	x29, sp
  418800:	str	x0, [sp, #56]
  418804:	str	x1, [sp, #48]
  418808:	str	w2, [sp, #44]
  41880c:	str	w3, [sp, #40]
  418810:	str	x4, [sp, #32]
  418814:	str	x5, [sp, #24]
  418818:	str	wzr, [sp, #76]
  41881c:	ldr	x0, [sp, #56]
  418820:	ldrb	w0, [x0, #24]
  418824:	eor	w0, w0, #0x1
  418828:	and	w0, w0, #0xff
  41882c:	cmp	w0, #0x0
  418830:	b.eq	4189d4 <__fxstatat@plt+0x154c4>  // b.none
  418834:	ldr	w0, [sp, #76]
  418838:	cmp	w0, #0x0
  41883c:	b.ne	418898 <__fxstatat@plt+0x15388>  // b.any
  418840:	ldr	w0, [sp, #40]
  418844:	cmp	w0, #0x0
  418848:	b.eq	418898 <__fxstatat@plt+0x15388>  // b.none
  41884c:	ldr	x0, [sp, #56]
  418850:	ldr	x0, [x0, #8]
  418854:	cmp	x0, #0x0
  418858:	b.eq	418868 <__fxstatat@plt+0x15358>  // b.none
  41885c:	ldr	x0, [sp, #56]
  418860:	ldr	x0, [x0, #8]
  418864:	bl	403500 <acl_free@plt>
  418868:	ldr	x0, [sp, #56]
  41886c:	ldr	w0, [x0]
  418870:	bl	403010 <acl_from_mode@plt>
  418874:	mov	x1, x0
  418878:	ldr	x0, [sp, #56]
  41887c:	str	x1, [x0, #8]
  418880:	ldr	x0, [sp, #56]
  418884:	ldr	x0, [x0, #8]
  418888:	cmp	x0, #0x0
  41888c:	b.ne	418898 <__fxstatat@plt+0x15388>  // b.any
  418890:	mov	w0, #0xffffffff            	// #-1
  418894:	str	w0, [sp, #76]
  418898:	ldr	w0, [sp, #76]
  41889c:	cmp	w0, #0x0
  4188a0:	b.ne	4189d4 <__fxstatat@plt+0x154c4>  // b.any
  4188a4:	ldr	x0, [sp, #56]
  4188a8:	ldr	x0, [x0, #8]
  4188ac:	cmp	x0, #0x0
  4188b0:	b.eq	4189d4 <__fxstatat@plt+0x154c4>  // b.none
  4188b4:	ldr	w0, [sp, #44]
  4188b8:	cmn	w0, #0x1
  4188bc:	b.eq	4188dc <__fxstatat@plt+0x153cc>  // b.none
  4188c0:	ldr	x0, [sp, #56]
  4188c4:	ldr	x0, [x0, #8]
  4188c8:	mov	x1, x0
  4188cc:	ldr	w0, [sp, #44]
  4188d0:	bl	402c80 <acl_set_fd@plt>
  4188d4:	str	w0, [sp, #76]
  4188d8:	b	4188f8 <__fxstatat@plt+0x153e8>
  4188dc:	ldr	x0, [sp, #56]
  4188e0:	ldr	x0, [x0, #8]
  4188e4:	mov	x2, x0
  4188e8:	mov	w1, #0x8000                	// #32768
  4188ec:	ldr	x0, [sp, #48]
  4188f0:	bl	402ff0 <acl_set_file@plt>
  4188f4:	str	w0, [sp, #76]
  4188f8:	ldr	w0, [sp, #76]
  4188fc:	cmp	w0, #0x0
  418900:	b.eq	418958 <__fxstatat@plt+0x15448>  // b.none
  418904:	bl	403420 <__errno_location@plt>
  418908:	ldr	w0, [x0]
  41890c:	bl	41b7e4 <__fxstatat@plt+0x182d4>
  418910:	and	w0, w0, #0xff
  418914:	eor	w0, w0, #0x1
  418918:	and	w0, w0, #0xff
  41891c:	cmp	w0, #0x0
  418920:	b.eq	4189d4 <__fxstatat@plt+0x154c4>  // b.none
  418924:	ldr	x0, [sp, #56]
  418928:	mov	w1, #0x1                   	// #1
  41892c:	strb	w1, [x0, #24]
  418930:	ldr	w0, [sp, #40]
  418934:	cmp	w0, #0x0
  418938:	b.ne	418950 <__fxstatat@plt+0x15440>  // b.any
  41893c:	ldr	x0, [sp, #56]
  418940:	ldr	x0, [x0, #8]
  418944:	bl	4185ec <__fxstatat@plt+0x150dc>
  418948:	cmp	w0, #0x0
  41894c:	b.ne	4189d4 <__fxstatat@plt+0x154c4>  // b.any
  418950:	str	wzr, [sp, #76]
  418954:	b	4189d4 <__fxstatat@plt+0x154c4>
  418958:	ldr	x0, [sp, #24]
  41895c:	mov	w1, #0x1                   	// #1
  418960:	strb	w1, [x0]
  418964:	ldr	x0, [sp, #56]
  418968:	ldr	w0, [x0]
  41896c:	and	w0, w0, #0xf000
  418970:	cmp	w0, #0x4, lsl #12
  418974:	b.ne	4189d4 <__fxstatat@plt+0x154c4>  // b.any
  418978:	ldr	w0, [sp, #40]
  41897c:	cmp	w0, #0x0
  418980:	b.ne	4189c8 <__fxstatat@plt+0x154b8>  // b.any
  418984:	ldr	x0, [sp, #56]
  418988:	ldr	x0, [x0, #16]
  41898c:	cmp	x0, #0x0
  418990:	b.eq	4189c8 <__fxstatat@plt+0x154b8>  // b.none
  418994:	ldr	x0, [sp, #56]
  418998:	ldr	x0, [x0, #16]
  41899c:	bl	41868c <__fxstatat@plt+0x1517c>
  4189a0:	cmp	w0, #0x0
  4189a4:	b.eq	4189c8 <__fxstatat@plt+0x154b8>  // b.none
  4189a8:	ldr	x0, [sp, #56]
  4189ac:	ldr	x0, [x0, #16]
  4189b0:	mov	x2, x0
  4189b4:	mov	w1, #0x4000                	// #16384
  4189b8:	ldr	x0, [sp, #48]
  4189bc:	bl	402ff0 <acl_set_file@plt>
  4189c0:	str	w0, [sp, #76]
  4189c4:	b	4189d4 <__fxstatat@plt+0x154c4>
  4189c8:	ldr	x0, [sp, #48]
  4189cc:	bl	402e70 <acl_delete_def_file@plt>
  4189d0:	str	w0, [sp, #76]
  4189d4:	ldr	w0, [sp, #76]
  4189d8:	ldp	x29, x30, [sp], #80
  4189dc:	ret
  4189e0:	stp	x29, x30, [sp, #-32]!
  4189e4:	mov	x29, sp
  4189e8:	str	x0, [sp, #24]
  4189ec:	str	w1, [sp, #20]
  4189f0:	str	w2, [sp, #16]
  4189f4:	ldr	w0, [sp, #20]
  4189f8:	cmn	w0, #0x1
  4189fc:	b.eq	418a10 <__fxstatat@plt+0x15500>  // b.none
  418a00:	ldr	w1, [sp, #16]
  418a04:	ldr	w0, [sp, #20]
  418a08:	bl	402fa0 <fchmod@plt>
  418a0c:	b	418a1c <__fxstatat@plt+0x1550c>
  418a10:	ldr	w1, [sp, #16]
  418a14:	ldr	x0, [sp, #24]
  418a18:	bl	402ee0 <chmod@plt>
  418a1c:	ldp	x29, x30, [sp], #32
  418a20:	ret
  418a24:	stp	x29, x30, [sp, #-80]!
  418a28:	mov	x29, sp
  418a2c:	str	x0, [sp, #40]
  418a30:	str	x1, [sp, #32]
  418a34:	str	w2, [sp, #28]
  418a38:	strb	wzr, [sp, #63]
  418a3c:	strb	wzr, [sp, #62]
  418a40:	str	wzr, [sp, #76]
  418a44:	ldr	x0, [sp, #40]
  418a48:	ldr	w0, [x0]
  418a4c:	and	w0, w0, #0xe00
  418a50:	cmp	w0, #0x0
  418a54:	cset	w0, ne  // ne = any
  418a58:	strb	w0, [sp, #75]
  418a5c:	ldrb	w0, [sp, #75]
  418a60:	cmp	w0, #0x0
  418a64:	b.eq	418a98 <__fxstatat@plt+0x15588>  // b.none
  418a68:	ldr	x0, [sp, #40]
  418a6c:	ldr	w0, [x0]
  418a70:	mov	w2, w0
  418a74:	ldr	w1, [sp, #28]
  418a78:	ldr	x0, [sp, #32]
  418a7c:	bl	4189e0 <__fxstatat@plt+0x154d0>
  418a80:	str	w0, [sp, #76]
  418a84:	ldr	w0, [sp, #76]
  418a88:	cmp	w0, #0x0
  418a8c:	b.eq	418a98 <__fxstatat@plt+0x15588>  // b.none
  418a90:	mov	w0, #0xffffffff            	// #-1
  418a94:	b	418be0 <__fxstatat@plt+0x156d0>
  418a98:	add	x1, sp, #0x3f
  418a9c:	add	x0, sp, #0x3e
  418aa0:	mov	x5, x1
  418aa4:	mov	x4, x0
  418aa8:	mov	w3, #0x0                   	// #0
  418aac:	ldr	w2, [sp, #28]
  418ab0:	ldr	x1, [sp, #32]
  418ab4:	ldr	x0, [sp, #40]
  418ab8:	bl	4187f8 <__fxstatat@plt+0x152e8>
  418abc:	str	w0, [sp, #76]
  418ac0:	ldrb	w0, [sp, #63]
  418ac4:	eor	w0, w0, #0x1
  418ac8:	and	w0, w0, #0xff
  418acc:	cmp	w0, #0x0
  418ad0:	b.eq	418b5c <__fxstatat@plt+0x1564c>  // b.none
  418ad4:	ldr	w0, [sp, #76]
  418ad8:	cmp	w0, #0x0
  418adc:	b.eq	418aec <__fxstatat@plt+0x155dc>  // b.none
  418ae0:	bl	403420 <__errno_location@plt>
  418ae4:	ldr	w0, [x0]
  418ae8:	b	418af0 <__fxstatat@plt+0x155e0>
  418aec:	mov	w0, #0x0                   	// #0
  418af0:	str	w0, [sp, #68]
  418af4:	add	x1, sp, #0x3f
  418af8:	add	x0, sp, #0x3e
  418afc:	mov	x5, x1
  418b00:	mov	x4, x0
  418b04:	mov	w3, #0x1                   	// #1
  418b08:	ldr	w2, [sp, #28]
  418b0c:	ldr	x1, [sp, #32]
  418b10:	ldr	x0, [sp, #40]
  418b14:	bl	4187f8 <__fxstatat@plt+0x152e8>
  418b18:	str	w0, [sp, #76]
  418b1c:	ldrb	w0, [sp, #63]
  418b20:	eor	w0, w0, #0x1
  418b24:	and	w0, w0, #0xff
  418b28:	cmp	w0, #0x0
  418b2c:	b.eq	418b38 <__fxstatat@plt+0x15628>  // b.none
  418b30:	mov	w0, #0x1                   	// #1
  418b34:	strb	w0, [sp, #62]
  418b38:	ldr	w0, [sp, #68]
  418b3c:	cmp	w0, #0x0
  418b40:	b.eq	418b5c <__fxstatat@plt+0x1564c>  // b.none
  418b44:	bl	403420 <__errno_location@plt>
  418b48:	mov	x1, x0
  418b4c:	ldr	w0, [sp, #68]
  418b50:	str	w0, [x1]
  418b54:	mov	w0, #0xffffffff            	// #-1
  418b58:	str	w0, [sp, #76]
  418b5c:	ldrb	w0, [sp, #62]
  418b60:	cmp	w0, #0x0
  418b64:	b.eq	418bdc <__fxstatat@plt+0x156cc>  // b.none
  418b68:	ldrb	w0, [sp, #75]
  418b6c:	eor	w0, w0, #0x1
  418b70:	and	w0, w0, #0xff
  418b74:	cmp	w0, #0x0
  418b78:	b.eq	418bdc <__fxstatat@plt+0x156cc>  // b.none
  418b7c:	ldr	w0, [sp, #76]
  418b80:	cmp	w0, #0x0
  418b84:	b.eq	418b94 <__fxstatat@plt+0x15684>  // b.none
  418b88:	bl	403420 <__errno_location@plt>
  418b8c:	ldr	w0, [x0]
  418b90:	b	418b98 <__fxstatat@plt+0x15688>
  418b94:	mov	w0, #0x0                   	// #0
  418b98:	str	w0, [sp, #64]
  418b9c:	ldr	x0, [sp, #40]
  418ba0:	ldr	w0, [x0]
  418ba4:	mov	w2, w0
  418ba8:	ldr	w1, [sp, #28]
  418bac:	ldr	x0, [sp, #32]
  418bb0:	bl	4189e0 <__fxstatat@plt+0x154d0>
  418bb4:	str	w0, [sp, #76]
  418bb8:	ldr	w0, [sp, #64]
  418bbc:	cmp	w0, #0x0
  418bc0:	b.eq	418bdc <__fxstatat@plt+0x156cc>  // b.none
  418bc4:	bl	403420 <__errno_location@plt>
  418bc8:	mov	x1, x0
  418bcc:	ldr	w0, [sp, #64]
  418bd0:	str	w0, [x1]
  418bd4:	mov	w0, #0xffffffff            	// #-1
  418bd8:	str	w0, [sp, #76]
  418bdc:	ldr	w0, [sp, #76]
  418be0:	ldp	x29, x30, [sp], #80
  418be4:	ret
  418be8:	stp	x29, x30, [sp, #-16]!
  418bec:	mov	x29, sp
  418bf0:	mov	w0, #0x1                   	// #1
  418bf4:	bl	404b34 <__fxstatat@plt+0x1624>
  418bf8:	nop
  418bfc:	ldp	x29, x30, [sp], #16
  418c00:	ret
  418c04:	stp	x29, x30, [sp, #-80]!
  418c08:	mov	x29, sp
  418c0c:	str	x0, [sp, #40]
  418c10:	str	x1, [sp, #32]
  418c14:	str	x2, [sp, #24]
  418c18:	str	x3, [sp, #16]
  418c1c:	mov	x0, #0xffffffffffffffff    	// #-1
  418c20:	str	x0, [sp, #64]
  418c24:	strb	wzr, [sp, #63]
  418c28:	ldr	x0, [sp, #40]
  418c2c:	bl	402c70 <strlen@plt>
  418c30:	str	x0, [sp, #48]
  418c34:	str	xzr, [sp, #72]
  418c38:	b	418d0c <__fxstatat@plt+0x157fc>
  418c3c:	ldr	x0, [sp, #72]
  418c40:	lsl	x0, x0, #3
  418c44:	ldr	x1, [sp, #32]
  418c48:	add	x0, x1, x0
  418c4c:	ldr	x0, [x0]
  418c50:	ldr	x2, [sp, #48]
  418c54:	ldr	x1, [sp, #40]
  418c58:	bl	402f20 <strncmp@plt>
  418c5c:	cmp	w0, #0x0
  418c60:	b.ne	418d00 <__fxstatat@plt+0x157f0>  // b.any
  418c64:	ldr	x0, [sp, #72]
  418c68:	lsl	x0, x0, #3
  418c6c:	ldr	x1, [sp, #32]
  418c70:	add	x0, x1, x0
  418c74:	ldr	x0, [x0]
  418c78:	bl	402c70 <strlen@plt>
  418c7c:	mov	x1, x0
  418c80:	ldr	x0, [sp, #48]
  418c84:	cmp	x0, x1
  418c88:	b.ne	418c94 <__fxstatat@plt+0x15784>  // b.any
  418c8c:	ldr	x0, [sp, #72]
  418c90:	b	418d40 <__fxstatat@plt+0x15830>
  418c94:	ldr	x0, [sp, #64]
  418c98:	cmn	x0, #0x1
  418c9c:	b.ne	418cac <__fxstatat@plt+0x1579c>  // b.any
  418ca0:	ldr	x0, [sp, #72]
  418ca4:	str	x0, [sp, #64]
  418ca8:	b	418d00 <__fxstatat@plt+0x157f0>
  418cac:	ldr	x0, [sp, #24]
  418cb0:	cmp	x0, #0x0
  418cb4:	b.eq	418cf8 <__fxstatat@plt+0x157e8>  // b.none
  418cb8:	ldr	x1, [sp, #64]
  418cbc:	ldr	x0, [sp, #16]
  418cc0:	mul	x0, x1, x0
  418cc4:	ldr	x1, [sp, #24]
  418cc8:	add	x3, x1, x0
  418ccc:	ldr	x1, [sp, #16]
  418cd0:	ldr	x0, [sp, #72]
  418cd4:	mul	x0, x1, x0
  418cd8:	ldr	x1, [sp, #24]
  418cdc:	add	x0, x1, x0
  418ce0:	ldr	x2, [sp, #16]
  418ce4:	mov	x1, x0
  418ce8:	mov	x0, x3
  418cec:	bl	4030f0 <memcmp@plt>
  418cf0:	cmp	w0, #0x0
  418cf4:	b.eq	418d00 <__fxstatat@plt+0x157f0>  // b.none
  418cf8:	mov	w0, #0x1                   	// #1
  418cfc:	strb	w0, [sp, #63]
  418d00:	ldr	x0, [sp, #72]
  418d04:	add	x0, x0, #0x1
  418d08:	str	x0, [sp, #72]
  418d0c:	ldr	x0, [sp, #72]
  418d10:	lsl	x0, x0, #3
  418d14:	ldr	x1, [sp, #32]
  418d18:	add	x0, x1, x0
  418d1c:	ldr	x0, [x0]
  418d20:	cmp	x0, #0x0
  418d24:	b.ne	418c3c <__fxstatat@plt+0x1572c>  // b.any
  418d28:	ldrb	w0, [sp, #63]
  418d2c:	cmp	w0, #0x0
  418d30:	b.eq	418d3c <__fxstatat@plt+0x1582c>  // b.none
  418d34:	mov	x0, #0xfffffffffffffffe    	// #-2
  418d38:	b	418d40 <__fxstatat@plt+0x15830>
  418d3c:	ldr	x0, [sp, #64]
  418d40:	ldp	x29, x30, [sp], #80
  418d44:	ret
  418d48:	stp	x29, x30, [sp, #-80]!
  418d4c:	mov	x29, sp
  418d50:	str	x19, [sp, #16]
  418d54:	str	x0, [sp, #56]
  418d58:	str	x1, [sp, #48]
  418d5c:	str	x2, [sp, #40]
  418d60:	ldr	x0, [sp, #40]
  418d64:	cmn	x0, #0x1
  418d68:	b.ne	418d7c <__fxstatat@plt+0x1586c>  // b.any
  418d6c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  418d70:	add	x0, x0, #0xe70
  418d74:	bl	403490 <gettext@plt>
  418d78:	b	418d88 <__fxstatat@plt+0x15878>
  418d7c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  418d80:	add	x0, x0, #0xe90
  418d84:	bl	403490 <gettext@plt>
  418d88:	str	x0, [sp, #72]
  418d8c:	ldr	x2, [sp, #48]
  418d90:	mov	w1, #0x8                   	// #8
  418d94:	mov	w0, #0x0                   	// #0
  418d98:	bl	413648 <__fxstatat@plt+0x10138>
  418d9c:	mov	x19, x0
  418da0:	ldr	x1, [sp, #56]
  418da4:	mov	w0, #0x1                   	// #1
  418da8:	bl	4139fc <__fxstatat@plt+0x104ec>
  418dac:	mov	x4, x0
  418db0:	mov	x3, x19
  418db4:	ldr	x2, [sp, #72]
  418db8:	mov	w1, #0x0                   	// #0
  418dbc:	mov	w0, #0x0                   	// #0
  418dc0:	bl	402cb0 <error@plt>
  418dc4:	nop
  418dc8:	ldr	x19, [sp, #16]
  418dcc:	ldp	x29, x30, [sp], #80
  418dd0:	ret
  418dd4:	stp	x29, x30, [sp, #-80]!
  418dd8:	mov	x29, sp
  418ddc:	str	x19, [sp, #16]
  418de0:	str	x0, [sp, #56]
  418de4:	str	x1, [sp, #48]
  418de8:	str	x2, [sp, #40]
  418dec:	str	xzr, [sp, #64]
  418df0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  418df4:	add	x0, x0, #0xeb0
  418df8:	bl	403490 <gettext@plt>
  418dfc:	mov	x2, x0
  418e00:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  418e04:	add	x0, x0, #0x538
  418e08:	ldr	x0, [x0]
  418e0c:	mov	x1, x0
  418e10:	mov	x0, x2
  418e14:	bl	403370 <fputs_unlocked@plt>
  418e18:	str	xzr, [sp, #72]
  418e1c:	b	418ef0 <__fxstatat@plt+0x159e0>
  418e20:	ldr	x0, [sp, #72]
  418e24:	cmp	x0, #0x0
  418e28:	b.eq	418e58 <__fxstatat@plt+0x15948>  // b.none
  418e2c:	ldr	x1, [sp, #40]
  418e30:	ldr	x0, [sp, #72]
  418e34:	mul	x0, x1, x0
  418e38:	ldr	x1, [sp, #48]
  418e3c:	add	x0, x1, x0
  418e40:	ldr	x2, [sp, #40]
  418e44:	mov	x1, x0
  418e48:	ldr	x0, [sp, #64]
  418e4c:	bl	4030f0 <memcmp@plt>
  418e50:	cmp	w0, #0x0
  418e54:	b.eq	418eac <__fxstatat@plt+0x1599c>  // b.none
  418e58:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  418e5c:	add	x0, x0, #0x538
  418e60:	ldr	x19, [x0]
  418e64:	ldr	x0, [sp, #72]
  418e68:	lsl	x0, x0, #3
  418e6c:	ldr	x1, [sp, #56]
  418e70:	add	x0, x1, x0
  418e74:	ldr	x0, [x0]
  418e78:	bl	413a24 <__fxstatat@plt+0x10514>
  418e7c:	mov	x2, x0
  418e80:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  418e84:	add	x1, x0, #0xec8
  418e88:	mov	x0, x19
  418e8c:	bl	4034d0 <fprintf@plt>
  418e90:	ldr	x1, [sp, #40]
  418e94:	ldr	x0, [sp, #72]
  418e98:	mul	x0, x1, x0
  418e9c:	ldr	x1, [sp, #48]
  418ea0:	add	x0, x1, x0
  418ea4:	str	x0, [sp, #64]
  418ea8:	b	418ee4 <__fxstatat@plt+0x159d4>
  418eac:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  418eb0:	add	x0, x0, #0x538
  418eb4:	ldr	x19, [x0]
  418eb8:	ldr	x0, [sp, #72]
  418ebc:	lsl	x0, x0, #3
  418ec0:	ldr	x1, [sp, #56]
  418ec4:	add	x0, x1, x0
  418ec8:	ldr	x0, [x0]
  418ecc:	bl	413a24 <__fxstatat@plt+0x10514>
  418ed0:	mov	x2, x0
  418ed4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  418ed8:	add	x1, x0, #0xed0
  418edc:	mov	x0, x19
  418ee0:	bl	4034d0 <fprintf@plt>
  418ee4:	ldr	x0, [sp, #72]
  418ee8:	add	x0, x0, #0x1
  418eec:	str	x0, [sp, #72]
  418ef0:	ldr	x0, [sp, #72]
  418ef4:	lsl	x0, x0, #3
  418ef8:	ldr	x1, [sp, #56]
  418efc:	add	x0, x1, x0
  418f00:	ldr	x0, [x0]
  418f04:	cmp	x0, #0x0
  418f08:	b.ne	418e20 <__fxstatat@plt+0x15910>  // b.any
  418f0c:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  418f10:	add	x0, x0, #0x538
  418f14:	ldr	x0, [x0]
  418f18:	mov	x1, x0
  418f1c:	mov	w0, #0xa                   	// #10
  418f20:	bl	402e50 <putc_unlocked@plt>
  418f24:	nop
  418f28:	ldr	x19, [sp, #16]
  418f2c:	ldp	x29, x30, [sp], #80
  418f30:	ret
  418f34:	stp	x29, x30, [sp, #-80]!
  418f38:	mov	x29, sp
  418f3c:	str	x0, [sp, #56]
  418f40:	str	x1, [sp, #48]
  418f44:	str	x2, [sp, #40]
  418f48:	str	x3, [sp, #32]
  418f4c:	str	x4, [sp, #24]
  418f50:	str	x5, [sp, #16]
  418f54:	ldr	x3, [sp, #24]
  418f58:	ldr	x2, [sp, #32]
  418f5c:	ldr	x1, [sp, #40]
  418f60:	ldr	x0, [sp, #48]
  418f64:	bl	418c04 <__fxstatat@plt+0x156f4>
  418f68:	str	x0, [sp, #72]
  418f6c:	ldr	x0, [sp, #72]
  418f70:	cmp	x0, #0x0
  418f74:	b.lt	418f80 <__fxstatat@plt+0x15a70>  // b.tstop
  418f78:	ldr	x0, [sp, #72]
  418f7c:	b	418fac <__fxstatat@plt+0x15a9c>
  418f80:	ldr	x2, [sp, #72]
  418f84:	ldr	x1, [sp, #48]
  418f88:	ldr	x0, [sp, #56]
  418f8c:	bl	418d48 <__fxstatat@plt+0x15838>
  418f90:	ldr	x2, [sp, #24]
  418f94:	ldr	x1, [sp, #32]
  418f98:	ldr	x0, [sp, #40]
  418f9c:	bl	418dd4 <__fxstatat@plt+0x158c4>
  418fa0:	ldr	x0, [sp, #16]
  418fa4:	blr	x0
  418fa8:	mov	x0, #0xffffffffffffffff    	// #-1
  418fac:	ldp	x29, x30, [sp], #80
  418fb0:	ret
  418fb4:	stp	x29, x30, [sp, #-64]!
  418fb8:	mov	x29, sp
  418fbc:	str	x0, [sp, #40]
  418fc0:	str	x1, [sp, #32]
  418fc4:	str	x2, [sp, #24]
  418fc8:	str	x3, [sp, #16]
  418fcc:	str	xzr, [sp, #56]
  418fd0:	b	419024 <__fxstatat@plt+0x15b14>
  418fd4:	ldr	x1, [sp, #16]
  418fd8:	ldr	x0, [sp, #56]
  418fdc:	mul	x0, x1, x0
  418fe0:	ldr	x1, [sp, #24]
  418fe4:	add	x0, x1, x0
  418fe8:	ldr	x2, [sp, #16]
  418fec:	mov	x1, x0
  418ff0:	ldr	x0, [sp, #40]
  418ff4:	bl	4030f0 <memcmp@plt>
  418ff8:	cmp	w0, #0x0
  418ffc:	b.ne	419018 <__fxstatat@plt+0x15b08>  // b.any
  419000:	ldr	x0, [sp, #56]
  419004:	lsl	x0, x0, #3
  419008:	ldr	x1, [sp, #32]
  41900c:	add	x0, x1, x0
  419010:	ldr	x0, [x0]
  419014:	b	419044 <__fxstatat@plt+0x15b34>
  419018:	ldr	x0, [sp, #56]
  41901c:	add	x0, x0, #0x1
  419020:	str	x0, [sp, #56]
  419024:	ldr	x0, [sp, #56]
  419028:	lsl	x0, x0, #3
  41902c:	ldr	x1, [sp, #32]
  419030:	add	x0, x1, x0
  419034:	ldr	x0, [x0]
  419038:	cmp	x0, #0x0
  41903c:	b.ne	418fd4 <__fxstatat@plt+0x15ac4>  // b.any
  419040:	mov	x0, #0x0                   	// #0
  419044:	ldp	x29, x30, [sp], #64
  419048:	ret
  41904c:	sub	sp, sp, #0x10
  419050:	str	x0, [sp, #8]
  419054:	str	w1, [sp, #4]
  419058:	ldr	w0, [sp, #4]
  41905c:	ldr	x1, [sp, #8]
  419060:	neg	w0, w0
  419064:	ror	x0, x1, x0
  419068:	add	sp, sp, #0x10
  41906c:	ret
  419070:	sub	sp, sp, #0x10
  419074:	str	x0, [sp, #8]
  419078:	str	w1, [sp, #4]
  41907c:	ldr	w0, [sp, #4]
  419080:	ldr	x1, [sp, #8]
  419084:	ror	x0, x1, x0
  419088:	add	sp, sp, #0x10
  41908c:	ret
  419090:	sub	sp, sp, #0x10
  419094:	str	w0, [sp, #12]
  419098:	str	w1, [sp, #8]
  41909c:	ldr	w0, [sp, #8]
  4190a0:	ldr	w1, [sp, #12]
  4190a4:	neg	w0, w0
  4190a8:	ror	w0, w1, w0
  4190ac:	add	sp, sp, #0x10
  4190b0:	ret
  4190b4:	sub	sp, sp, #0x10
  4190b8:	str	w0, [sp, #12]
  4190bc:	str	w1, [sp, #8]
  4190c0:	ldr	w0, [sp, #8]
  4190c4:	ldr	w1, [sp, #12]
  4190c8:	ror	w0, w1, w0
  4190cc:	add	sp, sp, #0x10
  4190d0:	ret
  4190d4:	sub	sp, sp, #0x10
  4190d8:	str	x0, [sp, #8]
  4190dc:	str	w1, [sp, #4]
  4190e0:	ldr	w0, [sp, #4]
  4190e4:	ldr	x1, [sp, #8]
  4190e8:	lsl	x1, x1, x0
  4190ec:	ldr	w0, [sp, #4]
  4190f0:	mov	w2, #0x40                  	// #64
  4190f4:	sub	w0, w2, w0
  4190f8:	ldr	x2, [sp, #8]
  4190fc:	lsr	x0, x2, x0
  419100:	orr	x0, x1, x0
  419104:	add	sp, sp, #0x10
  419108:	ret
  41910c:	sub	sp, sp, #0x10
  419110:	str	x0, [sp, #8]
  419114:	str	w1, [sp, #4]
  419118:	ldr	w0, [sp, #4]
  41911c:	ldr	x1, [sp, #8]
  419120:	lsr	x1, x1, x0
  419124:	ldr	w0, [sp, #4]
  419128:	mov	w2, #0x40                  	// #64
  41912c:	sub	w0, w2, w0
  419130:	ldr	x2, [sp, #8]
  419134:	lsl	x0, x2, x0
  419138:	orr	x0, x1, x0
  41913c:	add	sp, sp, #0x10
  419140:	ret
  419144:	sub	sp, sp, #0x10
  419148:	strh	w0, [sp, #14]
  41914c:	str	w1, [sp, #8]
  419150:	ldrh	w1, [sp, #14]
  419154:	ldr	w0, [sp, #8]
  419158:	lsl	w0, w1, w0
  41915c:	sxth	w1, w0
  419160:	ldrh	w2, [sp, #14]
  419164:	mov	w3, #0x10                  	// #16
  419168:	ldr	w0, [sp, #8]
  41916c:	sub	w0, w3, w0
  419170:	asr	w0, w2, w0
  419174:	sxth	w0, w0
  419178:	orr	w0, w1, w0
  41917c:	sxth	w0, w0
  419180:	and	w0, w0, #0xffff
  419184:	add	sp, sp, #0x10
  419188:	ret
  41918c:	sub	sp, sp, #0x10
  419190:	strh	w0, [sp, #14]
  419194:	str	w1, [sp, #8]
  419198:	ldrh	w1, [sp, #14]
  41919c:	ldr	w0, [sp, #8]
  4191a0:	asr	w0, w1, w0
  4191a4:	sxth	w1, w0
  4191a8:	ldrh	w2, [sp, #14]
  4191ac:	mov	w3, #0x10                  	// #16
  4191b0:	ldr	w0, [sp, #8]
  4191b4:	sub	w0, w3, w0
  4191b8:	lsl	w0, w2, w0
  4191bc:	sxth	w0, w0
  4191c0:	orr	w0, w1, w0
  4191c4:	sxth	w0, w0
  4191c8:	and	w0, w0, #0xffff
  4191cc:	add	sp, sp, #0x10
  4191d0:	ret
  4191d4:	sub	sp, sp, #0x10
  4191d8:	strb	w0, [sp, #15]
  4191dc:	str	w1, [sp, #8]
  4191e0:	ldrb	w1, [sp, #15]
  4191e4:	ldr	w0, [sp, #8]
  4191e8:	lsl	w0, w1, w0
  4191ec:	sxtb	w1, w0
  4191f0:	ldrb	w2, [sp, #15]
  4191f4:	mov	w3, #0x8                   	// #8
  4191f8:	ldr	w0, [sp, #8]
  4191fc:	sub	w0, w3, w0
  419200:	asr	w0, w2, w0
  419204:	sxtb	w0, w0
  419208:	orr	w0, w1, w0
  41920c:	sxtb	w0, w0
  419210:	and	w0, w0, #0xff
  419214:	add	sp, sp, #0x10
  419218:	ret
  41921c:	sub	sp, sp, #0x10
  419220:	strb	w0, [sp, #15]
  419224:	str	w1, [sp, #8]
  419228:	ldrb	w1, [sp, #15]
  41922c:	ldr	w0, [sp, #8]
  419230:	asr	w0, w1, w0
  419234:	sxtb	w1, w0
  419238:	ldrb	w2, [sp, #15]
  41923c:	mov	w3, #0x8                   	// #8
  419240:	ldr	w0, [sp, #8]
  419244:	sub	w0, w3, w0
  419248:	lsl	w0, w2, w0
  41924c:	sxtb	w0, w0
  419250:	orr	w0, w1, w0
  419254:	sxtb	w0, w0
  419258:	and	w0, w0, #0xff
  41925c:	add	sp, sp, #0x10
  419260:	ret
  419264:	stp	x29, x30, [sp, #-64]!
  419268:	mov	x29, sp
  41926c:	stp	x19, x20, [sp, #16]
  419270:	str	x0, [sp, #40]
  419274:	str	x1, [sp, #32]
  419278:	ldr	x20, [sp, #40]
  41927c:	ldr	x19, [sp, #32]
  419280:	cmp	x20, x19
  419284:	b.ne	419290 <__fxstatat@plt+0x15d80>  // b.any
  419288:	mov	w0, #0x0                   	// #0
  41928c:	b	4192e0 <__fxstatat@plt+0x15dd0>
  419290:	ldrb	w0, [x20]
  419294:	bl	41bbac <__fxstatat@plt+0x1869c>
  419298:	strb	w0, [sp, #63]
  41929c:	ldrb	w0, [x19]
  4192a0:	bl	41bbac <__fxstatat@plt+0x1869c>
  4192a4:	strb	w0, [sp, #62]
  4192a8:	ldrb	w0, [sp, #63]
  4192ac:	cmp	w0, #0x0
  4192b0:	b.eq	4192d0 <__fxstatat@plt+0x15dc0>  // b.none
  4192b4:	add	x20, x20, #0x1
  4192b8:	add	x19, x19, #0x1
  4192bc:	ldrb	w1, [sp, #63]
  4192c0:	ldrb	w0, [sp, #62]
  4192c4:	cmp	w1, w0
  4192c8:	b.eq	419290 <__fxstatat@plt+0x15d80>  // b.none
  4192cc:	b	4192d4 <__fxstatat@plt+0x15dc4>
  4192d0:	nop
  4192d4:	ldrb	w1, [sp, #63]
  4192d8:	ldrb	w0, [sp, #62]
  4192dc:	sub	w0, w1, w0
  4192e0:	ldp	x19, x20, [sp, #16]
  4192e4:	ldp	x29, x30, [sp], #64
  4192e8:	ret
  4192ec:	stp	x29, x30, [sp, #-48]!
  4192f0:	mov	x29, sp
  4192f4:	str	x0, [sp, #24]
  4192f8:	ldr	x0, [sp, #24]
  4192fc:	bl	402e20 <__fpending@plt>
  419300:	cmp	x0, #0x0
  419304:	cset	w0, ne  // ne = any
  419308:	strb	w0, [sp, #47]
  41930c:	ldr	x0, [sp, #24]
  419310:	bl	402d40 <ferror_unlocked@plt>
  419314:	cmp	w0, #0x0
  419318:	cset	w0, ne  // ne = any
  41931c:	strb	w0, [sp, #46]
  419320:	ldr	x0, [sp, #24]
  419324:	bl	41b280 <__fxstatat@plt+0x17d70>
  419328:	cmp	w0, #0x0
  41932c:	cset	w0, ne  // ne = any
  419330:	strb	w0, [sp, #45]
  419334:	ldrb	w0, [sp, #46]
  419338:	cmp	w0, #0x0
  41933c:	b.ne	419368 <__fxstatat@plt+0x15e58>  // b.any
  419340:	ldrb	w0, [sp, #45]
  419344:	cmp	w0, #0x0
  419348:	b.eq	41938c <__fxstatat@plt+0x15e7c>  // b.none
  41934c:	ldrb	w0, [sp, #47]
  419350:	cmp	w0, #0x0
  419354:	b.ne	419368 <__fxstatat@plt+0x15e58>  // b.any
  419358:	bl	403420 <__errno_location@plt>
  41935c:	ldr	w0, [x0]
  419360:	cmp	w0, #0x9
  419364:	b.eq	41938c <__fxstatat@plt+0x15e7c>  // b.none
  419368:	ldrb	w0, [sp, #45]
  41936c:	eor	w0, w0, #0x1
  419370:	and	w0, w0, #0xff
  419374:	cmp	w0, #0x0
  419378:	b.eq	419384 <__fxstatat@plt+0x15e74>  // b.none
  41937c:	bl	403420 <__errno_location@plt>
  419380:	str	wzr, [x0]
  419384:	mov	w0, #0xffffffff            	// #-1
  419388:	b	419390 <__fxstatat@plt+0x15e80>
  41938c:	mov	w0, #0x0                   	// #0
  419390:	ldp	x29, x30, [sp], #48
  419394:	ret
  419398:	stp	x29, x30, [sp, #-64]!
  41939c:	mov	x29, sp
  4193a0:	str	x0, [sp, #24]
  4193a4:	ldr	x0, [sp, #24]
  4193a8:	bl	402d60 <opendir@plt>
  4193ac:	str	x0, [sp, #56]
  4193b0:	ldr	x0, [sp, #56]
  4193b4:	cmp	x0, #0x0
  4193b8:	b.eq	419460 <__fxstatat@plt+0x15f50>  // b.none
  4193bc:	ldr	x0, [sp, #56]
  4193c0:	bl	4032f0 <dirfd@plt>
  4193c4:	str	w0, [sp, #40]
  4193c8:	ldr	w0, [sp, #40]
  4193cc:	cmp	w0, #0x0
  4193d0:	b.lt	419460 <__fxstatat@plt+0x15f50>  // b.tstop
  4193d4:	ldr	w0, [sp, #40]
  4193d8:	cmp	w0, #0x2
  4193dc:	b.gt	419460 <__fxstatat@plt+0x15f50>
  4193e0:	mov	w2, #0x3                   	// #3
  4193e4:	mov	w1, #0x406                 	// #1030
  4193e8:	ldr	w0, [sp, #40]
  4193ec:	bl	41b33c <__fxstatat@plt+0x17e2c>
  4193f0:	str	w0, [sp, #36]
  4193f4:	ldr	w0, [sp, #36]
  4193f8:	cmp	w0, #0x0
  4193fc:	b.ge	419414 <__fxstatat@plt+0x15f04>  // b.tcont
  419400:	bl	403420 <__errno_location@plt>
  419404:	ldr	w0, [x0]
  419408:	str	w0, [sp, #44]
  41940c:	str	xzr, [sp, #48]
  419410:	b	419440 <__fxstatat@plt+0x15f30>
  419414:	ldr	w0, [sp, #36]
  419418:	bl	403070 <fdopendir@plt>
  41941c:	str	x0, [sp, #48]
  419420:	bl	403420 <__errno_location@plt>
  419424:	ldr	w0, [x0]
  419428:	str	w0, [sp, #44]
  41942c:	ldr	x0, [sp, #48]
  419430:	cmp	x0, #0x0
  419434:	b.ne	419440 <__fxstatat@plt+0x15f30>  // b.any
  419438:	ldr	w0, [sp, #36]
  41943c:	bl	403040 <close@plt>
  419440:	ldr	x0, [sp, #56]
  419444:	bl	403030 <closedir@plt>
  419448:	bl	403420 <__errno_location@plt>
  41944c:	mov	x1, x0
  419450:	ldr	w0, [sp, #44]
  419454:	str	w0, [x1]
  419458:	ldr	x0, [sp, #48]
  41945c:	str	x0, [sp, #56]
  419460:	ldr	x0, [sp, #56]
  419464:	ldp	x29, x30, [sp], #64
  419468:	ret
  41946c:	stp	x29, x30, [sp, #-32]!
  419470:	mov	x29, sp
  419474:	str	x0, [sp, #24]
  419478:	ldr	x1, [sp, #24]
  41947c:	mov	w0, #0x0                   	// #0
  419480:	bl	402d90 <clock_gettime@plt>
  419484:	nop
  419488:	ldp	x29, x30, [sp], #32
  41948c:	ret
  419490:	stp	x29, x30, [sp, #-32]!
  419494:	mov	x29, sp
  419498:	add	x0, sp, #0x10
  41949c:	bl	41946c <__fxstatat@plt+0x15f5c>
  4194a0:	ldp	x0, x1, [sp, #16]
  4194a4:	ldp	x29, x30, [sp], #32
  4194a8:	ret
  4194ac:	stp	x29, x30, [sp, #-48]!
  4194b0:	mov	x29, sp
  4194b4:	str	w0, [sp, #28]
  4194b8:	mov	w0, #0x1                   	// #1
  4194bc:	strb	w0, [sp, #47]
  4194c0:	mov	x1, #0x0                   	// #0
  4194c4:	ldr	w0, [sp, #28]
  4194c8:	bl	4034f0 <setlocale@plt>
  4194cc:	str	x0, [sp, #32]
  4194d0:	ldr	x0, [sp, #32]
  4194d4:	cmp	x0, #0x0
  4194d8:	b.eq	419510 <__fxstatat@plt+0x16000>  // b.none
  4194dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4194e0:	add	x1, x0, #0xed8
  4194e4:	ldr	x0, [sp, #32]
  4194e8:	bl	403130 <strcmp@plt>
  4194ec:	cmp	w0, #0x0
  4194f0:	b.eq	41950c <__fxstatat@plt+0x15ffc>  // b.none
  4194f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4194f8:	add	x1, x0, #0xee0
  4194fc:	ldr	x0, [sp, #32]
  419500:	bl	403130 <strcmp@plt>
  419504:	cmp	w0, #0x0
  419508:	b.ne	419510 <__fxstatat@plt+0x16000>  // b.any
  41950c:	strb	wzr, [sp, #47]
  419510:	ldrb	w0, [sp, #47]
  419514:	ldp	x29, x30, [sp], #48
  419518:	ret
  41951c:	sub	sp, sp, #0x20
  419520:	str	x0, [sp, #8]
  419524:	str	x1, [sp]
  419528:	str	xzr, [sp, #16]
  41952c:	ldr	x0, [sp, #8]
  419530:	str	x0, [sp, #24]
  419534:	b	419560 <__fxstatat@plt+0x16050>
  419538:	ldr	x0, [sp, #24]
  41953c:	ldrb	w0, [x0]
  419540:	and	x1, x0, #0xff
  419544:	ldr	x0, [sp, #16]
  419548:	ror	x0, x0, #55
  41954c:	add	x0, x1, x0
  419550:	str	x0, [sp, #16]
  419554:	ldr	x0, [sp, #24]
  419558:	add	x0, x0, #0x1
  41955c:	str	x0, [sp, #24]
  419560:	ldr	x0, [sp, #24]
  419564:	ldrb	w0, [x0]
  419568:	cmp	w0, #0x0
  41956c:	b.ne	419538 <__fxstatat@plt+0x16028>  // b.any
  419570:	ldr	x0, [sp, #16]
  419574:	ldr	x1, [sp]
  419578:	udiv	x2, x0, x1
  41957c:	ldr	x1, [sp]
  419580:	mul	x1, x2, x1
  419584:	sub	x0, x0, x1
  419588:	add	sp, sp, #0x20
  41958c:	ret
  419590:	stp	x29, x30, [sp, #-32]!
  419594:	mov	x29, sp
  419598:	mov	w0, #0xe                   	// #14
  41959c:	bl	402ea0 <nl_langinfo@plt>
  4195a0:	str	x0, [sp, #24]
  4195a4:	ldr	x0, [sp, #24]
  4195a8:	cmp	x0, #0x0
  4195ac:	b.ne	4195bc <__fxstatat@plt+0x160ac>  // b.any
  4195b0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4195b4:	add	x0, x0, #0xee8
  4195b8:	str	x0, [sp, #24]
  4195bc:	ldr	x0, [sp, #24]
  4195c0:	ldrb	w0, [x0]
  4195c4:	cmp	w0, #0x0
  4195c8:	b.ne	4195d8 <__fxstatat@plt+0x160c8>  // b.any
  4195cc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  4195d0:	add	x0, x0, #0xef0
  4195d4:	str	x0, [sp, #24]
  4195d8:	ldr	x0, [sp, #24]
  4195dc:	ldp	x29, x30, [sp], #32
  4195e0:	ret
  4195e4:	stp	x29, x30, [sp, #-208]!
  4195e8:	mov	x29, sp
  4195ec:	str	w0, [sp, #44]
  4195f0:	str	x1, [sp, #32]
  4195f4:	str	w2, [sp, #40]
  4195f8:	str	w3, [sp, #28]
  4195fc:	str	w4, [sp, #24]
  419600:	str	w5, [sp, #20]
  419604:	str	w6, [sp, #16]
  419608:	ldr	w0, [sp, #44]
  41960c:	cmp	w0, #0x0
  419610:	b.ge	419628 <__fxstatat@plt+0x16118>  // b.tcont
  419614:	add	x0, sp, #0x38
  419618:	mov	x1, x0
  41961c:	ldr	x0, [sp, #32]
  419620:	bl	41bda0 <__fxstatat@plt+0x18890>
  419624:	b	419638 <__fxstatat@plt+0x16128>
  419628:	add	x0, sp, #0x38
  41962c:	mov	x1, x0
  419630:	ldr	w0, [sp, #44]
  419634:	bl	41bdb0 <__fxstatat@plt+0x188a0>
  419638:	str	w0, [sp, #204]
  41963c:	ldr	w0, [sp, #204]
  419640:	cmp	w0, #0x0
  419644:	b.ne	4197d0 <__fxstatat@plt+0x162c0>  // b.any
  419648:	ldr	w0, [sp, #72]
  41964c:	str	w0, [sp, #196]
  419650:	ldr	w0, [sp, #196]
  419654:	and	w0, w0, #0xf000
  419658:	cmp	w0, #0x4, lsl #12
  41965c:	b.eq	41967c <__fxstatat@plt+0x1616c>  // b.none
  419660:	bl	403420 <__errno_location@plt>
  419664:	mov	x1, x0
  419668:	mov	w0, #0x14                  	// #20
  41966c:	str	w0, [x1]
  419670:	mov	w0, #0xffffffff            	// #-1
  419674:	str	w0, [sp, #204]
  419678:	b	4197d0 <__fxstatat@plt+0x162c0>
  41967c:	str	wzr, [sp, #200]
  419680:	ldr	w0, [sp, #28]
  419684:	cmn	w0, #0x1
  419688:	b.eq	41969c <__fxstatat@plt+0x1618c>  // b.none
  41968c:	ldr	w0, [sp, #80]
  419690:	ldr	w1, [sp, #28]
  419694:	cmp	w1, w0
  419698:	b.ne	4196b8 <__fxstatat@plt+0x161a8>  // b.any
  41969c:	ldr	w0, [sp, #24]
  4196a0:	cmn	w0, #0x1
  4196a4:	b.eq	419738 <__fxstatat@plt+0x16228>  // b.none
  4196a8:	ldr	w0, [sp, #84]
  4196ac:	ldr	w1, [sp, #24]
  4196b0:	cmp	w1, w0
  4196b4:	b.eq	419738 <__fxstatat@plt+0x16228>  // b.none
  4196b8:	ldr	w0, [sp, #44]
  4196bc:	cmp	w0, #0x0
  4196c0:	b.lt	4196d8 <__fxstatat@plt+0x161c8>  // b.tstop
  4196c4:	ldr	w2, [sp, #24]
  4196c8:	ldr	w1, [sp, #28]
  4196cc:	ldr	w0, [sp, #44]
  4196d0:	bl	4034a0 <fchown@plt>
  4196d4:	b	419708 <__fxstatat@plt+0x161f8>
  4196d8:	ldr	w0, [sp, #40]
  4196dc:	cmn	w0, #0x1
  4196e0:	b.eq	4196f8 <__fxstatat@plt+0x161e8>  // b.none
  4196e4:	ldr	w2, [sp, #24]
  4196e8:	ldr	w1, [sp, #28]
  4196ec:	ldr	x0, [sp, #32]
  4196f0:	bl	403170 <lchown@plt>
  4196f4:	b	419708 <__fxstatat@plt+0x161f8>
  4196f8:	ldr	w2, [sp, #24]
  4196fc:	ldr	w1, [sp, #28]
  419700:	ldr	x0, [sp, #32]
  419704:	bl	403460 <chown@plt>
  419708:	str	w0, [sp, #204]
  41970c:	ldr	w0, [sp, #204]
  419710:	cmp	w0, #0x0
  419714:	b.ne	419738 <__fxstatat@plt+0x16228>  // b.any
  419718:	ldr	w1, [sp, #196]
  41971c:	mov	w0, #0x49                  	// #73
  419720:	and	w0, w1, w0
  419724:	cmp	w0, #0x0
  419728:	b.eq	419738 <__fxstatat@plt+0x16228>  // b.none
  41972c:	ldr	w0, [sp, #196]
  419730:	and	w0, w0, #0xc00
  419734:	str	w0, [sp, #200]
  419738:	ldr	w0, [sp, #204]
  41973c:	cmp	w0, #0x0
  419740:	b.ne	4197d0 <__fxstatat@plt+0x162c0>  // b.any
  419744:	ldr	w1, [sp, #196]
  419748:	ldr	w0, [sp, #20]
  41974c:	eor	w1, w1, w0
  419750:	ldr	w0, [sp, #200]
  419754:	orr	w1, w1, w0
  419758:	ldr	w0, [sp, #16]
  41975c:	and	w0, w1, w0
  419760:	cmp	w0, #0x0
  419764:	b.eq	4197d0 <__fxstatat@plt+0x162c0>  // b.none
  419768:	ldr	w0, [sp, #16]
  41976c:	mvn	w1, w0
  419770:	ldr	w0, [sp, #196]
  419774:	and	w0, w1, w0
  419778:	and	w0, w0, #0xfff
  41977c:	ldr	w1, [sp, #20]
  419780:	orr	w0, w1, w0
  419784:	str	w0, [sp, #192]
  419788:	ldr	w0, [sp, #44]
  41978c:	cmp	w0, #0x0
  419790:	b.lt	4197a4 <__fxstatat@plt+0x16294>  // b.tstop
  419794:	ldr	w1, [sp, #192]
  419798:	ldr	w0, [sp, #44]
  41979c:	bl	402fa0 <fchmod@plt>
  4197a0:	b	4197cc <__fxstatat@plt+0x162bc>
  4197a4:	ldr	w0, [sp, #40]
  4197a8:	cmn	w0, #0x1
  4197ac:	b.eq	4197c0 <__fxstatat@plt+0x162b0>  // b.none
  4197b0:	ldr	w1, [sp, #192]
  4197b4:	ldr	x0, [sp, #32]
  4197b8:	bl	402ee0 <chmod@plt>
  4197bc:	b	4197cc <__fxstatat@plt+0x162bc>
  4197c0:	ldr	w1, [sp, #192]
  4197c4:	ldr	x0, [sp, #32]
  4197c8:	bl	402ee0 <chmod@plt>
  4197cc:	str	w0, [sp, #204]
  4197d0:	ldr	w0, [sp, #44]
  4197d4:	cmp	w0, #0x0
  4197d8:	b.lt	41981c <__fxstatat@plt+0x1630c>  // b.tstop
  4197dc:	ldr	w0, [sp, #204]
  4197e0:	cmp	w0, #0x0
  4197e4:	b.ne	4197f8 <__fxstatat@plt+0x162e8>  // b.any
  4197e8:	ldr	w0, [sp, #44]
  4197ec:	bl	403040 <close@plt>
  4197f0:	str	w0, [sp, #204]
  4197f4:	b	41981c <__fxstatat@plt+0x1630c>
  4197f8:	bl	403420 <__errno_location@plt>
  4197fc:	ldr	w0, [x0]
  419800:	str	w0, [sp, #188]
  419804:	ldr	w0, [sp, #44]
  419808:	bl	403040 <close@plt>
  41980c:	bl	403420 <__errno_location@plt>
  419810:	mov	x1, x0
  419814:	ldr	w0, [sp, #188]
  419818:	str	w0, [x1]
  41981c:	ldr	w0, [sp, #204]
  419820:	ldp	x29, x30, [sp], #208
  419824:	ret
  419828:	stp	x29, x30, [sp, #-256]!
  41982c:	mov	x29, sp
  419830:	str	w0, [sp, #28]
  419834:	str	x1, [sp, #16]
  419838:	str	w2, [sp, #24]
  41983c:	str	x3, [sp, #216]
  419840:	str	x4, [sp, #224]
  419844:	str	x5, [sp, #232]
  419848:	str	x6, [sp, #240]
  41984c:	str	x7, [sp, #248]
  419850:	str	q0, [sp, #80]
  419854:	str	q1, [sp, #96]
  419858:	str	q2, [sp, #112]
  41985c:	str	q3, [sp, #128]
  419860:	str	q4, [sp, #144]
  419864:	str	q5, [sp, #160]
  419868:	str	q6, [sp, #176]
  41986c:	str	q7, [sp, #192]
  419870:	str	wzr, [sp, #76]
  419874:	ldr	w0, [sp, #24]
  419878:	and	w0, w0, #0x40
  41987c:	cmp	w0, #0x0
  419880:	b.eq	419904 <__fxstatat@plt+0x163f4>  // b.none
  419884:	add	x0, sp, #0x100
  419888:	str	x0, [sp, #40]
  41988c:	add	x0, sp, #0x100
  419890:	str	x0, [sp, #48]
  419894:	add	x0, sp, #0xd0
  419898:	str	x0, [sp, #56]
  41989c:	mov	w0, #0xffffffd8            	// #-40
  4198a0:	str	w0, [sp, #64]
  4198a4:	mov	w0, #0xffffff80            	// #-128
  4198a8:	str	w0, [sp, #68]
  4198ac:	ldr	w1, [sp, #64]
  4198b0:	ldr	x0, [sp, #40]
  4198b4:	cmp	w1, #0x0
  4198b8:	b.lt	4198cc <__fxstatat@plt+0x163bc>  // b.tstop
  4198bc:	add	x1, x0, #0xb
  4198c0:	and	x1, x1, #0xfffffffffffffff8
  4198c4:	str	x1, [sp, #40]
  4198c8:	b	4198fc <__fxstatat@plt+0x163ec>
  4198cc:	add	w2, w1, #0x8
  4198d0:	str	w2, [sp, #64]
  4198d4:	ldr	w2, [sp, #64]
  4198d8:	cmp	w2, #0x0
  4198dc:	b.le	4198f0 <__fxstatat@plt+0x163e0>
  4198e0:	add	x1, x0, #0xb
  4198e4:	and	x1, x1, #0xfffffffffffffff8
  4198e8:	str	x1, [sp, #40]
  4198ec:	b	4198fc <__fxstatat@plt+0x163ec>
  4198f0:	ldr	x2, [sp, #48]
  4198f4:	sxtw	x0, w1
  4198f8:	add	x0, x2, x0
  4198fc:	ldr	w0, [x0]
  419900:	str	w0, [sp, #76]
  419904:	ldr	w3, [sp, #76]
  419908:	ldr	w2, [sp, #24]
  41990c:	ldr	x1, [sp, #16]
  419910:	ldr	w0, [sp, #28]
  419914:	bl	4033f0 <openat@plt>
  419918:	bl	4155ac <__fxstatat@plt+0x1209c>
  41991c:	ldp	x29, x30, [sp], #256
  419920:	ret
  419924:	stp	x29, x30, [sp, #-48]!
  419928:	mov	x29, sp
  41992c:	str	x0, [sp, #24]
  419930:	mov	x0, #0x18                  	// #24
  419934:	bl	41775c <__fxstatat@plt+0x1424c>
  419938:	str	x0, [sp, #40]
  41993c:	ldr	x0, [sp, #40]
  419940:	ldr	x1, [sp, #24]
  419944:	str	x1, [x0]
  419948:	ldr	x0, [sp, #40]
  41994c:	str	xzr, [x0, #16]
  419950:	ldr	x0, [sp, #40]
  419954:	ldr	x1, [x0, #16]
  419958:	ldr	x0, [sp, #40]
  41995c:	str	x1, [x0, #8]
  419960:	ldr	x0, [sp, #40]
  419964:	ldp	x29, x30, [sp], #48
  419968:	ret
  41996c:	stp	x29, x30, [sp, #-48]!
  419970:	mov	x29, sp
  419974:	str	x0, [sp, #24]
  419978:	str	x1, [sp, #16]
  41997c:	ldr	x1, [sp, #16]
  419980:	ldr	x0, [sp, #24]
  419984:	bl	419f64 <__fxstatat@plt+0x16a54>
  419988:	str	x0, [sp, #40]
  41998c:	ldr	x0, [sp, #40]
  419990:	cmp	x0, #0x0
  419994:	b.eq	4199a4 <__fxstatat@plt+0x16494>  // b.none
  419998:	ldr	x0, [sp, #40]
  41999c:	bl	419924 <__fxstatat@plt+0x16414>
  4199a0:	b	4199a8 <__fxstatat@plt+0x16498>
  4199a4:	mov	x0, #0x0                   	// #0
  4199a8:	ldp	x29, x30, [sp], #48
  4199ac:	ret
  4199b0:	sub	sp, sp, #0x10
  4199b4:	str	x0, [sp, #8]
  4199b8:	ldr	x0, [sp, #8]
  4199bc:	ldr	x0, [x0]
  4199c0:	add	sp, sp, #0x10
  4199c4:	ret
  4199c8:	sub	sp, sp, #0x10
  4199cc:	str	x0, [sp, #8]
  4199d0:	ldr	x0, [sp, #8]
  4199d4:	lsl	x0, x0, #8
  4199d8:	add	sp, sp, #0x10
  4199dc:	ret
  4199e0:	stp	x29, x30, [sp, #-128]!
  4199e4:	mov	x29, sp
  4199e8:	str	x0, [sp, #24]
  4199ec:	str	x1, [sp, #16]
  4199f0:	ldr	x0, [sp, #24]
  4199f4:	ldr	x0, [x0]
  4199f8:	str	x0, [sp, #88]
  4199fc:	ldr	x0, [sp, #24]
  419a00:	ldr	x0, [x0, #8]
  419a04:	str	x0, [sp, #120]
  419a08:	ldr	x0, [sp, #24]
  419a0c:	ldr	x0, [x0, #16]
  419a10:	str	x0, [sp, #112]
  419a14:	ldr	x0, [sp, #16]
  419a18:	add	x0, x0, #0x1
  419a1c:	str	x0, [sp, #80]
  419a20:	ldr	x1, [sp, #112]
  419a24:	ldr	x0, [sp, #16]
  419a28:	cmp	x1, x0
  419a2c:	b.cs	419ad0 <__fxstatat@plt+0x165c0>  // b.hs, b.nlast
  419a30:	str	xzr, [sp, #104]
  419a34:	ldr	x0, [sp, #112]
  419a38:	str	x0, [sp, #96]
  419a3c:	ldr	x0, [sp, #96]
  419a40:	bl	4199c8 <__fxstatat@plt+0x164b8>
  419a44:	add	x0, x0, #0xff
  419a48:	str	x0, [sp, #96]
  419a4c:	ldr	x0, [sp, #104]
  419a50:	add	x0, x0, #0x1
  419a54:	str	x0, [sp, #104]
  419a58:	ldr	x1, [sp, #96]
  419a5c:	ldr	x0, [sp, #16]
  419a60:	cmp	x1, x0
  419a64:	b.cc	419a3c <__fxstatat@plt+0x1652c>  // b.lo, b.ul, b.last
  419a68:	add	x0, sp, #0x28
  419a6c:	ldr	x2, [sp, #104]
  419a70:	mov	x1, x0
  419a74:	ldr	x0, [sp, #88]
  419a78:	bl	41a2b8 <__fxstatat@plt+0x16da8>
  419a7c:	str	xzr, [sp, #104]
  419a80:	ldr	x0, [sp, #120]
  419a84:	bl	4199c8 <__fxstatat@plt+0x164b8>
  419a88:	mov	x2, x0
  419a8c:	ldr	x0, [sp, #104]
  419a90:	add	x1, sp, #0x28
  419a94:	ldrb	w0, [x1, x0]
  419a98:	and	x0, x0, #0xff
  419a9c:	add	x0, x2, x0
  419aa0:	str	x0, [sp, #120]
  419aa4:	ldr	x0, [sp, #112]
  419aa8:	bl	4199c8 <__fxstatat@plt+0x164b8>
  419aac:	add	x0, x0, #0xff
  419ab0:	str	x0, [sp, #112]
  419ab4:	ldr	x0, [sp, #104]
  419ab8:	add	x0, x0, #0x1
  419abc:	str	x0, [sp, #104]
  419ac0:	ldr	x1, [sp, #112]
  419ac4:	ldr	x0, [sp, #16]
  419ac8:	cmp	x1, x0
  419acc:	b.cc	419a80 <__fxstatat@plt+0x16570>  // b.lo, b.ul, b.last
  419ad0:	ldr	x1, [sp, #112]
  419ad4:	ldr	x0, [sp, #16]
  419ad8:	cmp	x1, x0
  419adc:	b.ne	419b00 <__fxstatat@plt+0x165f0>  // b.any
  419ae0:	ldr	x0, [sp, #24]
  419ae4:	str	xzr, [x0, #16]
  419ae8:	ldr	x0, [sp, #24]
  419aec:	ldr	x1, [x0, #16]
  419af0:	ldr	x0, [sp, #24]
  419af4:	str	x1, [x0, #8]
  419af8:	ldr	x0, [sp, #120]
  419afc:	b	419bb0 <__fxstatat@plt+0x166a0>
  419b00:	ldr	x1, [sp, #112]
  419b04:	ldr	x0, [sp, #16]
  419b08:	sub	x0, x1, x0
  419b0c:	str	x0, [sp, #72]
  419b10:	ldr	x0, [sp, #72]
  419b14:	ldr	x1, [sp, #80]
  419b18:	udiv	x2, x0, x1
  419b1c:	ldr	x1, [sp, #80]
  419b20:	mul	x1, x2, x1
  419b24:	sub	x0, x0, x1
  419b28:	str	x0, [sp, #64]
  419b2c:	ldr	x1, [sp, #112]
  419b30:	ldr	x0, [sp, #64]
  419b34:	sub	x0, x1, x0
  419b38:	str	x0, [sp, #56]
  419b3c:	ldr	x0, [sp, #120]
  419b40:	ldr	x1, [sp, #80]
  419b44:	udiv	x2, x0, x1
  419b48:	ldr	x1, [sp, #80]
  419b4c:	mul	x1, x2, x1
  419b50:	sub	x0, x0, x1
  419b54:	str	x0, [sp, #48]
  419b58:	ldr	x1, [sp, #120]
  419b5c:	ldr	x0, [sp, #56]
  419b60:	cmp	x1, x0
  419b64:	b.hi	419b98 <__fxstatat@plt+0x16688>  // b.pmore
  419b68:	ldr	x1, [sp, #120]
  419b6c:	ldr	x0, [sp, #80]
  419b70:	udiv	x1, x1, x0
  419b74:	ldr	x0, [sp, #24]
  419b78:	str	x1, [x0, #8]
  419b7c:	ldr	x1, [sp, #72]
  419b80:	ldr	x0, [sp, #80]
  419b84:	udiv	x1, x1, x0
  419b88:	ldr	x0, [sp, #24]
  419b8c:	str	x1, [x0, #16]
  419b90:	ldr	x0, [sp, #48]
  419b94:	b	419bb0 <__fxstatat@plt+0x166a0>
  419b98:	ldr	x0, [sp, #48]
  419b9c:	str	x0, [sp, #120]
  419ba0:	ldr	x0, [sp, #64]
  419ba4:	sub	x0, x0, #0x1
  419ba8:	str	x0, [sp, #112]
  419bac:	b	419a20 <__fxstatat@plt+0x16510>
  419bb0:	ldp	x29, x30, [sp], #128
  419bb4:	ret
  419bb8:	stp	x29, x30, [sp, #-32]!
  419bbc:	mov	x29, sp
  419bc0:	str	x0, [sp, #24]
  419bc4:	mov	x1, #0x18                  	// #24
  419bc8:	ldr	x0, [sp, #24]
  419bcc:	bl	403360 <explicit_bzero@plt>
  419bd0:	ldr	x0, [sp, #24]
  419bd4:	bl	4031c0 <free@plt>
  419bd8:	nop
  419bdc:	ldp	x29, x30, [sp], #32
  419be0:	ret
  419be4:	stp	x29, x30, [sp, #-48]!
  419be8:	mov	x29, sp
  419bec:	str	x0, [sp, #24]
  419bf0:	ldr	x0, [sp, #24]
  419bf4:	ldr	x0, [x0]
  419bf8:	bl	41a310 <__fxstatat@plt+0x16e00>
  419bfc:	str	w0, [sp, #44]
  419c00:	bl	403420 <__errno_location@plt>
  419c04:	ldr	w0, [x0]
  419c08:	str	w0, [sp, #40]
  419c0c:	ldr	x0, [sp, #24]
  419c10:	bl	419bb8 <__fxstatat@plt+0x166a8>
  419c14:	bl	403420 <__errno_location@plt>
  419c18:	mov	x1, x0
  419c1c:	ldr	w0, [sp, #40]
  419c20:	str	w0, [x1]
  419c24:	ldr	w0, [sp, #44]
  419c28:	ldp	x29, x30, [sp], #48
  419c2c:	ret
  419c30:	stp	x29, x30, [sp, #-64]!
  419c34:	mov	x29, sp
  419c38:	stp	x19, x20, [sp, #16]
  419c3c:	str	x21, [sp, #32]
  419c40:	str	x0, [sp, #56]
  419c44:	ldr	x0, [sp, #56]
  419c48:	cmp	x0, #0x0
  419c4c:	b.eq	419cb4 <__fxstatat@plt+0x167a4>  // b.none
  419c50:	adrp	x0, 433000 <__fxstatat@plt+0x2faf0>
  419c54:	add	x0, x0, #0x4c8
  419c58:	ldr	w20, [x0]
  419c5c:	bl	403420 <__errno_location@plt>
  419c60:	ldr	w21, [x0]
  419c64:	bl	403420 <__errno_location@plt>
  419c68:	ldr	w0, [x0]
  419c6c:	cmp	w0, #0x0
  419c70:	b.ne	419c88 <__fxstatat@plt+0x16778>  // b.any
  419c74:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  419c78:	add	x0, x0, #0xef8
  419c7c:	bl	403490 <gettext@plt>
  419c80:	mov	x19, x0
  419c84:	b	419c98 <__fxstatat@plt+0x16788>
  419c88:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  419c8c:	add	x0, x0, #0xf08
  419c90:	bl	403490 <gettext@plt>
  419c94:	mov	x19, x0
  419c98:	ldr	x0, [sp, #56]
  419c9c:	bl	413a24 <__fxstatat@plt+0x10514>
  419ca0:	mov	x3, x0
  419ca4:	mov	x2, x19
  419ca8:	mov	w1, w21
  419cac:	mov	w0, w20
  419cb0:	bl	402cb0 <error@plt>
  419cb4:	bl	403090 <abort@plt>
  419cb8:	stp	x29, x30, [sp, #-48]!
  419cbc:	mov	x29, sp
  419cc0:	str	x0, [sp, #24]
  419cc4:	str	x1, [sp, #16]
  419cc8:	mov	x0, #0x1038                	// #4152
  419ccc:	bl	41775c <__fxstatat@plt+0x1424c>
  419cd0:	str	x0, [sp, #40]
  419cd4:	ldr	x0, [sp, #40]
  419cd8:	ldr	x1, [sp, #24]
  419cdc:	str	x1, [x0]
  419ce0:	ldr	x0, [sp, #40]
  419ce4:	adrp	x1, 419000 <__fxstatat@plt+0x15af0>
  419ce8:	add	x1, x1, #0xc30
  419cec:	str	x1, [x0, #8]
  419cf0:	ldr	x0, [sp, #40]
  419cf4:	ldr	x1, [sp, #16]
  419cf8:	str	x1, [x0, #16]
  419cfc:	ldr	x0, [sp, #40]
  419d00:	ldp	x29, x30, [sp], #48
  419d04:	ret
  419d08:	stp	x29, x30, [sp, #-144]!
  419d0c:	mov	x29, sp
  419d10:	str	x0, [sp, #40]
  419d14:	str	x1, [sp, #32]
  419d18:	str	x2, [sp, #24]
  419d1c:	ldr	x0, [sp, #40]
  419d20:	str	x0, [sp, #128]
  419d24:	str	xzr, [sp, #136]
  419d28:	mov	w1, #0x0                   	// #0
  419d2c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  419d30:	add	x0, x0, #0xf18
  419d34:	bl	402ef0 <open@plt>
  419d38:	str	w0, [sp, #124]
  419d3c:	ldr	w0, [sp, #124]
  419d40:	cmp	w0, #0x0
  419d44:	b.lt	419d88 <__fxstatat@plt+0x16878>  // b.tstop
  419d48:	ldr	x0, [sp, #32]
  419d4c:	ldr	x2, [sp, #24]
  419d50:	ldr	x1, [sp, #24]
  419d54:	cmp	x2, x0
  419d58:	csel	x0, x1, x0, ls  // ls = plast
  419d5c:	mov	x2, x0
  419d60:	ldr	x1, [sp, #128]
  419d64:	ldr	w0, [sp, #124]
  419d68:	bl	403320 <read@plt>
  419d6c:	str	x0, [sp, #136]
  419d70:	ldr	x0, [sp, #136]
  419d74:	cmp	x0, #0x0
  419d78:	b.ge	419d80 <__fxstatat@plt+0x16870>  // b.tcont
  419d7c:	str	xzr, [sp, #136]
  419d80:	ldr	w0, [sp, #124]
  419d84:	bl	403040 <close@plt>
  419d88:	ldr	x0, [sp, #136]
  419d8c:	ldr	x1, [sp, #32]
  419d90:	cmp	x1, x0
  419d94:	b.ls	419de8 <__fxstatat@plt+0x168d8>  // b.plast
  419d98:	ldr	x0, [sp, #136]
  419d9c:	ldr	x1, [sp, #32]
  419da0:	sub	x0, x1, x0
  419da4:	mov	x1, #0x10                  	// #16
  419da8:	cmp	x0, #0x10
  419dac:	csel	x0, x0, x1, ls  // ls = plast
  419db0:	str	x0, [sp, #112]
  419db4:	add	x0, sp, #0x40
  419db8:	mov	x1, #0x0                   	// #0
  419dbc:	bl	402f80 <gettimeofday@plt>
  419dc0:	ldr	x0, [sp, #136]
  419dc4:	ldr	x1, [sp, #128]
  419dc8:	add	x0, x1, x0
  419dcc:	add	x1, sp, #0x40
  419dd0:	ldr	x2, [sp, #112]
  419dd4:	bl	402c30 <memcpy@plt>
  419dd8:	ldr	x1, [sp, #136]
  419ddc:	ldr	x0, [sp, #112]
  419de0:	add	x0, x1, x0
  419de4:	str	x0, [sp, #136]
  419de8:	ldr	x0, [sp, #136]
  419dec:	ldr	x1, [sp, #32]
  419df0:	cmp	x1, x0
  419df4:	b.ls	419e44 <__fxstatat@plt+0x16934>  // b.plast
  419df8:	ldr	x0, [sp, #136]
  419dfc:	ldr	x1, [sp, #32]
  419e00:	sub	x0, x1, x0
  419e04:	mov	x1, #0x4                   	// #4
  419e08:	cmp	x0, #0x4
  419e0c:	csel	x0, x0, x1, ls  // ls = plast
  419e10:	str	x0, [sp, #104]
  419e14:	bl	402e90 <getpid@plt>
  419e18:	str	w0, [sp, #60]
  419e1c:	ldr	x0, [sp, #136]
  419e20:	ldr	x1, [sp, #128]
  419e24:	add	x0, x1, x0
  419e28:	add	x1, sp, #0x3c
  419e2c:	ldr	x2, [sp, #104]
  419e30:	bl	402c30 <memcpy@plt>
  419e34:	ldr	x1, [sp, #136]
  419e38:	ldr	x0, [sp, #104]
  419e3c:	add	x0, x1, x0
  419e40:	str	x0, [sp, #136]
  419e44:	ldr	x0, [sp, #136]
  419e48:	ldr	x1, [sp, #32]
  419e4c:	cmp	x1, x0
  419e50:	b.ls	419ea0 <__fxstatat@plt+0x16990>  // b.plast
  419e54:	ldr	x0, [sp, #136]
  419e58:	ldr	x1, [sp, #32]
  419e5c:	sub	x0, x1, x0
  419e60:	mov	x1, #0x4                   	// #4
  419e64:	cmp	x0, #0x4
  419e68:	csel	x0, x0, x1, ls  // ls = plast
  419e6c:	str	x0, [sp, #96]
  419e70:	bl	402f00 <getppid@plt>
  419e74:	str	w0, [sp, #56]
  419e78:	ldr	x0, [sp, #136]
  419e7c:	ldr	x1, [sp, #128]
  419e80:	add	x0, x1, x0
  419e84:	add	x1, sp, #0x38
  419e88:	ldr	x2, [sp, #96]
  419e8c:	bl	402c30 <memcpy@plt>
  419e90:	ldr	x1, [sp, #136]
  419e94:	ldr	x0, [sp, #96]
  419e98:	add	x0, x1, x0
  419e9c:	str	x0, [sp, #136]
  419ea0:	ldr	x0, [sp, #136]
  419ea4:	ldr	x1, [sp, #32]
  419ea8:	cmp	x1, x0
  419eac:	b.ls	419efc <__fxstatat@plt+0x169ec>  // b.plast
  419eb0:	ldr	x0, [sp, #136]
  419eb4:	ldr	x1, [sp, #32]
  419eb8:	sub	x0, x1, x0
  419ebc:	mov	x1, #0x4                   	// #4
  419ec0:	cmp	x0, #0x4
  419ec4:	csel	x0, x0, x1, ls  // ls = plast
  419ec8:	str	x0, [sp, #88]
  419ecc:	bl	402d50 <getuid@plt>
  419ed0:	str	w0, [sp, #52]
  419ed4:	ldr	x0, [sp, #136]
  419ed8:	ldr	x1, [sp, #128]
  419edc:	add	x0, x1, x0
  419ee0:	add	x1, sp, #0x34
  419ee4:	ldr	x2, [sp, #88]
  419ee8:	bl	402c30 <memcpy@plt>
  419eec:	ldr	x1, [sp, #136]
  419ef0:	ldr	x0, [sp, #88]
  419ef4:	add	x0, x1, x0
  419ef8:	str	x0, [sp, #136]
  419efc:	ldr	x0, [sp, #136]
  419f00:	ldr	x1, [sp, #32]
  419f04:	cmp	x1, x0
  419f08:	b.ls	419f58 <__fxstatat@plt+0x16a48>  // b.plast
  419f0c:	ldr	x0, [sp, #136]
  419f10:	ldr	x1, [sp, #32]
  419f14:	sub	x0, x1, x0
  419f18:	mov	x1, #0x4                   	// #4
  419f1c:	cmp	x0, #0x4
  419f20:	csel	x0, x0, x1, ls  // ls = plast
  419f24:	str	x0, [sp, #80]
  419f28:	bl	4031f0 <getgid@plt>
  419f2c:	str	w0, [sp, #48]
  419f30:	ldr	x0, [sp, #136]
  419f34:	ldr	x1, [sp, #128]
  419f38:	add	x0, x1, x0
  419f3c:	add	x1, sp, #0x30
  419f40:	ldr	x2, [sp, #80]
  419f44:	bl	402c30 <memcpy@plt>
  419f48:	ldr	x1, [sp, #136]
  419f4c:	ldr	x0, [sp, #80]
  419f50:	add	x0, x1, x0
  419f54:	str	x0, [sp, #136]
  419f58:	nop
  419f5c:	ldp	x29, x30, [sp], #144
  419f60:	ret
  419f64:	stp	x29, x30, [sp, #-48]!
  419f68:	mov	x29, sp
  419f6c:	str	x0, [sp, #24]
  419f70:	str	x1, [sp, #16]
  419f74:	ldr	x0, [sp, #16]
  419f78:	cmp	x0, #0x0
  419f7c:	b.ne	419f90 <__fxstatat@plt+0x16a80>  // b.any
  419f80:	mov	x1, #0x0                   	// #0
  419f84:	mov	x0, #0x0                   	// #0
  419f88:	bl	419cb8 <__fxstatat@plt+0x167a8>
  419f8c:	b	41a044 <__fxstatat@plt+0x16b34>
  419f90:	str	xzr, [sp, #40]
  419f94:	ldr	x0, [sp, #24]
  419f98:	cmp	x0, #0x0
  419f9c:	b.eq	419fc8 <__fxstatat@plt+0x16ab8>  // b.none
  419fa0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aaf0>
  419fa4:	add	x1, x0, #0xf28
  419fa8:	ldr	x0, [sp, #24]
  419fac:	bl	41bc0c <__fxstatat@plt+0x186fc>
  419fb0:	str	x0, [sp, #40]
  419fb4:	ldr	x0, [sp, #40]
  419fb8:	cmp	x0, #0x0
  419fbc:	b.ne	419fc8 <__fxstatat@plt+0x16ab8>  // b.any
  419fc0:	mov	x0, #0x0                   	// #0
  419fc4:	b	41a044 <__fxstatat@plt+0x16b34>
  419fc8:	ldr	x1, [sp, #24]
  419fcc:	ldr	x0, [sp, #40]
  419fd0:	bl	419cb8 <__fxstatat@plt+0x167a8>
  419fd4:	str	x0, [sp, #32]
  419fd8:	ldr	x0, [sp, #40]
  419fdc:	cmp	x0, #0x0
  419fe0:	b.eq	41a018 <__fxstatat@plt+0x16b08>  // b.none
  419fe4:	ldr	x0, [sp, #32]
  419fe8:	add	x4, x0, #0x18
  419fec:	ldr	x2, [sp, #16]
  419ff0:	ldr	x1, [sp, #16]
  419ff4:	mov	x0, #0x1000                	// #4096
  419ff8:	cmp	x2, #0x1, lsl #12
  419ffc:	csel	x0, x1, x0, ls  // ls = plast
  41a000:	mov	x3, x0
  41a004:	mov	w2, #0x0                   	// #0
  41a008:	mov	x1, x4
  41a00c:	ldr	x0, [sp, #40]
  41a010:	bl	402db0 <setvbuf@plt>
  41a014:	b	41a040 <__fxstatat@plt+0x16b30>
  41a018:	ldr	x0, [sp, #32]
  41a01c:	str	xzr, [x0, #24]
  41a020:	ldr	x0, [sp, #32]
  41a024:	add	x0, x0, #0x20
  41a028:	ldr	x2, [sp, #16]
  41a02c:	mov	x1, #0x800                 	// #2048
  41a030:	bl	419d08 <__fxstatat@plt+0x167f8>
  41a034:	ldr	x0, [sp, #32]
  41a038:	add	x0, x0, #0x20
  41a03c:	bl	41a9a8 <__fxstatat@plt+0x17498>
  41a040:	ldr	x0, [sp, #32]
  41a044:	ldp	x29, x30, [sp], #48
  41a048:	ret
  41a04c:	sub	sp, sp, #0x10
  41a050:	str	x0, [sp, #8]
  41a054:	str	x1, [sp]
  41a058:	ldr	x0, [sp, #8]
  41a05c:	ldr	x1, [sp]
  41a060:	str	x1, [x0, #8]
  41a064:	nop
  41a068:	add	sp, sp, #0x10
  41a06c:	ret
  41a070:	sub	sp, sp, #0x10
  41a074:	str	x0, [sp, #8]
  41a078:	str	x1, [sp]
  41a07c:	ldr	x0, [sp, #8]
  41a080:	ldr	x1, [sp]
  41a084:	str	x1, [x0, #16]
  41a088:	nop
  41a08c:	add	sp, sp, #0x10
  41a090:	ret
  41a094:	stp	x29, x30, [sp, #-80]!
  41a098:	mov	x29, sp
  41a09c:	str	x19, [sp, #16]
  41a0a0:	str	x0, [sp, #56]
  41a0a4:	str	x1, [sp, #48]
  41a0a8:	str	x2, [sp, #40]
  41a0ac:	ldr	x0, [sp, #56]
  41a0b0:	ldr	x0, [x0]
  41a0b4:	mov	x3, x0
  41a0b8:	ldr	x2, [sp, #40]
  41a0bc:	mov	x1, #0x1                   	// #1
  41a0c0:	ldr	x0, [sp, #48]
  41a0c4:	bl	4030d0 <fread_unlocked@plt>
  41a0c8:	str	x0, [sp, #72]
  41a0cc:	bl	403420 <__errno_location@plt>
  41a0d0:	ldr	w0, [x0]
  41a0d4:	str	w0, [sp, #68]
  41a0d8:	ldr	x1, [sp, #48]
  41a0dc:	ldr	x0, [sp, #72]
  41a0e0:	add	x0, x1, x0
  41a0e4:	str	x0, [sp, #48]
  41a0e8:	ldr	x1, [sp, #40]
  41a0ec:	ldr	x0, [sp, #72]
  41a0f0:	sub	x0, x1, x0
  41a0f4:	str	x0, [sp, #40]
  41a0f8:	ldr	x0, [sp, #40]
  41a0fc:	cmp	x0, #0x0
  41a100:	b.eq	41a144 <__fxstatat@plt+0x16c34>  // b.none
  41a104:	ldr	x0, [sp, #56]
  41a108:	ldr	x0, [x0]
  41a10c:	bl	402d40 <ferror_unlocked@plt>
  41a110:	cmp	w0, #0x0
  41a114:	b.eq	41a120 <__fxstatat@plt+0x16c10>  // b.none
  41a118:	ldr	w19, [sp, #68]
  41a11c:	b	41a124 <__fxstatat@plt+0x16c14>
  41a120:	mov	w19, #0x0                   	// #0
  41a124:	bl	403420 <__errno_location@plt>
  41a128:	str	w19, [x0]
  41a12c:	ldr	x0, [sp, #56]
  41a130:	ldr	x1, [x0, #8]
  41a134:	ldr	x0, [sp, #56]
  41a138:	ldr	x0, [x0, #16]
  41a13c:	blr	x1
  41a140:	b	41a0ac <__fxstatat@plt+0x16b9c>
  41a144:	nop
  41a148:	nop
  41a14c:	ldr	x19, [sp, #16]
  41a150:	ldp	x29, x30, [sp], #80
  41a154:	ret
  41a158:	stp	x29, x30, [sp, #-80]!
  41a15c:	mov	x29, sp
  41a160:	str	x0, [sp, #40]
  41a164:	str	x1, [sp, #32]
  41a168:	str	x2, [sp, #24]
  41a16c:	ldr	x0, [sp, #40]
  41a170:	ldr	x0, [x0]
  41a174:	str	x0, [sp, #72]
  41a178:	ldr	x0, [sp, #32]
  41a17c:	str	x0, [sp, #56]
  41a180:	ldr	x1, [sp, #24]
  41a184:	ldr	x0, [sp, #72]
  41a188:	cmp	x1, x0
  41a18c:	b.hi	41a1d0 <__fxstatat@plt+0x16cc0>  // b.pmore
  41a190:	ldr	x0, [sp, #40]
  41a194:	add	x1, x0, #0x820
  41a198:	mov	x2, #0x800                 	// #2048
  41a19c:	ldr	x0, [sp, #72]
  41a1a0:	sub	x0, x2, x0
  41a1a4:	add	x0, x1, x0
  41a1a8:	ldr	x2, [sp, #24]
  41a1ac:	mov	x1, x0
  41a1b0:	ldr	x0, [sp, #32]
  41a1b4:	bl	402c30 <memcpy@plt>
  41a1b8:	ldr	x1, [sp, #72]
  41a1bc:	ldr	x0, [sp, #24]
  41a1c0:	sub	x1, x1, x0
  41a1c4:	ldr	x0, [sp, #40]
  41a1c8:	str	x1, [x0]
  41a1cc:	b	41a2b0 <__fxstatat@plt+0x16da0>
  41a1d0:	ldr	x0, [sp, #40]
  41a1d4:	add	x1, x0, #0x820
  41a1d8:	mov	x2, #0x800                 	// #2048
  41a1dc:	ldr	x0, [sp, #72]
  41a1e0:	sub	x0, x2, x0
  41a1e4:	add	x0, x1, x0
  41a1e8:	ldr	x2, [sp, #72]
  41a1ec:	mov	x1, x0
  41a1f0:	ldr	x0, [sp, #32]
  41a1f4:	bl	402c30 <memcpy@plt>
  41a1f8:	ldr	x1, [sp, #56]
  41a1fc:	ldr	x0, [sp, #72]
  41a200:	add	x0, x1, x0
  41a204:	str	x0, [sp, #32]
  41a208:	ldr	x1, [sp, #24]
  41a20c:	ldr	x0, [sp, #72]
  41a210:	sub	x0, x1, x0
  41a214:	str	x0, [sp, #24]
  41a218:	ldr	x0, [sp, #32]
  41a21c:	and	x0, x0, #0x7
  41a220:	cmp	x0, #0x0
  41a224:	b.ne	41a288 <__fxstatat@plt+0x16d78>  // b.any
  41a228:	ldr	x0, [sp, #32]
  41a22c:	str	x0, [sp, #64]
  41a230:	b	41a274 <__fxstatat@plt+0x16d64>
  41a234:	ldr	x0, [sp, #40]
  41a238:	add	x0, x0, #0x8
  41a23c:	ldr	x1, [sp, #64]
  41a240:	bl	41a3cc <__fxstatat@plt+0x16ebc>
  41a244:	ldr	x0, [sp, #64]
  41a248:	add	x0, x0, #0x800
  41a24c:	str	x0, [sp, #64]
  41a250:	ldr	x0, [sp, #24]
  41a254:	sub	x0, x0, #0x800
  41a258:	str	x0, [sp, #24]
  41a25c:	ldr	x0, [sp, #24]
  41a260:	cmp	x0, #0x0
  41a264:	b.ne	41a274 <__fxstatat@plt+0x16d64>  // b.any
  41a268:	ldr	x0, [sp, #40]
  41a26c:	str	xzr, [x0]
  41a270:	b	41a2b0 <__fxstatat@plt+0x16da0>
  41a274:	ldr	x0, [sp, #24]
  41a278:	cmp	x0, #0x7ff
  41a27c:	b.hi	41a234 <__fxstatat@plt+0x16d24>  // b.pmore
  41a280:	ldr	x0, [sp, #64]
  41a284:	str	x0, [sp, #32]
  41a288:	ldr	x0, [sp, #40]
  41a28c:	add	x2, x0, #0x8
  41a290:	ldr	x0, [sp, #40]
  41a294:	add	x0, x0, #0x820
  41a298:	mov	x1, x0
  41a29c:	mov	x0, x2
  41a2a0:	bl	41a3cc <__fxstatat@plt+0x16ebc>
  41a2a4:	mov	x0, #0x800                 	// #2048
  41a2a8:	str	x0, [sp, #72]
  41a2ac:	b	41a178 <__fxstatat@plt+0x16c68>
  41a2b0:	ldp	x29, x30, [sp], #80
  41a2b4:	ret
  41a2b8:	stp	x29, x30, [sp, #-48]!
  41a2bc:	mov	x29, sp
  41a2c0:	str	x0, [sp, #40]
  41a2c4:	str	x1, [sp, #32]
  41a2c8:	str	x2, [sp, #24]
  41a2cc:	ldr	x0, [sp, #40]
  41a2d0:	ldr	x0, [x0]
  41a2d4:	cmp	x0, #0x0
  41a2d8:	b.eq	41a2f0 <__fxstatat@plt+0x16de0>  // b.none
  41a2dc:	ldr	x2, [sp, #24]
  41a2e0:	ldr	x1, [sp, #32]
  41a2e4:	ldr	x0, [sp, #40]
  41a2e8:	bl	41a094 <__fxstatat@plt+0x16b84>
  41a2ec:	b	41a304 <__fxstatat@plt+0x16df4>
  41a2f0:	ldr	x0, [sp, #40]
  41a2f4:	add	x0, x0, #0x18
  41a2f8:	ldr	x2, [sp, #24]
  41a2fc:	ldr	x1, [sp, #32]
  41a300:	bl	41a158 <__fxstatat@plt+0x16c48>
  41a304:	nop
  41a308:	ldp	x29, x30, [sp], #48
  41a30c:	ret
  41a310:	stp	x29, x30, [sp, #-48]!
  41a314:	mov	x29, sp
  41a318:	str	x0, [sp, #24]
  41a31c:	ldr	x0, [sp, #24]
  41a320:	ldr	x0, [x0]
  41a324:	str	x0, [sp, #40]
  41a328:	mov	x1, #0x1038                	// #4152
  41a32c:	ldr	x0, [sp, #24]
  41a330:	bl	403360 <explicit_bzero@plt>
  41a334:	ldr	x0, [sp, #24]
  41a338:	bl	4031c0 <free@plt>
  41a33c:	ldr	x0, [sp, #40]
  41a340:	cmp	x0, #0x0
  41a344:	b.eq	41a354 <__fxstatat@plt+0x16e44>  // b.none
  41a348:	ldr	x0, [sp, #40]
  41a34c:	bl	41b280 <__fxstatat@plt+0x17d70>
  41a350:	b	41a358 <__fxstatat@plt+0x16e48>
  41a354:	mov	w0, #0x0                   	// #0
  41a358:	ldp	x29, x30, [sp], #48
  41a35c:	ret
  41a360:	sub	sp, sp, #0x20
  41a364:	str	x0, [sp, #8]
  41a368:	mov	x0, #0xffffffffffffffff    	// #-1
  41a36c:	str	x0, [sp, #24]
  41a370:	ldr	x1, [sp, #8]
  41a374:	ldr	x0, [sp, #24]
  41a378:	and	x0, x1, x0
  41a37c:	add	sp, sp, #0x20
  41a380:	ret
  41a384:	sub	sp, sp, #0x30
  41a388:	str	x0, [sp, #8]
  41a38c:	str	x1, [sp]
  41a390:	ldr	x0, [sp, #8]
  41a394:	str	x0, [sp, #40]
  41a398:	ldr	x0, [sp, #40]
  41a39c:	str	x0, [sp, #32]
  41a3a0:	ldr	x0, [sp]
  41a3a4:	and	x0, x0, #0x7f8
  41a3a8:	ldr	x1, [sp, #32]
  41a3ac:	add	x0, x1, x0
  41a3b0:	str	x0, [sp, #24]
  41a3b4:	ldr	x0, [sp, #24]
  41a3b8:	str	x0, [sp, #16]
  41a3bc:	ldr	x0, [sp, #16]
  41a3c0:	ldr	x0, [x0]
  41a3c4:	add	sp, sp, #0x30
  41a3c8:	ret
  41a3cc:	stp	x29, x30, [sp, #-192]!
  41a3d0:	mov	x29, sp
  41a3d4:	str	x0, [sp, #24]
  41a3d8:	str	x1, [sp, #16]
  41a3dc:	ldr	x0, [sp, #24]
  41a3e0:	ldr	x0, [x0, #2048]
  41a3e4:	str	x0, [sp, #184]
  41a3e8:	ldr	x0, [sp, #24]
  41a3ec:	ldr	x1, [x0, #2056]
  41a3f0:	ldr	x0, [sp, #24]
  41a3f4:	ldr	x0, [x0, #2064]
  41a3f8:	add	x2, x0, #0x1
  41a3fc:	ldr	x0, [sp, #24]
  41a400:	str	x2, [x0, #2064]
  41a404:	ldr	x0, [sp, #24]
  41a408:	ldr	x0, [x0, #2064]
  41a40c:	add	x0, x1, x0
  41a410:	str	x0, [sp, #176]
  41a414:	ldr	x0, [sp, #24]
  41a418:	str	x0, [sp, #168]
  41a41c:	ldr	x0, [sp, #16]
  41a420:	str	x0, [sp, #160]
  41a424:	ldr	x0, [sp, #168]
  41a428:	add	x0, x0, #0x400
  41a42c:	ldr	x1, [x0]
  41a430:	ldr	x0, [sp, #184]
  41a434:	lsl	x2, x0, #21
  41a438:	ldr	x0, [sp, #184]
  41a43c:	eor	x0, x2, x0
  41a440:	sub	x0, x1, x0
  41a444:	sub	x0, x0, #0x1
  41a448:	str	x0, [sp, #184]
  41a44c:	ldr	x0, [sp, #168]
  41a450:	ldr	x0, [x0]
  41a454:	str	x0, [sp, #152]
  41a458:	ldr	x0, [sp, #24]
  41a45c:	ldr	x1, [sp, #152]
  41a460:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a464:	mov	x1, x0
  41a468:	ldr	x0, [sp, #184]
  41a46c:	add	x0, x1, x0
  41a470:	ldr	x1, [sp, #176]
  41a474:	add	x0, x1, x0
  41a478:	str	x0, [sp, #144]
  41a47c:	ldr	x0, [sp, #168]
  41a480:	ldr	x1, [sp, #144]
  41a484:	str	x1, [x0]
  41a488:	ldr	x2, [sp, #24]
  41a48c:	ldr	x0, [sp, #144]
  41a490:	lsr	x0, x0, #8
  41a494:	mov	x1, x0
  41a498:	mov	x0, x2
  41a49c:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a4a0:	mov	x1, x0
  41a4a4:	ldr	x0, [sp, #152]
  41a4a8:	add	x0, x1, x0
  41a4ac:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a4b0:	str	x0, [sp, #176]
  41a4b4:	ldr	x0, [sp, #160]
  41a4b8:	ldr	x1, [sp, #176]
  41a4bc:	str	x1, [x0]
  41a4c0:	ldr	x0, [sp, #184]
  41a4c4:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a4c8:	lsr	x1, x0, #5
  41a4cc:	ldr	x0, [sp, #184]
  41a4d0:	eor	x1, x1, x0
  41a4d4:	ldr	x0, [sp, #168]
  41a4d8:	add	x0, x0, #0x408
  41a4dc:	ldr	x0, [x0]
  41a4e0:	add	x0, x1, x0
  41a4e4:	str	x0, [sp, #184]
  41a4e8:	ldr	x0, [sp, #168]
  41a4ec:	ldr	x0, [x0, #8]
  41a4f0:	str	x0, [sp, #136]
  41a4f4:	ldr	x0, [sp, #24]
  41a4f8:	ldr	x1, [sp, #136]
  41a4fc:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a500:	mov	x1, x0
  41a504:	ldr	x0, [sp, #184]
  41a508:	add	x0, x1, x0
  41a50c:	ldr	x1, [sp, #176]
  41a510:	add	x0, x1, x0
  41a514:	str	x0, [sp, #128]
  41a518:	ldr	x0, [sp, #168]
  41a51c:	add	x0, x0, #0x8
  41a520:	ldr	x1, [sp, #128]
  41a524:	str	x1, [x0]
  41a528:	ldr	x2, [sp, #24]
  41a52c:	ldr	x0, [sp, #128]
  41a530:	lsr	x0, x0, #8
  41a534:	mov	x1, x0
  41a538:	mov	x0, x2
  41a53c:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a540:	mov	x1, x0
  41a544:	ldr	x0, [sp, #136]
  41a548:	add	x0, x1, x0
  41a54c:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a550:	str	x0, [sp, #176]
  41a554:	ldr	x0, [sp, #160]
  41a558:	add	x0, x0, #0x8
  41a55c:	ldr	x1, [sp, #176]
  41a560:	str	x1, [x0]
  41a564:	ldr	x0, [sp, #184]
  41a568:	lsl	x1, x0, #12
  41a56c:	ldr	x0, [sp, #184]
  41a570:	eor	x1, x1, x0
  41a574:	ldr	x0, [sp, #168]
  41a578:	add	x0, x0, #0x410
  41a57c:	ldr	x0, [x0]
  41a580:	add	x0, x1, x0
  41a584:	str	x0, [sp, #184]
  41a588:	ldr	x0, [sp, #168]
  41a58c:	ldr	x0, [x0, #16]
  41a590:	str	x0, [sp, #120]
  41a594:	ldr	x0, [sp, #24]
  41a598:	ldr	x1, [sp, #120]
  41a59c:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a5a0:	mov	x1, x0
  41a5a4:	ldr	x0, [sp, #184]
  41a5a8:	add	x0, x1, x0
  41a5ac:	ldr	x1, [sp, #176]
  41a5b0:	add	x0, x1, x0
  41a5b4:	str	x0, [sp, #112]
  41a5b8:	ldr	x0, [sp, #168]
  41a5bc:	add	x0, x0, #0x10
  41a5c0:	ldr	x1, [sp, #112]
  41a5c4:	str	x1, [x0]
  41a5c8:	ldr	x2, [sp, #24]
  41a5cc:	ldr	x0, [sp, #112]
  41a5d0:	lsr	x0, x0, #8
  41a5d4:	mov	x1, x0
  41a5d8:	mov	x0, x2
  41a5dc:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a5e0:	mov	x1, x0
  41a5e4:	ldr	x0, [sp, #120]
  41a5e8:	add	x0, x1, x0
  41a5ec:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a5f0:	str	x0, [sp, #176]
  41a5f4:	ldr	x0, [sp, #160]
  41a5f8:	add	x0, x0, #0x10
  41a5fc:	ldr	x1, [sp, #176]
  41a600:	str	x1, [x0]
  41a604:	ldr	x0, [sp, #184]
  41a608:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a60c:	lsr	x1, x0, #33
  41a610:	ldr	x0, [sp, #184]
  41a614:	eor	x1, x1, x0
  41a618:	ldr	x0, [sp, #168]
  41a61c:	add	x0, x0, #0x418
  41a620:	ldr	x0, [x0]
  41a624:	add	x0, x1, x0
  41a628:	str	x0, [sp, #184]
  41a62c:	ldr	x0, [sp, #168]
  41a630:	ldr	x0, [x0, #24]
  41a634:	str	x0, [sp, #104]
  41a638:	ldr	x0, [sp, #24]
  41a63c:	ldr	x1, [sp, #104]
  41a640:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a644:	mov	x1, x0
  41a648:	ldr	x0, [sp, #184]
  41a64c:	add	x0, x1, x0
  41a650:	ldr	x1, [sp, #176]
  41a654:	add	x0, x1, x0
  41a658:	str	x0, [sp, #96]
  41a65c:	ldr	x0, [sp, #168]
  41a660:	add	x0, x0, #0x18
  41a664:	ldr	x1, [sp, #96]
  41a668:	str	x1, [x0]
  41a66c:	ldr	x2, [sp, #24]
  41a670:	ldr	x0, [sp, #96]
  41a674:	lsr	x0, x0, #8
  41a678:	mov	x1, x0
  41a67c:	mov	x0, x2
  41a680:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a684:	mov	x1, x0
  41a688:	ldr	x0, [sp, #104]
  41a68c:	add	x0, x1, x0
  41a690:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a694:	str	x0, [sp, #176]
  41a698:	ldr	x0, [sp, #160]
  41a69c:	add	x0, x0, #0x18
  41a6a0:	ldr	x1, [sp, #176]
  41a6a4:	str	x1, [x0]
  41a6a8:	ldr	x0, [sp, #160]
  41a6ac:	add	x0, x0, #0x20
  41a6b0:	str	x0, [sp, #160]
  41a6b4:	ldr	x0, [sp, #168]
  41a6b8:	add	x0, x0, #0x20
  41a6bc:	str	x0, [sp, #168]
  41a6c0:	ldr	x0, [sp, #24]
  41a6c4:	add	x0, x0, #0x400
  41a6c8:	ldr	x1, [sp, #168]
  41a6cc:	cmp	x1, x0
  41a6d0:	b.cc	41a424 <__fxstatat@plt+0x16f14>  // b.lo, b.ul, b.last
  41a6d4:	ldr	x0, [sp, #168]
  41a6d8:	sub	x0, x0, #0x400
  41a6dc:	ldr	x1, [x0]
  41a6e0:	ldr	x0, [sp, #184]
  41a6e4:	lsl	x2, x0, #21
  41a6e8:	ldr	x0, [sp, #184]
  41a6ec:	eor	x0, x2, x0
  41a6f0:	sub	x0, x1, x0
  41a6f4:	sub	x0, x0, #0x1
  41a6f8:	str	x0, [sp, #184]
  41a6fc:	ldr	x0, [sp, #168]
  41a700:	ldr	x0, [x0]
  41a704:	str	x0, [sp, #88]
  41a708:	ldr	x0, [sp, #24]
  41a70c:	ldr	x1, [sp, #88]
  41a710:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a714:	mov	x1, x0
  41a718:	ldr	x0, [sp, #184]
  41a71c:	add	x0, x1, x0
  41a720:	ldr	x1, [sp, #176]
  41a724:	add	x0, x1, x0
  41a728:	str	x0, [sp, #80]
  41a72c:	ldr	x0, [sp, #168]
  41a730:	ldr	x1, [sp, #80]
  41a734:	str	x1, [x0]
  41a738:	ldr	x2, [sp, #24]
  41a73c:	ldr	x0, [sp, #80]
  41a740:	lsr	x0, x0, #8
  41a744:	mov	x1, x0
  41a748:	mov	x0, x2
  41a74c:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a750:	mov	x1, x0
  41a754:	ldr	x0, [sp, #88]
  41a758:	add	x0, x1, x0
  41a75c:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a760:	str	x0, [sp, #176]
  41a764:	ldr	x0, [sp, #160]
  41a768:	ldr	x1, [sp, #176]
  41a76c:	str	x1, [x0]
  41a770:	ldr	x0, [sp, #184]
  41a774:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a778:	lsr	x1, x0, #5
  41a77c:	ldr	x0, [sp, #184]
  41a780:	eor	x1, x1, x0
  41a784:	ldr	x0, [sp, #168]
  41a788:	sub	x0, x0, #0x3f8
  41a78c:	ldr	x0, [x0]
  41a790:	add	x0, x1, x0
  41a794:	str	x0, [sp, #184]
  41a798:	ldr	x0, [sp, #168]
  41a79c:	ldr	x0, [x0, #8]
  41a7a0:	str	x0, [sp, #72]
  41a7a4:	ldr	x0, [sp, #24]
  41a7a8:	ldr	x1, [sp, #72]
  41a7ac:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a7b0:	mov	x1, x0
  41a7b4:	ldr	x0, [sp, #184]
  41a7b8:	add	x0, x1, x0
  41a7bc:	ldr	x1, [sp, #176]
  41a7c0:	add	x0, x1, x0
  41a7c4:	str	x0, [sp, #64]
  41a7c8:	ldr	x0, [sp, #168]
  41a7cc:	add	x0, x0, #0x8
  41a7d0:	ldr	x1, [sp, #64]
  41a7d4:	str	x1, [x0]
  41a7d8:	ldr	x2, [sp, #24]
  41a7dc:	ldr	x0, [sp, #64]
  41a7e0:	lsr	x0, x0, #8
  41a7e4:	mov	x1, x0
  41a7e8:	mov	x0, x2
  41a7ec:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a7f0:	mov	x1, x0
  41a7f4:	ldr	x0, [sp, #72]
  41a7f8:	add	x0, x1, x0
  41a7fc:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a800:	str	x0, [sp, #176]
  41a804:	ldr	x0, [sp, #160]
  41a808:	add	x0, x0, #0x8
  41a80c:	ldr	x1, [sp, #176]
  41a810:	str	x1, [x0]
  41a814:	ldr	x0, [sp, #184]
  41a818:	lsl	x1, x0, #12
  41a81c:	ldr	x0, [sp, #184]
  41a820:	eor	x1, x1, x0
  41a824:	ldr	x0, [sp, #168]
  41a828:	sub	x0, x0, #0x3f0
  41a82c:	ldr	x0, [x0]
  41a830:	add	x0, x1, x0
  41a834:	str	x0, [sp, #184]
  41a838:	ldr	x0, [sp, #168]
  41a83c:	ldr	x0, [x0, #16]
  41a840:	str	x0, [sp, #56]
  41a844:	ldr	x0, [sp, #24]
  41a848:	ldr	x1, [sp, #56]
  41a84c:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a850:	mov	x1, x0
  41a854:	ldr	x0, [sp, #184]
  41a858:	add	x0, x1, x0
  41a85c:	ldr	x1, [sp, #176]
  41a860:	add	x0, x1, x0
  41a864:	str	x0, [sp, #48]
  41a868:	ldr	x0, [sp, #168]
  41a86c:	add	x0, x0, #0x10
  41a870:	ldr	x1, [sp, #48]
  41a874:	str	x1, [x0]
  41a878:	ldr	x2, [sp, #24]
  41a87c:	ldr	x0, [sp, #48]
  41a880:	lsr	x0, x0, #8
  41a884:	mov	x1, x0
  41a888:	mov	x0, x2
  41a88c:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a890:	mov	x1, x0
  41a894:	ldr	x0, [sp, #56]
  41a898:	add	x0, x1, x0
  41a89c:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a8a0:	str	x0, [sp, #176]
  41a8a4:	ldr	x0, [sp, #160]
  41a8a8:	add	x0, x0, #0x10
  41a8ac:	ldr	x1, [sp, #176]
  41a8b0:	str	x1, [x0]
  41a8b4:	ldr	x0, [sp, #184]
  41a8b8:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a8bc:	lsr	x1, x0, #33
  41a8c0:	ldr	x0, [sp, #184]
  41a8c4:	eor	x1, x1, x0
  41a8c8:	ldr	x0, [sp, #168]
  41a8cc:	sub	x0, x0, #0x3e8
  41a8d0:	ldr	x0, [x0]
  41a8d4:	add	x0, x1, x0
  41a8d8:	str	x0, [sp, #184]
  41a8dc:	ldr	x0, [sp, #168]
  41a8e0:	ldr	x0, [x0, #24]
  41a8e4:	str	x0, [sp, #40]
  41a8e8:	ldr	x0, [sp, #24]
  41a8ec:	ldr	x1, [sp, #40]
  41a8f0:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a8f4:	mov	x1, x0
  41a8f8:	ldr	x0, [sp, #184]
  41a8fc:	add	x0, x1, x0
  41a900:	ldr	x1, [sp, #176]
  41a904:	add	x0, x1, x0
  41a908:	str	x0, [sp, #32]
  41a90c:	ldr	x0, [sp, #168]
  41a910:	add	x0, x0, #0x18
  41a914:	ldr	x1, [sp, #32]
  41a918:	str	x1, [x0]
  41a91c:	ldr	x2, [sp, #24]
  41a920:	ldr	x0, [sp, #32]
  41a924:	lsr	x0, x0, #8
  41a928:	mov	x1, x0
  41a92c:	mov	x0, x2
  41a930:	bl	41a384 <__fxstatat@plt+0x16e74>
  41a934:	mov	x1, x0
  41a938:	ldr	x0, [sp, #40]
  41a93c:	add	x0, x1, x0
  41a940:	bl	41a360 <__fxstatat@plt+0x16e50>
  41a944:	str	x0, [sp, #176]
  41a948:	ldr	x0, [sp, #160]
  41a94c:	add	x0, x0, #0x18
  41a950:	ldr	x1, [sp, #176]
  41a954:	str	x1, [x0]
  41a958:	ldr	x0, [sp, #160]
  41a95c:	add	x0, x0, #0x20
  41a960:	str	x0, [sp, #160]
  41a964:	ldr	x0, [sp, #168]
  41a968:	add	x0, x0, #0x20
  41a96c:	str	x0, [sp, #168]
  41a970:	ldr	x0, [sp, #24]
  41a974:	add	x0, x0, #0x800
  41a978:	ldr	x1, [sp, #168]
  41a97c:	cmp	x1, x0
  41a980:	b.cc	41a6d4 <__fxstatat@plt+0x171c4>  // b.lo, b.ul, b.last
  41a984:	ldr	x0, [sp, #24]
  41a988:	ldr	x1, [sp, #184]
  41a98c:	str	x1, [x0, #2048]
  41a990:	ldr	x0, [sp, #24]
  41a994:	ldr	x1, [sp, #176]
  41a998:	str	x1, [x0, #2056]
  41a99c:	nop
  41a9a0:	ldp	x29, x30, [sp], #192
  41a9a4:	ret
  41a9a8:	stp	x29, x30, [sp, #-112]!
  41a9ac:	mov	x29, sp
  41a9b0:	str	x0, [sp, #24]
  41a9b4:	mov	x0, #0x4b7c                	// #19324
  41a9b8:	movk	x0, #0xa288, lsl #16
  41a9bc:	movk	x0, #0x4677, lsl #32
  41a9c0:	movk	x0, #0x647c, lsl #48
  41a9c4:	str	x0, [sp, #104]
  41a9c8:	mov	x0, #0xc862                	// #51298
  41a9cc:	movk	x0, #0xc73a, lsl #16
  41a9d0:	movk	x0, #0xb322, lsl #32
  41a9d4:	movk	x0, #0xb9f8, lsl #48
  41a9d8:	str	x0, [sp, #96]
  41a9dc:	mov	x0, #0x12a0                	// #4768
  41a9e0:	movk	x0, #0x3d47, lsl #16
  41a9e4:	movk	x0, #0xa505, lsl #32
  41a9e8:	movk	x0, #0x8c0e, lsl #48
  41a9ec:	str	x0, [sp, #88]
  41a9f0:	mov	x0, #0x5524                	// #21796
  41a9f4:	movk	x0, #0x4a59, lsl #16
  41a9f8:	movk	x0, #0x2e82, lsl #32
  41a9fc:	movk	x0, #0xb29b, lsl #48
  41aa00:	str	x0, [sp, #80]
  41aa04:	mov	x0, #0xe0ce                	// #57550
  41aa08:	movk	x0, #0x8355, lsl #16
  41aa0c:	movk	x0, #0x53db, lsl #32
  41aa10:	movk	x0, #0x82f0, lsl #48
  41aa14:	str	x0, [sp, #72]
  41aa18:	mov	x0, #0x9315                	// #37653
  41aa1c:	movk	x0, #0xa5a0, lsl #16
  41aa20:	movk	x0, #0x4a0f, lsl #32
  41aa24:	movk	x0, #0x48fe, lsl #48
  41aa28:	str	x0, [sp, #64]
  41aa2c:	mov	x0, #0x89ed                	// #35309
  41aa30:	movk	x0, #0xcbfc, lsl #16
  41aa34:	movk	x0, #0x5bf2, lsl #32
  41aa38:	movk	x0, #0xae98, lsl #48
  41aa3c:	str	x0, [sp, #56]
  41aa40:	mov	x0, #0xc0ab                	// #49323
  41aa44:	movk	x0, #0x6c44, lsl #16
  41aa48:	movk	x0, #0x704f, lsl #32
  41aa4c:	movk	x0, #0x98f5, lsl #48
  41aa50:	str	x0, [sp, #48]
  41aa54:	str	wzr, [sp, #44]
  41aa58:	b	41adc8 <__fxstatat@plt+0x178b8>
  41aa5c:	ldr	x0, [sp, #24]
  41aa60:	ldrsw	x1, [sp, #44]
  41aa64:	ldr	x0, [x0, x1, lsl #3]
  41aa68:	ldr	x1, [sp, #104]
  41aa6c:	add	x0, x1, x0
  41aa70:	str	x0, [sp, #104]
  41aa74:	ldr	w0, [sp, #44]
  41aa78:	add	w1, w0, #0x1
  41aa7c:	ldr	x0, [sp, #24]
  41aa80:	sxtw	x1, w1
  41aa84:	ldr	x0, [x0, x1, lsl #3]
  41aa88:	ldr	x1, [sp, #96]
  41aa8c:	add	x0, x1, x0
  41aa90:	str	x0, [sp, #96]
  41aa94:	ldr	w0, [sp, #44]
  41aa98:	add	w1, w0, #0x2
  41aa9c:	ldr	x0, [sp, #24]
  41aaa0:	sxtw	x1, w1
  41aaa4:	ldr	x0, [x0, x1, lsl #3]
  41aaa8:	ldr	x1, [sp, #88]
  41aaac:	add	x0, x1, x0
  41aab0:	str	x0, [sp, #88]
  41aab4:	ldr	w0, [sp, #44]
  41aab8:	add	w1, w0, #0x3
  41aabc:	ldr	x0, [sp, #24]
  41aac0:	sxtw	x1, w1
  41aac4:	ldr	x0, [x0, x1, lsl #3]
  41aac8:	ldr	x1, [sp, #80]
  41aacc:	add	x0, x1, x0
  41aad0:	str	x0, [sp, #80]
  41aad4:	ldr	w0, [sp, #44]
  41aad8:	add	w1, w0, #0x4
  41aadc:	ldr	x0, [sp, #24]
  41aae0:	sxtw	x1, w1
  41aae4:	ldr	x0, [x0, x1, lsl #3]
  41aae8:	ldr	x1, [sp, #72]
  41aaec:	add	x0, x1, x0
  41aaf0:	str	x0, [sp, #72]
  41aaf4:	ldr	w0, [sp, #44]
  41aaf8:	add	w1, w0, #0x5
  41aafc:	ldr	x0, [sp, #24]
  41ab00:	sxtw	x1, w1
  41ab04:	ldr	x0, [x0, x1, lsl #3]
  41ab08:	ldr	x1, [sp, #64]
  41ab0c:	add	x0, x1, x0
  41ab10:	str	x0, [sp, #64]
  41ab14:	ldr	w0, [sp, #44]
  41ab18:	add	w1, w0, #0x6
  41ab1c:	ldr	x0, [sp, #24]
  41ab20:	sxtw	x1, w1
  41ab24:	ldr	x0, [x0, x1, lsl #3]
  41ab28:	ldr	x1, [sp, #56]
  41ab2c:	add	x0, x1, x0
  41ab30:	str	x0, [sp, #56]
  41ab34:	ldr	w0, [sp, #44]
  41ab38:	add	w1, w0, #0x7
  41ab3c:	ldr	x0, [sp, #24]
  41ab40:	sxtw	x1, w1
  41ab44:	ldr	x0, [x0, x1, lsl #3]
  41ab48:	ldr	x1, [sp, #48]
  41ab4c:	add	x0, x1, x0
  41ab50:	str	x0, [sp, #48]
  41ab54:	ldr	x1, [sp, #104]
  41ab58:	ldr	x0, [sp, #72]
  41ab5c:	sub	x0, x1, x0
  41ab60:	str	x0, [sp, #104]
  41ab64:	ldr	x0, [sp, #48]
  41ab68:	bl	41a360 <__fxstatat@plt+0x16e50>
  41ab6c:	lsr	x0, x0, #9
  41ab70:	ldr	x1, [sp, #64]
  41ab74:	eor	x0, x1, x0
  41ab78:	str	x0, [sp, #64]
  41ab7c:	ldr	x1, [sp, #48]
  41ab80:	ldr	x0, [sp, #104]
  41ab84:	add	x0, x1, x0
  41ab88:	str	x0, [sp, #48]
  41ab8c:	ldr	x1, [sp, #96]
  41ab90:	ldr	x0, [sp, #64]
  41ab94:	sub	x0, x1, x0
  41ab98:	str	x0, [sp, #96]
  41ab9c:	ldr	x0, [sp, #104]
  41aba0:	lsl	x0, x0, #9
  41aba4:	ldr	x1, [sp, #56]
  41aba8:	eor	x0, x1, x0
  41abac:	str	x0, [sp, #56]
  41abb0:	ldr	x1, [sp, #104]
  41abb4:	ldr	x0, [sp, #96]
  41abb8:	add	x0, x1, x0
  41abbc:	str	x0, [sp, #104]
  41abc0:	ldr	x1, [sp, #88]
  41abc4:	ldr	x0, [sp, #56]
  41abc8:	sub	x0, x1, x0
  41abcc:	str	x0, [sp, #88]
  41abd0:	ldr	x0, [sp, #96]
  41abd4:	bl	41a360 <__fxstatat@plt+0x16e50>
  41abd8:	lsr	x0, x0, #23
  41abdc:	ldr	x1, [sp, #48]
  41abe0:	eor	x0, x1, x0
  41abe4:	str	x0, [sp, #48]
  41abe8:	ldr	x1, [sp, #96]
  41abec:	ldr	x0, [sp, #88]
  41abf0:	add	x0, x1, x0
  41abf4:	str	x0, [sp, #96]
  41abf8:	ldr	x1, [sp, #80]
  41abfc:	ldr	x0, [sp, #48]
  41ac00:	sub	x0, x1, x0
  41ac04:	str	x0, [sp, #80]
  41ac08:	ldr	x0, [sp, #88]
  41ac0c:	lsl	x0, x0, #15
  41ac10:	ldr	x1, [sp, #104]
  41ac14:	eor	x0, x1, x0
  41ac18:	str	x0, [sp, #104]
  41ac1c:	ldr	x1, [sp, #88]
  41ac20:	ldr	x0, [sp, #80]
  41ac24:	add	x0, x1, x0
  41ac28:	str	x0, [sp, #88]
  41ac2c:	ldr	x1, [sp, #72]
  41ac30:	ldr	x0, [sp, #104]
  41ac34:	sub	x0, x1, x0
  41ac38:	str	x0, [sp, #72]
  41ac3c:	ldr	x0, [sp, #80]
  41ac40:	bl	41a360 <__fxstatat@plt+0x16e50>
  41ac44:	lsr	x0, x0, #14
  41ac48:	ldr	x1, [sp, #96]
  41ac4c:	eor	x0, x1, x0
  41ac50:	str	x0, [sp, #96]
  41ac54:	ldr	x1, [sp, #80]
  41ac58:	ldr	x0, [sp, #72]
  41ac5c:	add	x0, x1, x0
  41ac60:	str	x0, [sp, #80]
  41ac64:	ldr	x1, [sp, #64]
  41ac68:	ldr	x0, [sp, #96]
  41ac6c:	sub	x0, x1, x0
  41ac70:	str	x0, [sp, #64]
  41ac74:	ldr	x0, [sp, #72]
  41ac78:	lsl	x0, x0, #20
  41ac7c:	ldr	x1, [sp, #88]
  41ac80:	eor	x0, x1, x0
  41ac84:	str	x0, [sp, #88]
  41ac88:	ldr	x1, [sp, #72]
  41ac8c:	ldr	x0, [sp, #64]
  41ac90:	add	x0, x1, x0
  41ac94:	str	x0, [sp, #72]
  41ac98:	ldr	x1, [sp, #56]
  41ac9c:	ldr	x0, [sp, #88]
  41aca0:	sub	x0, x1, x0
  41aca4:	str	x0, [sp, #56]
  41aca8:	ldr	x0, [sp, #64]
  41acac:	bl	41a360 <__fxstatat@plt+0x16e50>
  41acb0:	lsr	x0, x0, #17
  41acb4:	ldr	x1, [sp, #80]
  41acb8:	eor	x0, x1, x0
  41acbc:	str	x0, [sp, #80]
  41acc0:	ldr	x1, [sp, #64]
  41acc4:	ldr	x0, [sp, #56]
  41acc8:	add	x0, x1, x0
  41accc:	str	x0, [sp, #64]
  41acd0:	ldr	x1, [sp, #48]
  41acd4:	ldr	x0, [sp, #80]
  41acd8:	sub	x0, x1, x0
  41acdc:	str	x0, [sp, #48]
  41ace0:	ldr	x0, [sp, #56]
  41ace4:	lsl	x0, x0, #14
  41ace8:	ldr	x1, [sp, #72]
  41acec:	eor	x0, x1, x0
  41acf0:	str	x0, [sp, #72]
  41acf4:	ldr	x1, [sp, #56]
  41acf8:	ldr	x0, [sp, #48]
  41acfc:	add	x0, x1, x0
  41ad00:	str	x0, [sp, #56]
  41ad04:	ldr	x0, [sp, #24]
  41ad08:	ldrsw	x1, [sp, #44]
  41ad0c:	ldr	x2, [sp, #104]
  41ad10:	str	x2, [x0, x1, lsl #3]
  41ad14:	ldr	w0, [sp, #44]
  41ad18:	add	w1, w0, #0x1
  41ad1c:	ldr	x0, [sp, #24]
  41ad20:	sxtw	x1, w1
  41ad24:	ldr	x2, [sp, #96]
  41ad28:	str	x2, [x0, x1, lsl #3]
  41ad2c:	ldr	w0, [sp, #44]
  41ad30:	add	w1, w0, #0x2
  41ad34:	ldr	x0, [sp, #24]
  41ad38:	sxtw	x1, w1
  41ad3c:	ldr	x2, [sp, #88]
  41ad40:	str	x2, [x0, x1, lsl #3]
  41ad44:	ldr	w0, [sp, #44]
  41ad48:	add	w1, w0, #0x3
  41ad4c:	ldr	x0, [sp, #24]
  41ad50:	sxtw	x1, w1
  41ad54:	ldr	x2, [sp, #80]
  41ad58:	str	x2, [x0, x1, lsl #3]
  41ad5c:	ldr	w0, [sp, #44]
  41ad60:	add	w1, w0, #0x4
  41ad64:	ldr	x0, [sp, #24]
  41ad68:	sxtw	x1, w1
  41ad6c:	ldr	x2, [sp, #72]
  41ad70:	str	x2, [x0, x1, lsl #3]
  41ad74:	ldr	w0, [sp, #44]
  41ad78:	add	w1, w0, #0x5
  41ad7c:	ldr	x0, [sp, #24]
  41ad80:	sxtw	x1, w1
  41ad84:	ldr	x2, [sp, #64]
  41ad88:	str	x2, [x0, x1, lsl #3]
  41ad8c:	ldr	w0, [sp, #44]
  41ad90:	add	w1, w0, #0x6
  41ad94:	ldr	x0, [sp, #24]
  41ad98:	sxtw	x1, w1
  41ad9c:	ldr	x2, [sp, #56]
  41ada0:	str	x2, [x0, x1, lsl #3]
  41ada4:	ldr	w0, [sp, #44]
  41ada8:	add	w1, w0, #0x7
  41adac:	ldr	x0, [sp, #24]
  41adb0:	sxtw	x1, w1
  41adb4:	ldr	x2, [sp, #48]
  41adb8:	str	x2, [x0, x1, lsl #3]
  41adbc:	ldr	w0, [sp, #44]
  41adc0:	add	w0, w0, #0x8
  41adc4:	str	w0, [sp, #44]
  41adc8:	ldr	w0, [sp, #44]
  41adcc:	cmp	w0, #0xff
  41add0:	b.le	41aa5c <__fxstatat@plt+0x1754c>
  41add4:	str	wzr, [sp, #40]
  41add8:	b	41b148 <__fxstatat@plt+0x17c38>
  41addc:	ldr	x0, [sp, #24]
  41ade0:	ldrsw	x1, [sp, #40]
  41ade4:	ldr	x0, [x0, x1, lsl #3]
  41ade8:	ldr	x1, [sp, #104]
  41adec:	add	x0, x1, x0
  41adf0:	str	x0, [sp, #104]
  41adf4:	ldr	w0, [sp, #40]
  41adf8:	add	w1, w0, #0x1
  41adfc:	ldr	x0, [sp, #24]
  41ae00:	sxtw	x1, w1
  41ae04:	ldr	x0, [x0, x1, lsl #3]
  41ae08:	ldr	x1, [sp, #96]
  41ae0c:	add	x0, x1, x0
  41ae10:	str	x0, [sp, #96]
  41ae14:	ldr	w0, [sp, #40]
  41ae18:	add	w1, w0, #0x2
  41ae1c:	ldr	x0, [sp, #24]
  41ae20:	sxtw	x1, w1
  41ae24:	ldr	x0, [x0, x1, lsl #3]
  41ae28:	ldr	x1, [sp, #88]
  41ae2c:	add	x0, x1, x0
  41ae30:	str	x0, [sp, #88]
  41ae34:	ldr	w0, [sp, #40]
  41ae38:	add	w1, w0, #0x3
  41ae3c:	ldr	x0, [sp, #24]
  41ae40:	sxtw	x1, w1
  41ae44:	ldr	x0, [x0, x1, lsl #3]
  41ae48:	ldr	x1, [sp, #80]
  41ae4c:	add	x0, x1, x0
  41ae50:	str	x0, [sp, #80]
  41ae54:	ldr	w0, [sp, #40]
  41ae58:	add	w1, w0, #0x4
  41ae5c:	ldr	x0, [sp, #24]
  41ae60:	sxtw	x1, w1
  41ae64:	ldr	x0, [x0, x1, lsl #3]
  41ae68:	ldr	x1, [sp, #72]
  41ae6c:	add	x0, x1, x0
  41ae70:	str	x0, [sp, #72]
  41ae74:	ldr	w0, [sp, #40]
  41ae78:	add	w1, w0, #0x5
  41ae7c:	ldr	x0, [sp, #24]
  41ae80:	sxtw	x1, w1
  41ae84:	ldr	x0, [x0, x1, lsl #3]
  41ae88:	ldr	x1, [sp, #64]
  41ae8c:	add	x0, x1, x0
  41ae90:	str	x0, [sp, #64]
  41ae94:	ldr	w0, [sp, #40]
  41ae98:	add	w1, w0, #0x6
  41ae9c:	ldr	x0, [sp, #24]
  41aea0:	sxtw	x1, w1
  41aea4:	ldr	x0, [x0, x1, lsl #3]
  41aea8:	ldr	x1, [sp, #56]
  41aeac:	add	x0, x1, x0
  41aeb0:	str	x0, [sp, #56]
  41aeb4:	ldr	w0, [sp, #40]
  41aeb8:	add	w1, w0, #0x7
  41aebc:	ldr	x0, [sp, #24]
  41aec0:	sxtw	x1, w1
  41aec4:	ldr	x0, [x0, x1, lsl #3]
  41aec8:	ldr	x1, [sp, #48]
  41aecc:	add	x0, x1, x0
  41aed0:	str	x0, [sp, #48]
  41aed4:	ldr	x1, [sp, #104]
  41aed8:	ldr	x0, [sp, #72]
  41aedc:	sub	x0, x1, x0
  41aee0:	str	x0, [sp, #104]
  41aee4:	ldr	x0, [sp, #48]
  41aee8:	bl	41a360 <__fxstatat@plt+0x16e50>
  41aeec:	lsr	x0, x0, #9
  41aef0:	ldr	x1, [sp, #64]
  41aef4:	eor	x0, x1, x0
  41aef8:	str	x0, [sp, #64]
  41aefc:	ldr	x1, [sp, #48]
  41af00:	ldr	x0, [sp, #104]
  41af04:	add	x0, x1, x0
  41af08:	str	x0, [sp, #48]
  41af0c:	ldr	x1, [sp, #96]
  41af10:	ldr	x0, [sp, #64]
  41af14:	sub	x0, x1, x0
  41af18:	str	x0, [sp, #96]
  41af1c:	ldr	x0, [sp, #104]
  41af20:	lsl	x0, x0, #9
  41af24:	ldr	x1, [sp, #56]
  41af28:	eor	x0, x1, x0
  41af2c:	str	x0, [sp, #56]
  41af30:	ldr	x1, [sp, #104]
  41af34:	ldr	x0, [sp, #96]
  41af38:	add	x0, x1, x0
  41af3c:	str	x0, [sp, #104]
  41af40:	ldr	x1, [sp, #88]
  41af44:	ldr	x0, [sp, #56]
  41af48:	sub	x0, x1, x0
  41af4c:	str	x0, [sp, #88]
  41af50:	ldr	x0, [sp, #96]
  41af54:	bl	41a360 <__fxstatat@plt+0x16e50>
  41af58:	lsr	x0, x0, #23
  41af5c:	ldr	x1, [sp, #48]
  41af60:	eor	x0, x1, x0
  41af64:	str	x0, [sp, #48]
  41af68:	ldr	x1, [sp, #96]
  41af6c:	ldr	x0, [sp, #88]
  41af70:	add	x0, x1, x0
  41af74:	str	x0, [sp, #96]
  41af78:	ldr	x1, [sp, #80]
  41af7c:	ldr	x0, [sp, #48]
  41af80:	sub	x0, x1, x0
  41af84:	str	x0, [sp, #80]
  41af88:	ldr	x0, [sp, #88]
  41af8c:	lsl	x0, x0, #15
  41af90:	ldr	x1, [sp, #104]
  41af94:	eor	x0, x1, x0
  41af98:	str	x0, [sp, #104]
  41af9c:	ldr	x1, [sp, #88]
  41afa0:	ldr	x0, [sp, #80]
  41afa4:	add	x0, x1, x0
  41afa8:	str	x0, [sp, #88]
  41afac:	ldr	x1, [sp, #72]
  41afb0:	ldr	x0, [sp, #104]
  41afb4:	sub	x0, x1, x0
  41afb8:	str	x0, [sp, #72]
  41afbc:	ldr	x0, [sp, #80]
  41afc0:	bl	41a360 <__fxstatat@plt+0x16e50>
  41afc4:	lsr	x0, x0, #14
  41afc8:	ldr	x1, [sp, #96]
  41afcc:	eor	x0, x1, x0
  41afd0:	str	x0, [sp, #96]
  41afd4:	ldr	x1, [sp, #80]
  41afd8:	ldr	x0, [sp, #72]
  41afdc:	add	x0, x1, x0
  41afe0:	str	x0, [sp, #80]
  41afe4:	ldr	x1, [sp, #64]
  41afe8:	ldr	x0, [sp, #96]
  41afec:	sub	x0, x1, x0
  41aff0:	str	x0, [sp, #64]
  41aff4:	ldr	x0, [sp, #72]
  41aff8:	lsl	x0, x0, #20
  41affc:	ldr	x1, [sp, #88]
  41b000:	eor	x0, x1, x0
  41b004:	str	x0, [sp, #88]
  41b008:	ldr	x1, [sp, #72]
  41b00c:	ldr	x0, [sp, #64]
  41b010:	add	x0, x1, x0
  41b014:	str	x0, [sp, #72]
  41b018:	ldr	x1, [sp, #56]
  41b01c:	ldr	x0, [sp, #88]
  41b020:	sub	x0, x1, x0
  41b024:	str	x0, [sp, #56]
  41b028:	ldr	x0, [sp, #64]
  41b02c:	bl	41a360 <__fxstatat@plt+0x16e50>
  41b030:	lsr	x0, x0, #17
  41b034:	ldr	x1, [sp, #80]
  41b038:	eor	x0, x1, x0
  41b03c:	str	x0, [sp, #80]
  41b040:	ldr	x1, [sp, #64]
  41b044:	ldr	x0, [sp, #56]
  41b048:	add	x0, x1, x0
  41b04c:	str	x0, [sp, #64]
  41b050:	ldr	x1, [sp, #48]
  41b054:	ldr	x0, [sp, #80]
  41b058:	sub	x0, x1, x0
  41b05c:	str	x0, [sp, #48]
  41b060:	ldr	x0, [sp, #56]
  41b064:	lsl	x0, x0, #14
  41b068:	ldr	x1, [sp, #72]
  41b06c:	eor	x0, x1, x0
  41b070:	str	x0, [sp, #72]
  41b074:	ldr	x1, [sp, #56]
  41b078:	ldr	x0, [sp, #48]
  41b07c:	add	x0, x1, x0
  41b080:	str	x0, [sp, #56]
  41b084:	ldr	x0, [sp, #24]
  41b088:	ldrsw	x1, [sp, #40]
  41b08c:	ldr	x2, [sp, #104]
  41b090:	str	x2, [x0, x1, lsl #3]
  41b094:	ldr	w0, [sp, #40]
  41b098:	add	w1, w0, #0x1
  41b09c:	ldr	x0, [sp, #24]
  41b0a0:	sxtw	x1, w1
  41b0a4:	ldr	x2, [sp, #96]
  41b0a8:	str	x2, [x0, x1, lsl #3]
  41b0ac:	ldr	w0, [sp, #40]
  41b0b0:	add	w1, w0, #0x2
  41b0b4:	ldr	x0, [sp, #24]
  41b0b8:	sxtw	x1, w1
  41b0bc:	ldr	x2, [sp, #88]
  41b0c0:	str	x2, [x0, x1, lsl #3]
  41b0c4:	ldr	w0, [sp, #40]
  41b0c8:	add	w1, w0, #0x3
  41b0cc:	ldr	x0, [sp, #24]
  41b0d0:	sxtw	x1, w1
  41b0d4:	ldr	x2, [sp, #80]
  41b0d8:	str	x2, [x0, x1, lsl #3]
  41b0dc:	ldr	w0, [sp, #40]
  41b0e0:	add	w1, w0, #0x4
  41b0e4:	ldr	x0, [sp, #24]
  41b0e8:	sxtw	x1, w1
  41b0ec:	ldr	x2, [sp, #72]
  41b0f0:	str	x2, [x0, x1, lsl #3]
  41b0f4:	ldr	w0, [sp, #40]
  41b0f8:	add	w1, w0, #0x5
  41b0fc:	ldr	x0, [sp, #24]
  41b100:	sxtw	x1, w1
  41b104:	ldr	x2, [sp, #64]
  41b108:	str	x2, [x0, x1, lsl #3]
  41b10c:	ldr	w0, [sp, #40]
  41b110:	add	w1, w0, #0x6
  41b114:	ldr	x0, [sp, #24]
  41b118:	sxtw	x1, w1
  41b11c:	ldr	x2, [sp, #56]
  41b120:	str	x2, [x0, x1, lsl #3]
  41b124:	ldr	w0, [sp, #40]
  41b128:	add	w1, w0, #0x7
  41b12c:	ldr	x0, [sp, #24]
  41b130:	sxtw	x1, w1
  41b134:	ldr	x2, [sp, #48]
  41b138:	str	x2, [x0, x1, lsl #3]
  41b13c:	ldr	w0, [sp, #40]
  41b140:	add	w0, w0, #0x8
  41b144:	str	w0, [sp, #40]
  41b148:	ldr	w0, [sp, #40]
  41b14c:	cmp	w0, #0xff
  41b150:	b.le	41addc <__fxstatat@plt+0x178cc>
  41b154:	ldr	x0, [sp, #24]
  41b158:	str	xzr, [x0, #2064]
  41b15c:	ldr	x0, [sp, #24]
  41b160:	ldr	x1, [x0, #2064]
  41b164:	ldr	x0, [sp, #24]
  41b168:	str	x1, [x0, #2056]
  41b16c:	ldr	x0, [sp, #24]
  41b170:	ldr	x1, [x0, #2056]
  41b174:	ldr	x0, [sp, #24]
  41b178:	str	x1, [x0, #2048]
  41b17c:	nop
  41b180:	ldp	x29, x30, [sp], #112
  41b184:	ret
  41b188:	stp	x29, x30, [sp, #-32]!
  41b18c:	mov	x29, sp
  41b190:	str	w0, [sp, #28]
  41b194:	mov	w2, #0x3                   	// #3
  41b198:	mov	w1, #0x0                   	// #0
  41b19c:	ldr	w0, [sp, #28]
  41b1a0:	bl	41b33c <__fxstatat@plt+0x17e2c>
  41b1a4:	ldp	x29, x30, [sp], #32
  41b1a8:	ret
  41b1ac:	sub	sp, sp, #0x20
  41b1b0:	str	x0, [sp, #8]
  41b1b4:	str	x1, [sp]
  41b1b8:	ldr	x1, [sp, #8]
  41b1bc:	ldr	x0, [sp]
  41b1c0:	add	x0, x1, x0
  41b1c4:	str	x0, [sp, #24]
  41b1c8:	ldr	x1, [sp, #24]
  41b1cc:	ldr	x0, [sp, #8]
  41b1d0:	cmp	x1, x0
  41b1d4:	b.cc	41b1e0 <__fxstatat@plt+0x17cd0>  // b.lo, b.ul, b.last
  41b1d8:	ldr	x0, [sp, #24]
  41b1dc:	b	41b1e4 <__fxstatat@plt+0x17cd4>
  41b1e0:	mov	x0, #0xffffffffffffffff    	// #-1
  41b1e4:	add	sp, sp, #0x20
  41b1e8:	ret
  41b1ec:	stp	x29, x30, [sp, #-48]!
  41b1f0:	mov	x29, sp
  41b1f4:	str	x0, [sp, #40]
  41b1f8:	str	x1, [sp, #32]
  41b1fc:	str	x2, [sp, #24]
  41b200:	ldr	x1, [sp, #32]
  41b204:	ldr	x0, [sp, #40]
  41b208:	bl	41b1ac <__fxstatat@plt+0x17c9c>
  41b20c:	ldr	x1, [sp, #24]
  41b210:	bl	41b1ac <__fxstatat@plt+0x17c9c>
  41b214:	ldp	x29, x30, [sp], #48
  41b218:	ret
  41b21c:	stp	x29, x30, [sp, #-48]!
  41b220:	mov	x29, sp
  41b224:	str	x0, [sp, #40]
  41b228:	str	x1, [sp, #32]
  41b22c:	str	x2, [sp, #24]
  41b230:	str	x3, [sp, #16]
  41b234:	ldr	x1, [sp, #32]
  41b238:	ldr	x0, [sp, #40]
  41b23c:	bl	41b1ac <__fxstatat@plt+0x17c9c>
  41b240:	ldr	x1, [sp, #24]
  41b244:	bl	41b1ac <__fxstatat@plt+0x17c9c>
  41b248:	ldr	x1, [sp, #16]
  41b24c:	bl	41b1ac <__fxstatat@plt+0x17c9c>
  41b250:	ldp	x29, x30, [sp], #48
  41b254:	ret
  41b258:	sub	sp, sp, #0x10
  41b25c:	str	x0, [sp, #8]
  41b260:	str	x1, [sp]
  41b264:	ldr	x0, [sp]
  41b268:	ldr	x2, [sp, #8]
  41b26c:	ldr	x1, [sp, #8]
  41b270:	cmp	x2, x0
  41b274:	csel	x0, x1, x0, cs  // cs = hs, nlast
  41b278:	add	sp, sp, #0x10
  41b27c:	ret
  41b280:	stp	x29, x30, [sp, #-48]!
  41b284:	mov	x29, sp
  41b288:	str	x0, [sp, #24]
  41b28c:	str	wzr, [sp, #44]
  41b290:	str	wzr, [sp, #40]
  41b294:	ldr	x0, [sp, #24]
  41b298:	bl	402e40 <fileno@plt>
  41b29c:	str	w0, [sp, #36]
  41b2a0:	ldr	w0, [sp, #36]
  41b2a4:	cmp	w0, #0x0
  41b2a8:	b.ge	41b2b8 <__fxstatat@plt+0x17da8>  // b.tcont
  41b2ac:	ldr	x0, [sp, #24]
  41b2b0:	bl	402e80 <fclose@plt>
  41b2b4:	b	41b334 <__fxstatat@plt+0x17e24>
  41b2b8:	ldr	x0, [sp, #24]
  41b2bc:	bl	403380 <__freading@plt>
  41b2c0:	cmp	w0, #0x0
  41b2c4:	b.eq	41b2e4 <__fxstatat@plt+0x17dd4>  // b.none
  41b2c8:	ldr	x0, [sp, #24]
  41b2cc:	bl	402e40 <fileno@plt>
  41b2d0:	mov	w2, #0x1                   	// #1
  41b2d4:	mov	x1, #0x0                   	// #0
  41b2d8:	bl	402e00 <lseek@plt>
  41b2dc:	cmn	x0, #0x1
  41b2e0:	b.eq	41b300 <__fxstatat@plt+0x17df0>  // b.none
  41b2e4:	ldr	x0, [sp, #24]
  41b2e8:	bl	418364 <__fxstatat@plt+0x14e54>
  41b2ec:	cmp	w0, #0x0
  41b2f0:	b.eq	41b300 <__fxstatat@plt+0x17df0>  // b.none
  41b2f4:	bl	403420 <__errno_location@plt>
  41b2f8:	ldr	w0, [x0]
  41b2fc:	str	w0, [sp, #44]
  41b300:	ldr	x0, [sp, #24]
  41b304:	bl	402e80 <fclose@plt>
  41b308:	str	w0, [sp, #40]
  41b30c:	ldr	w0, [sp, #44]
  41b310:	cmp	w0, #0x0
  41b314:	b.eq	41b330 <__fxstatat@plt+0x17e20>  // b.none
  41b318:	bl	403420 <__errno_location@plt>
  41b31c:	mov	x1, x0
  41b320:	ldr	w0, [sp, #44]
  41b324:	str	w0, [x1]
  41b328:	mov	w0, #0xffffffff            	// #-1
  41b32c:	str	w0, [sp, #40]
  41b330:	ldr	w0, [sp, #40]
  41b334:	ldp	x29, x30, [sp], #48
  41b338:	ret
  41b33c:	stp	x29, x30, [sp, #-272]!
  41b340:	mov	x29, sp
  41b344:	str	w0, [sp, #28]
  41b348:	str	w1, [sp, #24]
  41b34c:	str	x2, [sp, #224]
  41b350:	str	x3, [sp, #232]
  41b354:	str	x4, [sp, #240]
  41b358:	str	x5, [sp, #248]
  41b35c:	str	x6, [sp, #256]
  41b360:	str	x7, [sp, #264]
  41b364:	str	q0, [sp, #96]
  41b368:	str	q1, [sp, #112]
  41b36c:	str	q2, [sp, #128]
  41b370:	str	q3, [sp, #144]
  41b374:	str	q4, [sp, #160]
  41b378:	str	q5, [sp, #176]
  41b37c:	str	q6, [sp, #192]
  41b380:	str	q7, [sp, #208]
  41b384:	mov	w0, #0xffffffff            	// #-1
  41b388:	str	w0, [sp, #92]
  41b38c:	add	x0, sp, #0x110
  41b390:	str	x0, [sp, #40]
  41b394:	add	x0, sp, #0x110
  41b398:	str	x0, [sp, #48]
  41b39c:	add	x0, sp, #0xe0
  41b3a0:	str	x0, [sp, #56]
  41b3a4:	mov	w0, #0xffffffd0            	// #-48
  41b3a8:	str	w0, [sp, #64]
  41b3ac:	mov	w0, #0xffffff80            	// #-128
  41b3b0:	str	w0, [sp, #68]
  41b3b4:	ldr	w0, [sp, #24]
  41b3b8:	cmp	w0, #0x0
  41b3bc:	b.eq	41b3d0 <__fxstatat@plt+0x17ec0>  // b.none
  41b3c0:	ldr	w0, [sp, #24]
  41b3c4:	cmp	w0, #0x406
  41b3c8:	b.eq	41b43c <__fxstatat@plt+0x17f2c>  // b.none
  41b3cc:	b	41b4a8 <__fxstatat@plt+0x17f98>
  41b3d0:	ldr	w1, [sp, #64]
  41b3d4:	ldr	x0, [sp, #40]
  41b3d8:	cmp	w1, #0x0
  41b3dc:	b.lt	41b3f0 <__fxstatat@plt+0x17ee0>  // b.tstop
  41b3e0:	add	x1, x0, #0xb
  41b3e4:	and	x1, x1, #0xfffffffffffffff8
  41b3e8:	str	x1, [sp, #40]
  41b3ec:	b	41b420 <__fxstatat@plt+0x17f10>
  41b3f0:	add	w2, w1, #0x8
  41b3f4:	str	w2, [sp, #64]
  41b3f8:	ldr	w2, [sp, #64]
  41b3fc:	cmp	w2, #0x0
  41b400:	b.le	41b414 <__fxstatat@plt+0x17f04>
  41b404:	add	x1, x0, #0xb
  41b408:	and	x1, x1, #0xfffffffffffffff8
  41b40c:	str	x1, [sp, #40]
  41b410:	b	41b420 <__fxstatat@plt+0x17f10>
  41b414:	ldr	x2, [sp, #48]
  41b418:	sxtw	x0, w1
  41b41c:	add	x0, x2, x0
  41b420:	ldr	w0, [x0]
  41b424:	str	w0, [sp, #84]
  41b428:	ldr	w1, [sp, #84]
  41b42c:	ldr	w0, [sp, #28]
  41b430:	bl	41b678 <__fxstatat@plt+0x18168>
  41b434:	str	w0, [sp, #92]
  41b438:	b	41b66c <__fxstatat@plt+0x1815c>
  41b43c:	ldr	w1, [sp, #64]
  41b440:	ldr	x0, [sp, #40]
  41b444:	cmp	w1, #0x0
  41b448:	b.lt	41b45c <__fxstatat@plt+0x17f4c>  // b.tstop
  41b44c:	add	x1, x0, #0xb
  41b450:	and	x1, x1, #0xfffffffffffffff8
  41b454:	str	x1, [sp, #40]
  41b458:	b	41b48c <__fxstatat@plt+0x17f7c>
  41b45c:	add	w2, w1, #0x8
  41b460:	str	w2, [sp, #64]
  41b464:	ldr	w2, [sp, #64]
  41b468:	cmp	w2, #0x0
  41b46c:	b.le	41b480 <__fxstatat@plt+0x17f70>
  41b470:	add	x1, x0, #0xb
  41b474:	and	x1, x1, #0xfffffffffffffff8
  41b478:	str	x1, [sp, #40]
  41b47c:	b	41b48c <__fxstatat@plt+0x17f7c>
  41b480:	ldr	x2, [sp, #48]
  41b484:	sxtw	x0, w1
  41b488:	add	x0, x2, x0
  41b48c:	ldr	w0, [x0]
  41b490:	str	w0, [sp, #88]
  41b494:	ldr	w1, [sp, #88]
  41b498:	ldr	w0, [sp, #28]
  41b49c:	bl	41b6a8 <__fxstatat@plt+0x18198>
  41b4a0:	str	w0, [sp, #92]
  41b4a4:	b	41b66c <__fxstatat@plt+0x1815c>
  41b4a8:	ldr	w0, [sp, #24]
  41b4ac:	cmp	w0, #0xb
  41b4b0:	b.gt	41b558 <__fxstatat@plt+0x18048>
  41b4b4:	ldr	w0, [sp, #24]
  41b4b8:	cmp	w0, #0x0
  41b4bc:	b.ge	41b510 <__fxstatat@plt+0x18000>  // b.tcont
  41b4c0:	b	41b5f8 <__fxstatat@plt+0x180e8>
  41b4c4:	ldr	w0, [sp, #24]
  41b4c8:	sub	w0, w0, #0x400
  41b4cc:	mov	x1, #0x1                   	// #1
  41b4d0:	lsl	x0, x1, x0
  41b4d4:	mov	x1, #0x2c5                 	// #709
  41b4d8:	and	x1, x0, x1
  41b4dc:	cmp	x1, #0x0
  41b4e0:	cset	w1, ne  // ne = any
  41b4e4:	and	w1, w1, #0xff
  41b4e8:	cmp	w1, #0x0
  41b4ec:	b.ne	41b588 <__fxstatat@plt+0x18078>  // b.any
  41b4f0:	mov	x1, #0x502                 	// #1282
  41b4f4:	and	x0, x0, x1
  41b4f8:	cmp	x0, #0x0
  41b4fc:	cset	w0, ne  // ne = any
  41b500:	and	w0, w0, #0xff
  41b504:	cmp	w0, #0x0
  41b508:	b.ne	41b574 <__fxstatat@plt+0x18064>  // b.any
  41b50c:	b	41b5f8 <__fxstatat@plt+0x180e8>
  41b510:	ldr	w0, [sp, #24]
  41b514:	mov	x1, #0x1                   	// #1
  41b518:	lsl	x0, x1, x0
  41b51c:	mov	x1, #0x515                 	// #1301
  41b520:	and	x1, x0, x1
  41b524:	cmp	x1, #0x0
  41b528:	cset	w1, ne  // ne = any
  41b52c:	and	w1, w1, #0xff
  41b530:	cmp	w1, #0x0
  41b534:	b.ne	41b588 <__fxstatat@plt+0x18078>  // b.any
  41b538:	mov	x1, #0xa0a                 	// #2570
  41b53c:	and	x0, x0, x1
  41b540:	cmp	x0, #0x0
  41b544:	cset	w0, ne  // ne = any
  41b548:	and	w0, w0, #0xff
  41b54c:	cmp	w0, #0x0
  41b550:	b.ne	41b574 <__fxstatat@plt+0x18064>  // b.any
  41b554:	b	41b5f8 <__fxstatat@plt+0x180e8>
  41b558:	ldr	w0, [sp, #24]
  41b55c:	cmp	w0, #0x40a
  41b560:	b.gt	41b5f8 <__fxstatat@plt+0x180e8>
  41b564:	ldr	w0, [sp, #24]
  41b568:	cmp	w0, #0x400
  41b56c:	b.ge	41b4c4 <__fxstatat@plt+0x17fb4>  // b.tcont
  41b570:	b	41b5f8 <__fxstatat@plt+0x180e8>
  41b574:	ldr	w1, [sp, #24]
  41b578:	ldr	w0, [sp, #28]
  41b57c:	bl	4032a0 <fcntl@plt>
  41b580:	str	w0, [sp, #92]
  41b584:	b	41b668 <__fxstatat@plt+0x18158>
  41b588:	ldr	w1, [sp, #64]
  41b58c:	ldr	x0, [sp, #40]
  41b590:	cmp	w1, #0x0
  41b594:	b.lt	41b5a8 <__fxstatat@plt+0x18098>  // b.tstop
  41b598:	add	x1, x0, #0xb
  41b59c:	and	x1, x1, #0xfffffffffffffff8
  41b5a0:	str	x1, [sp, #40]
  41b5a4:	b	41b5d8 <__fxstatat@plt+0x180c8>
  41b5a8:	add	w2, w1, #0x8
  41b5ac:	str	w2, [sp, #64]
  41b5b0:	ldr	w2, [sp, #64]
  41b5b4:	cmp	w2, #0x0
  41b5b8:	b.le	41b5cc <__fxstatat@plt+0x180bc>
  41b5bc:	add	x1, x0, #0xb
  41b5c0:	and	x1, x1, #0xfffffffffffffff8
  41b5c4:	str	x1, [sp, #40]
  41b5c8:	b	41b5d8 <__fxstatat@plt+0x180c8>
  41b5cc:	ldr	x2, [sp, #48]
  41b5d0:	sxtw	x0, w1
  41b5d4:	add	x0, x2, x0
  41b5d8:	ldr	w0, [x0]
  41b5dc:	str	w0, [sp, #80]
  41b5e0:	ldr	w2, [sp, #80]
  41b5e4:	ldr	w1, [sp, #24]
  41b5e8:	ldr	w0, [sp, #28]
  41b5ec:	bl	4032a0 <fcntl@plt>
  41b5f0:	str	w0, [sp, #92]
  41b5f4:	b	41b668 <__fxstatat@plt+0x18158>
  41b5f8:	ldr	w1, [sp, #64]
  41b5fc:	ldr	x0, [sp, #40]
  41b600:	cmp	w1, #0x0
  41b604:	b.lt	41b618 <__fxstatat@plt+0x18108>  // b.tstop
  41b608:	add	x1, x0, #0xf
  41b60c:	and	x1, x1, #0xfffffffffffffff8
  41b610:	str	x1, [sp, #40]
  41b614:	b	41b648 <__fxstatat@plt+0x18138>
  41b618:	add	w2, w1, #0x8
  41b61c:	str	w2, [sp, #64]
  41b620:	ldr	w2, [sp, #64]
  41b624:	cmp	w2, #0x0
  41b628:	b.le	41b63c <__fxstatat@plt+0x1812c>
  41b62c:	add	x1, x0, #0xf
  41b630:	and	x1, x1, #0xfffffffffffffff8
  41b634:	str	x1, [sp, #40]
  41b638:	b	41b648 <__fxstatat@plt+0x18138>
  41b63c:	ldr	x2, [sp, #48]
  41b640:	sxtw	x0, w1
  41b644:	add	x0, x2, x0
  41b648:	ldr	x0, [x0]
  41b64c:	str	x0, [sp, #72]
  41b650:	ldr	x2, [sp, #72]
  41b654:	ldr	w1, [sp, #24]
  41b658:	ldr	w0, [sp, #28]
  41b65c:	bl	4032a0 <fcntl@plt>
  41b660:	str	w0, [sp, #92]
  41b664:	nop
  41b668:	nop
  41b66c:	ldr	w0, [sp, #92]
  41b670:	ldp	x29, x30, [sp], #272
  41b674:	ret
  41b678:	stp	x29, x30, [sp, #-48]!
  41b67c:	mov	x29, sp
  41b680:	str	w0, [sp, #28]
  41b684:	str	w1, [sp, #24]
  41b688:	ldr	w2, [sp, #24]
  41b68c:	mov	w1, #0x0                   	// #0
  41b690:	ldr	w0, [sp, #28]
  41b694:	bl	4032a0 <fcntl@plt>
  41b698:	str	w0, [sp, #44]
  41b69c:	ldr	w0, [sp, #44]
  41b6a0:	ldp	x29, x30, [sp], #48
  41b6a4:	ret
  41b6a8:	stp	x29, x30, [sp, #-48]!
  41b6ac:	mov	x29, sp
  41b6b0:	str	w0, [sp, #28]
  41b6b4:	str	w1, [sp, #24]
  41b6b8:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41b6bc:	add	x0, x0, #0xb34
  41b6c0:	ldr	w0, [x0]
  41b6c4:	cmp	w0, #0x0
  41b6c8:	b.lt	41b740 <__fxstatat@plt+0x18230>  // b.tstop
  41b6cc:	ldr	w2, [sp, #24]
  41b6d0:	mov	w1, #0x406                 	// #1030
  41b6d4:	ldr	w0, [sp, #28]
  41b6d8:	bl	4032a0 <fcntl@plt>
  41b6dc:	str	w0, [sp, #44]
  41b6e0:	ldr	w0, [sp, #44]
  41b6e4:	cmp	w0, #0x0
  41b6e8:	b.ge	41b6fc <__fxstatat@plt+0x181ec>  // b.tcont
  41b6ec:	bl	403420 <__errno_location@plt>
  41b6f0:	ldr	w0, [x0]
  41b6f4:	cmp	w0, #0x16
  41b6f8:	b.eq	41b710 <__fxstatat@plt+0x18200>  // b.none
  41b6fc:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41b700:	add	x0, x0, #0xb34
  41b704:	mov	w1, #0x1                   	// #1
  41b708:	str	w1, [x0]
  41b70c:	b	41b750 <__fxstatat@plt+0x18240>
  41b710:	ldr	w1, [sp, #24]
  41b714:	ldr	w0, [sp, #28]
  41b718:	bl	41b678 <__fxstatat@plt+0x18168>
  41b71c:	str	w0, [sp, #44]
  41b720:	ldr	w0, [sp, #44]
  41b724:	cmp	w0, #0x0
  41b728:	b.lt	41b750 <__fxstatat@plt+0x18240>  // b.tstop
  41b72c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41b730:	add	x0, x0, #0xb34
  41b734:	mov	w1, #0xffffffff            	// #-1
  41b738:	str	w1, [x0]
  41b73c:	b	41b750 <__fxstatat@plt+0x18240>
  41b740:	ldr	w1, [sp, #24]
  41b744:	ldr	w0, [sp, #28]
  41b748:	bl	41b678 <__fxstatat@plt+0x18168>
  41b74c:	str	w0, [sp, #44]
  41b750:	ldr	w0, [sp, #44]
  41b754:	cmp	w0, #0x0
  41b758:	b.lt	41b7d8 <__fxstatat@plt+0x182c8>  // b.tstop
  41b75c:	adrp	x0, 435000 <__progname@@GLIBC_2.17+0x1aa0>
  41b760:	add	x0, x0, #0xb34
  41b764:	ldr	w0, [x0]
  41b768:	cmn	w0, #0x1
  41b76c:	b.ne	41b7d8 <__fxstatat@plt+0x182c8>  // b.any
  41b770:	mov	w1, #0x1                   	// #1
  41b774:	ldr	w0, [sp, #44]
  41b778:	bl	4032a0 <fcntl@plt>
  41b77c:	str	w0, [sp, #40]
  41b780:	ldr	w0, [sp, #40]
  41b784:	cmp	w0, #0x0
  41b788:	b.lt	41b7ac <__fxstatat@plt+0x1829c>  // b.tstop
  41b78c:	ldr	w0, [sp, #40]
  41b790:	orr	w0, w0, #0x1
  41b794:	mov	w2, w0
  41b798:	mov	w1, #0x2                   	// #2
  41b79c:	ldr	w0, [sp, #44]
  41b7a0:	bl	4032a0 <fcntl@plt>
  41b7a4:	cmn	w0, #0x1
  41b7a8:	b.ne	41b7d8 <__fxstatat@plt+0x182c8>  // b.any
  41b7ac:	bl	403420 <__errno_location@plt>
  41b7b0:	ldr	w0, [x0]
  41b7b4:	str	w0, [sp, #36]
  41b7b8:	ldr	w0, [sp, #44]
  41b7bc:	bl	403040 <close@plt>
  41b7c0:	bl	403420 <__errno_location@plt>
  41b7c4:	mov	x1, x0
  41b7c8:	ldr	w0, [sp, #36]
  41b7cc:	str	w0, [x1]
  41b7d0:	mov	w0, #0xffffffff            	// #-1
  41b7d4:	str	w0, [sp, #44]
  41b7d8:	ldr	w0, [sp, #44]
  41b7dc:	ldp	x29, x30, [sp], #48
  41b7e0:	ret
  41b7e4:	sub	sp, sp, #0x10
  41b7e8:	str	w0, [sp, #12]
  41b7ec:	ldr	w0, [sp, #12]
  41b7f0:	cmp	w0, #0x5f
  41b7f4:	b.eq	41b850 <__fxstatat@plt+0x18340>  // b.none
  41b7f8:	ldr	w0, [sp, #12]
  41b7fc:	cmp	w0, #0x5f
  41b800:	b.gt	41b858 <__fxstatat@plt+0x18348>
  41b804:	ldr	w0, [sp, #12]
  41b808:	cmp	w0, #0x26
  41b80c:	b.eq	41b848 <__fxstatat@plt+0x18338>  // b.none
  41b810:	ldr	w0, [sp, #12]
  41b814:	cmp	w0, #0x26
  41b818:	b.gt	41b858 <__fxstatat@plt+0x18348>
  41b81c:	ldr	w0, [sp, #12]
  41b820:	cmp	w0, #0x10
  41b824:	b.eq	41b838 <__fxstatat@plt+0x18328>  // b.none
  41b828:	ldr	w0, [sp, #12]
  41b82c:	cmp	w0, #0x16
  41b830:	b.eq	41b840 <__fxstatat@plt+0x18330>  // b.none
  41b834:	b	41b858 <__fxstatat@plt+0x18348>
  41b838:	mov	w0, #0x0                   	// #0
  41b83c:	b	41b85c <__fxstatat@plt+0x1834c>
  41b840:	mov	w0, #0x0                   	// #0
  41b844:	b	41b85c <__fxstatat@plt+0x1834c>
  41b848:	mov	w0, #0x0                   	// #0
  41b84c:	b	41b85c <__fxstatat@plt+0x1834c>
  41b850:	mov	w0, #0x0                   	// #0
  41b854:	b	41b85c <__fxstatat@plt+0x1834c>
  41b858:	mov	w0, #0x1                   	// #1
  41b85c:	add	sp, sp, #0x10
  41b860:	ret
  41b864:	sub	sp, sp, #0x10
  41b868:	str	w0, [sp, #12]
  41b86c:	ldr	w0, [sp, #12]
  41b870:	cmp	w0, #0x7a
  41b874:	b.gt	41b8b8 <__fxstatat@plt+0x183a8>
  41b878:	ldr	w0, [sp, #12]
  41b87c:	cmp	w0, #0x61
  41b880:	b.ge	41b8b0 <__fxstatat@plt+0x183a0>  // b.tcont
  41b884:	ldr	w0, [sp, #12]
  41b888:	cmp	w0, #0x39
  41b88c:	b.gt	41b8a0 <__fxstatat@plt+0x18390>
  41b890:	ldr	w0, [sp, #12]
  41b894:	cmp	w0, #0x30
  41b898:	b.ge	41b8b0 <__fxstatat@plt+0x183a0>  // b.tcont
  41b89c:	b	41b8b8 <__fxstatat@plt+0x183a8>
  41b8a0:	ldr	w0, [sp, #12]
  41b8a4:	sub	w0, w0, #0x41
  41b8a8:	cmp	w0, #0x19
  41b8ac:	b.hi	41b8b8 <__fxstatat@plt+0x183a8>  // b.pmore
  41b8b0:	mov	w0, #0x1                   	// #1
  41b8b4:	b	41b8bc <__fxstatat@plt+0x183ac>
  41b8b8:	mov	w0, #0x0                   	// #0
  41b8bc:	add	sp, sp, #0x10
  41b8c0:	ret
  41b8c4:	sub	sp, sp, #0x10
  41b8c8:	str	w0, [sp, #12]
  41b8cc:	ldr	w0, [sp, #12]
  41b8d0:	cmp	w0, #0x5a
  41b8d4:	b.gt	41b8e8 <__fxstatat@plt+0x183d8>
  41b8d8:	ldr	w0, [sp, #12]
  41b8dc:	cmp	w0, #0x41
  41b8e0:	b.ge	41b8f8 <__fxstatat@plt+0x183e8>  // b.tcont
  41b8e4:	b	41b900 <__fxstatat@plt+0x183f0>
  41b8e8:	ldr	w0, [sp, #12]
  41b8ec:	sub	w0, w0, #0x61
  41b8f0:	cmp	w0, #0x19
  41b8f4:	b.hi	41b900 <__fxstatat@plt+0x183f0>  // b.pmore
  41b8f8:	mov	w0, #0x1                   	// #1
  41b8fc:	b	41b904 <__fxstatat@plt+0x183f4>
  41b900:	mov	w0, #0x0                   	// #0
  41b904:	add	sp, sp, #0x10
  41b908:	ret
  41b90c:	sub	sp, sp, #0x10
  41b910:	str	w0, [sp, #12]
  41b914:	ldr	w0, [sp, #12]
  41b918:	cmp	w0, #0x7f
  41b91c:	b.hi	41b928 <__fxstatat@plt+0x18418>  // b.pmore
  41b920:	mov	w0, #0x1                   	// #1
  41b924:	b	41b92c <__fxstatat@plt+0x1841c>
  41b928:	mov	w0, #0x0                   	// #0
  41b92c:	add	sp, sp, #0x10
  41b930:	ret
  41b934:	sub	sp, sp, #0x10
  41b938:	str	w0, [sp, #12]
  41b93c:	ldr	w0, [sp, #12]
  41b940:	cmp	w0, #0x20
  41b944:	b.eq	41b954 <__fxstatat@plt+0x18444>  // b.none
  41b948:	ldr	w0, [sp, #12]
  41b94c:	cmp	w0, #0x9
  41b950:	b.ne	41b95c <__fxstatat@plt+0x1844c>  // b.any
  41b954:	mov	w0, #0x1                   	// #1
  41b958:	b	41b960 <__fxstatat@plt+0x18450>
  41b95c:	mov	w0, #0x0                   	// #0
  41b960:	and	w0, w0, #0x1
  41b964:	and	w0, w0, #0xff
  41b968:	add	sp, sp, #0x10
  41b96c:	ret
  41b970:	sub	sp, sp, #0x10
  41b974:	str	w0, [sp, #12]
  41b978:	ldr	w0, [sp, #12]
  41b97c:	cmp	w0, #0x1f
  41b980:	b.gt	41b994 <__fxstatat@plt+0x18484>
  41b984:	ldr	w0, [sp, #12]
  41b988:	cmp	w0, #0x0
  41b98c:	b.ge	41b9a0 <__fxstatat@plt+0x18490>  // b.tcont
  41b990:	b	41b9a8 <__fxstatat@plt+0x18498>
  41b994:	ldr	w0, [sp, #12]
  41b998:	cmp	w0, #0x7f
  41b99c:	b.ne	41b9a8 <__fxstatat@plt+0x18498>  // b.any
  41b9a0:	mov	w0, #0x1                   	// #1
  41b9a4:	b	41b9ac <__fxstatat@plt+0x1849c>
  41b9a8:	mov	w0, #0x0                   	// #0
  41b9ac:	add	sp, sp, #0x10
  41b9b0:	ret
  41b9b4:	sub	sp, sp, #0x10
  41b9b8:	str	w0, [sp, #12]
  41b9bc:	ldr	w0, [sp, #12]
  41b9c0:	sub	w0, w0, #0x30
  41b9c4:	cmp	w0, #0x9
  41b9c8:	b.hi	41b9d4 <__fxstatat@plt+0x184c4>  // b.pmore
  41b9cc:	mov	w0, #0x1                   	// #1
  41b9d0:	b	41b9d8 <__fxstatat@plt+0x184c8>
  41b9d4:	mov	w0, #0x0                   	// #0
  41b9d8:	add	sp, sp, #0x10
  41b9dc:	ret
  41b9e0:	sub	sp, sp, #0x10
  41b9e4:	str	w0, [sp, #12]
  41b9e8:	ldr	w0, [sp, #12]
  41b9ec:	sub	w0, w0, #0x21
  41b9f0:	cmp	w0, #0x5d
  41b9f4:	b.hi	41ba00 <__fxstatat@plt+0x184f0>  // b.pmore
  41b9f8:	mov	w0, #0x1                   	// #1
  41b9fc:	b	41ba04 <__fxstatat@plt+0x184f4>
  41ba00:	mov	w0, #0x0                   	// #0
  41ba04:	add	sp, sp, #0x10
  41ba08:	ret
  41ba0c:	sub	sp, sp, #0x10
  41ba10:	str	w0, [sp, #12]
  41ba14:	ldr	w0, [sp, #12]
  41ba18:	sub	w0, w0, #0x61
  41ba1c:	cmp	w0, #0x19
  41ba20:	b.hi	41ba2c <__fxstatat@plt+0x1851c>  // b.pmore
  41ba24:	mov	w0, #0x1                   	// #1
  41ba28:	b	41ba30 <__fxstatat@plt+0x18520>
  41ba2c:	mov	w0, #0x0                   	// #0
  41ba30:	add	sp, sp, #0x10
  41ba34:	ret
  41ba38:	sub	sp, sp, #0x10
  41ba3c:	str	w0, [sp, #12]
  41ba40:	ldr	w0, [sp, #12]
  41ba44:	sub	w0, w0, #0x20
  41ba48:	cmp	w0, #0x5e
  41ba4c:	b.hi	41ba58 <__fxstatat@plt+0x18548>  // b.pmore
  41ba50:	mov	w0, #0x1                   	// #1
  41ba54:	b	41ba5c <__fxstatat@plt+0x1854c>
  41ba58:	mov	w0, #0x0                   	// #0
  41ba5c:	add	sp, sp, #0x10
  41ba60:	ret
  41ba64:	sub	sp, sp, #0x10
  41ba68:	str	w0, [sp, #12]
  41ba6c:	ldr	w0, [sp, #12]
  41ba70:	cmp	w0, #0x7e
  41ba74:	b.gt	41bad0 <__fxstatat@plt+0x185c0>
  41ba78:	ldr	w0, [sp, #12]
  41ba7c:	cmp	w0, #0x7b
  41ba80:	b.ge	41bac8 <__fxstatat@plt+0x185b8>  // b.tcont
  41ba84:	ldr	w0, [sp, #12]
  41ba88:	cmp	w0, #0x60
  41ba8c:	b.gt	41bad0 <__fxstatat@plt+0x185c0>
  41ba90:	ldr	w0, [sp, #12]
  41ba94:	cmp	w0, #0x5b
  41ba98:	b.ge	41bac8 <__fxstatat@plt+0x185b8>  // b.tcont
  41ba9c:	ldr	w0, [sp, #12]
  41baa0:	cmp	w0, #0x2f
  41baa4:	b.gt	41bab8 <__fxstatat@plt+0x185a8>
  41baa8:	ldr	w0, [sp, #12]
  41baac:	cmp	w0, #0x21
  41bab0:	b.ge	41bac8 <__fxstatat@plt+0x185b8>  // b.tcont
  41bab4:	b	41bad0 <__fxstatat@plt+0x185c0>
  41bab8:	ldr	w0, [sp, #12]
  41babc:	sub	w0, w0, #0x3a
  41bac0:	cmp	w0, #0x6
  41bac4:	b.hi	41bad0 <__fxstatat@plt+0x185c0>  // b.pmore
  41bac8:	mov	w0, #0x1                   	// #1
  41bacc:	b	41bad4 <__fxstatat@plt+0x185c4>
  41bad0:	mov	w0, #0x0                   	// #0
  41bad4:	add	sp, sp, #0x10
  41bad8:	ret
  41badc:	sub	sp, sp, #0x10
  41bae0:	str	w0, [sp, #12]
  41bae4:	ldr	w0, [sp, #12]
  41bae8:	cmp	w0, #0xd
  41baec:	b.gt	41bb00 <__fxstatat@plt+0x185f0>
  41baf0:	ldr	w0, [sp, #12]
  41baf4:	cmp	w0, #0x9
  41baf8:	b.ge	41bb0c <__fxstatat@plt+0x185fc>  // b.tcont
  41bafc:	b	41bb14 <__fxstatat@plt+0x18604>
  41bb00:	ldr	w0, [sp, #12]
  41bb04:	cmp	w0, #0x20
  41bb08:	b.ne	41bb14 <__fxstatat@plt+0x18604>  // b.any
  41bb0c:	mov	w0, #0x1                   	// #1
  41bb10:	b	41bb18 <__fxstatat@plt+0x18608>
  41bb14:	mov	w0, #0x0                   	// #0
  41bb18:	add	sp, sp, #0x10
  41bb1c:	ret
  41bb20:	sub	sp, sp, #0x10
  41bb24:	str	w0, [sp, #12]
  41bb28:	ldr	w0, [sp, #12]
  41bb2c:	sub	w0, w0, #0x41
  41bb30:	cmp	w0, #0x19
  41bb34:	b.hi	41bb40 <__fxstatat@plt+0x18630>  // b.pmore
  41bb38:	mov	w0, #0x1                   	// #1
  41bb3c:	b	41bb44 <__fxstatat@plt+0x18634>
  41bb40:	mov	w0, #0x0                   	// #0
  41bb44:	add	sp, sp, #0x10
  41bb48:	ret
  41bb4c:	sub	sp, sp, #0x10
  41bb50:	str	w0, [sp, #12]
  41bb54:	ldr	w0, [sp, #12]
  41bb58:	sub	w0, w0, #0x30
  41bb5c:	cmp	w0, #0x36
  41bb60:	cset	w1, hi  // hi = pmore
  41bb64:	and	w1, w1, #0xff
  41bb68:	cmp	w1, #0x0
  41bb6c:	b.ne	41bba0 <__fxstatat@plt+0x18690>  // b.any
  41bb70:	mov	x1, #0x1                   	// #1
  41bb74:	lsl	x1, x1, x0
  41bb78:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  41bb7c:	movk	x0, #0x3ff
  41bb80:	and	x0, x1, x0
  41bb84:	cmp	x0, #0x0
  41bb88:	cset	w0, ne  // ne = any
  41bb8c:	and	w0, w0, #0xff
  41bb90:	cmp	w0, #0x0
  41bb94:	b.eq	41bba0 <__fxstatat@plt+0x18690>  // b.none
  41bb98:	mov	w0, #0x1                   	// #1
  41bb9c:	b	41bba4 <__fxstatat@plt+0x18694>
  41bba0:	mov	w0, #0x0                   	// #0
  41bba4:	add	sp, sp, #0x10
  41bba8:	ret
  41bbac:	sub	sp, sp, #0x10
  41bbb0:	str	w0, [sp, #12]
  41bbb4:	ldr	w0, [sp, #12]
  41bbb8:	sub	w0, w0, #0x41
  41bbbc:	cmp	w0, #0x19
  41bbc0:	b.hi	41bbd0 <__fxstatat@plt+0x186c0>  // b.pmore
  41bbc4:	ldr	w0, [sp, #12]
  41bbc8:	add	w0, w0, #0x20
  41bbcc:	b	41bbd4 <__fxstatat@plt+0x186c4>
  41bbd0:	ldr	w0, [sp, #12]
  41bbd4:	add	sp, sp, #0x10
  41bbd8:	ret
  41bbdc:	sub	sp, sp, #0x10
  41bbe0:	str	w0, [sp, #12]
  41bbe4:	ldr	w0, [sp, #12]
  41bbe8:	sub	w0, w0, #0x61
  41bbec:	cmp	w0, #0x19
  41bbf0:	b.hi	41bc00 <__fxstatat@plt+0x186f0>  // b.pmore
  41bbf4:	ldr	w0, [sp, #12]
  41bbf8:	sub	w0, w0, #0x20
  41bbfc:	b	41bc04 <__fxstatat@plt+0x186f4>
  41bc00:	ldr	w0, [sp, #12]
  41bc04:	add	sp, sp, #0x10
  41bc08:	ret
  41bc0c:	stp	x29, x30, [sp, #-64]!
  41bc10:	mov	x29, sp
  41bc14:	str	x0, [sp, #24]
  41bc18:	str	x1, [sp, #16]
  41bc1c:	ldr	x1, [sp, #16]
  41bc20:	ldr	x0, [sp, #24]
  41bc24:	bl	402eb0 <fopen@plt>
  41bc28:	str	x0, [sp, #56]
  41bc2c:	ldr	x0, [sp, #56]
  41bc30:	cmp	x0, #0x0
  41bc34:	b.eq	41bcf8 <__fxstatat@plt+0x187e8>  // b.none
  41bc38:	ldr	x0, [sp, #56]
  41bc3c:	bl	402e40 <fileno@plt>
  41bc40:	str	w0, [sp, #52]
  41bc44:	ldr	w0, [sp, #52]
  41bc48:	cmp	w0, #0x0
  41bc4c:	b.lt	41bcf8 <__fxstatat@plt+0x187e8>  // b.tstop
  41bc50:	ldr	w0, [sp, #52]
  41bc54:	cmp	w0, #0x2
  41bc58:	b.gt	41bcf8 <__fxstatat@plt+0x187e8>
  41bc5c:	ldr	w0, [sp, #52]
  41bc60:	bl	41b188 <__fxstatat@plt+0x17c78>
  41bc64:	str	w0, [sp, #48]
  41bc68:	ldr	w0, [sp, #48]
  41bc6c:	cmp	w0, #0x0
  41bc70:	b.ge	41bca0 <__fxstatat@plt+0x18790>  // b.tcont
  41bc74:	bl	403420 <__errno_location@plt>
  41bc78:	ldr	w0, [x0]
  41bc7c:	str	w0, [sp, #40]
  41bc80:	ldr	x0, [sp, #56]
  41bc84:	bl	41b280 <__fxstatat@plt+0x17d70>
  41bc88:	bl	403420 <__errno_location@plt>
  41bc8c:	mov	x1, x0
  41bc90:	ldr	w0, [sp, #40]
  41bc94:	str	w0, [x1]
  41bc98:	mov	x0, #0x0                   	// #0
  41bc9c:	b	41bcfc <__fxstatat@plt+0x187ec>
  41bca0:	ldr	x0, [sp, #56]
  41bca4:	bl	41b280 <__fxstatat@plt+0x17d70>
  41bca8:	cmp	w0, #0x0
  41bcac:	b.ne	41bccc <__fxstatat@plt+0x187bc>  // b.any
  41bcb0:	ldr	x1, [sp, #16]
  41bcb4:	ldr	w0, [sp, #48]
  41bcb8:	bl	402f70 <fdopen@plt>
  41bcbc:	str	x0, [sp, #56]
  41bcc0:	ldr	x0, [sp, #56]
  41bcc4:	cmp	x0, #0x0
  41bcc8:	b.ne	41bcf8 <__fxstatat@plt+0x187e8>  // b.any
  41bccc:	bl	403420 <__errno_location@plt>
  41bcd0:	ldr	w0, [x0]
  41bcd4:	str	w0, [sp, #44]
  41bcd8:	ldr	w0, [sp, #48]
  41bcdc:	bl	403040 <close@plt>
  41bce0:	bl	403420 <__errno_location@plt>
  41bce4:	mov	x1, x0
  41bce8:	ldr	w0, [sp, #44]
  41bcec:	str	w0, [x1]
  41bcf0:	mov	x0, #0x0                   	// #0
  41bcf4:	b	41bcfc <__fxstatat@plt+0x187ec>
  41bcf8:	ldr	x0, [sp, #56]
  41bcfc:	ldp	x29, x30, [sp], #64
  41bd00:	ret
  41bd04:	nop
  41bd08:	stp	x29, x30, [sp, #-64]!
  41bd0c:	mov	x29, sp
  41bd10:	stp	x19, x20, [sp, #16]
  41bd14:	adrp	x20, 432000 <__fxstatat@plt+0x2eaf0>
  41bd18:	add	x20, x20, #0xdd0
  41bd1c:	stp	x21, x22, [sp, #32]
  41bd20:	adrp	x21, 432000 <__fxstatat@plt+0x2eaf0>
  41bd24:	add	x21, x21, #0xdc8
  41bd28:	sub	x20, x20, x21
  41bd2c:	mov	w22, w0
  41bd30:	stp	x23, x24, [sp, #48]
  41bd34:	mov	x23, x1
  41bd38:	mov	x24, x2
  41bd3c:	bl	402be0 <mbrtowc@plt-0x40>
  41bd40:	cmp	xzr, x20, asr #3
  41bd44:	b.eq	41bd70 <__fxstatat@plt+0x18860>  // b.none
  41bd48:	asr	x20, x20, #3
  41bd4c:	mov	x19, #0x0                   	// #0
  41bd50:	ldr	x3, [x21, x19, lsl #3]
  41bd54:	mov	x2, x24
  41bd58:	add	x19, x19, #0x1
  41bd5c:	mov	x1, x23
  41bd60:	mov	w0, w22
  41bd64:	blr	x3
  41bd68:	cmp	x20, x19
  41bd6c:	b.ne	41bd50 <__fxstatat@plt+0x18840>  // b.any
  41bd70:	ldp	x19, x20, [sp, #16]
  41bd74:	ldp	x21, x22, [sp, #32]
  41bd78:	ldp	x23, x24, [sp, #48]
  41bd7c:	ldp	x29, x30, [sp], #64
  41bd80:	ret
  41bd84:	nop
  41bd88:	ret
  41bd8c:	nop
  41bd90:	adrp	x2, 433000 <__fxstatat@plt+0x2faf0>
  41bd94:	mov	x1, #0x0                   	// #0
  41bd98:	ldr	x2, [x2, #1160]
  41bd9c:	b	402d70 <__cxa_atexit@plt>
  41bda0:	mov	x2, x1
  41bda4:	mov	x1, x0
  41bda8:	mov	w0, #0x0                   	// #0
  41bdac:	b	403450 <__xstat@plt>
  41bdb0:	mov	x2, x1
  41bdb4:	mov	w1, w0
  41bdb8:	mov	w0, #0x0                   	// #0
  41bdbc:	b	403350 <__fxstat@plt>
  41bdc0:	mov	x2, x1
  41bdc4:	mov	x1, x0
  41bdc8:	mov	w0, #0x0                   	// #0
  41bdcc:	b	403310 <__lxstat@plt>
  41bdd0:	mov	x4, x1
  41bdd4:	mov	x5, x2
  41bdd8:	mov	w1, w0
  41bddc:	mov	x2, x4
  41bde0:	mov	w0, #0x0                   	// #0
  41bde4:	mov	w4, w3
  41bde8:	mov	x3, x5
  41bdec:	b	403510 <__fxstatat@plt>
  41bdf0:	stp	x29, x30, [sp, #-32]!
  41bdf4:	mov	w4, w1
  41bdf8:	mov	x1, x0
  41bdfc:	mov	x29, sp
  41be00:	add	x3, sp, #0x18
  41be04:	mov	w0, #0x0                   	// #0
  41be08:	str	x2, [sp, #24]
  41be0c:	mov	w2, w4
  41be10:	bl	402d00 <__xmknod@plt>
  41be14:	ldp	x29, x30, [sp], #32
  41be18:	ret

Disassembly of section .fini:

000000000041be1c <.fini>:
  41be1c:	stp	x29, x30, [sp, #-16]!
  41be20:	mov	x29, sp
  41be24:	ldp	x29, x30, [sp], #16
  41be28:	ret
