{"top":"global.resnet_tiny",
"namespaces":{
  "global":{
    "modules":{
      "aff__U108":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01b0"]}
          },
          "_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0090"]}
          },
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U113":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h015f"]}
          },
          "mul_d0__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U110.in","_U111.out"],
          ["coeff_U113.in","_U114.out"],
          ["coeff_U116.in","_U117.out"],
          ["coeff_U119.in","_U120.out"],
          ["coeff_U122.in","_U123.out"],
          ["mul_d0__U109.out","add_all__U125.in0"],
          ["mul_d1__U112.out","add_all__U125.in1"],
          ["add_all__U126.in0","add_all__U125.out"],
          ["mul_d2__U115.out","add_all__U126.in1"],
          ["add_all__U127.in0","add_all__U126.out"],
          ["mul_d3__U118.out","add_all__U127.in1"],
          ["add_all__U128.in0","add_all__U127.out"],
          ["mul_d4__U121.out","add_all__U128.in1"],
          ["add_all__U129.in0","add_all__U128.out"],
          ["const_term_U124.out","add_all__U129.in1"],
          ["self.out","add_all__U129.out"],
          ["mul_d0__U109.in0","coeff_U110.out"],
          ["mul_d1__U112.in0","coeff_U113.out"],
          ["mul_d2__U115.in0","coeff_U116.out"],
          ["mul_d3__U118.in0","coeff_U119.out"],
          ["mul_d4__U121.in0","coeff_U122.out"],
          ["self.d.0","mul_d0__U109.in1"],
          ["self.d.1","mul_d1__U112.in1"],
          ["self.d.2","mul_d2__U115.in1"],
          ["self.d.3","mul_d3__U118.in1"],
          ["self.d.4","mul_d4__U121.in1"]
        ]
      },
      "aff__U152":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h066f"]}
          },
          "mul_d0__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U154.in","_U155.out"],
          ["coeff_U157.in","_U158.out"],
          ["coeff_U160.in","_U161.out"],
          ["mul_d0__U153.out","add_all__U163.in0"],
          ["mul_d1__U156.out","add_all__U163.in1"],
          ["add_all__U164.in0","add_all__U163.out"],
          ["mul_d2__U159.out","add_all__U164.in1"],
          ["add_all__U165.in0","add_all__U164.out"],
          ["const_term_U162.out","add_all__U165.in1"],
          ["self.out","add_all__U165.out"],
          ["mul_d0__U153.in0","coeff_U154.out"],
          ["mul_d1__U156.in0","coeff_U157.out"],
          ["mul_d2__U159.in0","coeff_U160.out"],
          ["self.d.0","mul_d0__U153.in1"],
          ["self.d.1","mul_d1__U156.in1"],
          ["self.d.2","mul_d2__U159.in1"]
        ]
      },
      "aff__U186":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U191":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U188.in","_U189.out"],
          ["coeff_U191.in","_U192.out"],
          ["coeff_U194.in","_U195.out"],
          ["coeff_U197.in","_U198.out"],
          ["coeff_U200.in","_U201.out"],
          ["mul_d0__U187.out","add_all__U203.in0"],
          ["mul_d1__U190.out","add_all__U203.in1"],
          ["add_all__U204.in0","add_all__U203.out"],
          ["mul_d2__U193.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["mul_d3__U196.out","add_all__U205.in1"],
          ["add_all__U206.in0","add_all__U205.out"],
          ["mul_d4__U199.out","add_all__U206.in1"],
          ["add_all__U207.in0","add_all__U206.out"],
          ["const_term_U202.out","add_all__U207.in1"],
          ["self.out","add_all__U207.out"],
          ["mul_d0__U187.in0","coeff_U188.out"],
          ["mul_d1__U190.in0","coeff_U191.out"],
          ["mul_d2__U193.in0","coeff_U194.out"],
          ["mul_d3__U196.in0","coeff_U197.out"],
          ["mul_d4__U199.in0","coeff_U200.out"],
          ["self.d.0","mul_d0__U187.in1"],
          ["self.d.1","mul_d1__U190.in1"],
          ["self.d.2","mul_d2__U193.in1"],
          ["self.d.3","mul_d3__U196.in1"],
          ["self.d.4","mul_d4__U199.in1"]
        ]
      },
      "aff__U209":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U217":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U225":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U211.in","_U212.out"],
          ["coeff_U214.in","_U215.out"],
          ["coeff_U217.in","_U218.out"],
          ["coeff_U220.in","_U221.out"],
          ["coeff_U223.in","_U224.out"],
          ["mul_d0__U210.out","add_all__U226.in0"],
          ["mul_d1__U213.out","add_all__U226.in1"],
          ["add_all__U227.in0","add_all__U226.out"],
          ["mul_d2__U216.out","add_all__U227.in1"],
          ["add_all__U228.in0","add_all__U227.out"],
          ["mul_d3__U219.out","add_all__U228.in1"],
          ["add_all__U229.in0","add_all__U228.out"],
          ["mul_d4__U222.out","add_all__U229.in1"],
          ["add_all__U230.in0","add_all__U229.out"],
          ["const_term_U225.out","add_all__U230.in1"],
          ["self.out","add_all__U230.out"],
          ["mul_d0__U210.in0","coeff_U211.out"],
          ["mul_d1__U213.in0","coeff_U214.out"],
          ["mul_d2__U216.in0","coeff_U217.out"],
          ["mul_d3__U219.in0","coeff_U220.out"],
          ["mul_d4__U222.in0","coeff_U223.out"],
          ["self.d.0","mul_d0__U210.in1"],
          ["self.d.1","mul_d1__U213.in1"],
          ["self.d.2","mul_d2__U216.in1"],
          ["self.d.3","mul_d3__U219.in1"],
          ["self.d.4","mul_d4__U222.in1"]
        ]
      },
      "aff__U21":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U32":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U33":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U22":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U25":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U23.in","_U24.out"],
          ["coeff_U26.in","_U27.out"],
          ["coeff_U29.in","_U30.out"],
          ["mul_d0__U22.out","add_all__U32.in0"],
          ["mul_d1__U25.out","add_all__U32.in1"],
          ["add_all__U33.in0","add_all__U32.out"],
          ["mul_d2__U28.out","add_all__U33.in1"],
          ["add_all__U34.in0","add_all__U33.out"],
          ["const_term_U31.out","add_all__U34.in1"],
          ["self.out","add_all__U34.out"],
          ["mul_d0__U22.in0","coeff_U23.out"],
          ["mul_d1__U25.in0","coeff_U26.out"],
          ["mul_d2__U28.in0","coeff_U29.out"],
          ["self.d.0","mul_d0__U22.in1"],
          ["self.d.1","mul_d1__U25.in1"],
          ["self.d.2","mul_d2__U28.in1"]
        ]
      },
      "aff__U232":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U240":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U234.in","_U235.out"],
          ["coeff_U237.in","_U238.out"],
          ["coeff_U240.in","_U241.out"],
          ["mul_d0__U233.out","add_all__U243.in0"],
          ["mul_d1__U236.out","add_all__U243.in1"],
          ["add_all__U244.in0","add_all__U243.out"],
          ["mul_d2__U239.out","add_all__U244.in1"],
          ["add_all__U245.in0","add_all__U244.out"],
          ["const_term_U242.out","add_all__U245.in1"],
          ["self.out","add_all__U245.out"],
          ["mul_d0__U233.in0","coeff_U234.out"],
          ["mul_d1__U236.in0","coeff_U237.out"],
          ["mul_d2__U239.in0","coeff_U240.out"],
          ["self.d.0","mul_d0__U233.in1"],
          ["self.d.1","mul_d1__U236.in1"],
          ["self.d.2","mul_d2__U239.in1"]
        ]
      },
      "aff__U251":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0510"]}
          },
          "_U257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h01b0"]}
          },
          "_U260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0090"]}
          },
          "_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U262":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U253.in","_U254.out"],
          ["coeff_U256.in","_U257.out"],
          ["coeff_U259.in","_U260.out"],
          ["coeff_U262.in","_U263.out"],
          ["coeff_U265.in","_U266.out"],
          ["mul_d0__U252.out","add_all__U268.in0"],
          ["mul_d1__U255.out","add_all__U268.in1"],
          ["add_all__U269.in0","add_all__U268.out"],
          ["mul_d2__U258.out","add_all__U269.in1"],
          ["add_all__U270.in0","add_all__U269.out"],
          ["mul_d3__U261.out","add_all__U270.in1"],
          ["add_all__U271.in0","add_all__U270.out"],
          ["mul_d4__U264.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["const_term_U267.out","add_all__U272.in1"],
          ["self.out","add_all__U272.out"],
          ["mul_d0__U252.in0","coeff_U253.out"],
          ["mul_d1__U255.in0","coeff_U256.out"],
          ["mul_d2__U258.in0","coeff_U259.out"],
          ["mul_d3__U261.in0","coeff_U262.out"],
          ["mul_d4__U264.in0","coeff_U265.out"],
          ["self.d.0","mul_d0__U252.in1"],
          ["self.d.1","mul_d1__U255.in1"],
          ["self.d.2","mul_d2__U258.in1"],
          ["self.d.3","mul_d3__U261.in1"],
          ["self.d.4","mul_d4__U264.in1"]
        ]
      },
      "aff__U288":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U293":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U302":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U301":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U290.in","_U291.out"],
          ["coeff_U293.in","_U294.out"],
          ["coeff_U296.in","_U297.out"],
          ["coeff_U299.in","_U300.out"],
          ["coeff_U302.in","_U303.out"],
          ["mul_d0__U289.out","add_all__U305.in0"],
          ["mul_d1__U292.out","add_all__U305.in1"],
          ["add_all__U306.in0","add_all__U305.out"],
          ["mul_d2__U295.out","add_all__U306.in1"],
          ["add_all__U307.in0","add_all__U306.out"],
          ["mul_d3__U298.out","add_all__U307.in1"],
          ["add_all__U308.in0","add_all__U307.out"],
          ["mul_d4__U301.out","add_all__U308.in1"],
          ["add_all__U309.in0","add_all__U308.out"],
          ["const_term_U304.out","add_all__U309.in1"],
          ["self.out","add_all__U309.out"],
          ["mul_d0__U289.in0","coeff_U290.out"],
          ["mul_d1__U292.in0","coeff_U293.out"],
          ["mul_d2__U295.in0","coeff_U296.out"],
          ["mul_d3__U298.in0","coeff_U299.out"],
          ["mul_d4__U301.in0","coeff_U302.out"],
          ["self.d.0","mul_d0__U289.in1"],
          ["self.d.1","mul_d1__U292.in1"],
          ["self.d.2","mul_d2__U295.in1"],
          ["self.d.3","mul_d3__U298.in1"],
          ["self.d.4","mul_d4__U301.in1"]
        ]
      },
      "aff__U314":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U325":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U321":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U316.in","_U317.out"],
          ["coeff_U319.in","_U320.out"],
          ["coeff_U322.in","_U323.out"],
          ["coeff_U325.in","_U326.out"],
          ["coeff_U328.in","_U329.out"],
          ["mul_d0__U315.out","add_all__U331.in0"],
          ["mul_d1__U318.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["mul_d2__U321.out","add_all__U332.in1"],
          ["add_all__U333.in0","add_all__U332.out"],
          ["mul_d3__U324.out","add_all__U333.in1"],
          ["add_all__U334.in0","add_all__U333.out"],
          ["mul_d4__U327.out","add_all__U334.in1"],
          ["add_all__U335.in0","add_all__U334.out"],
          ["const_term_U330.out","add_all__U335.in1"],
          ["self.out","add_all__U335.out"],
          ["mul_d0__U315.in0","coeff_U316.out"],
          ["mul_d1__U318.in0","coeff_U319.out"],
          ["mul_d2__U321.in0","coeff_U322.out"],
          ["mul_d3__U324.in0","coeff_U325.out"],
          ["mul_d4__U327.in0","coeff_U328.out"],
          ["self.d.0","mul_d0__U315.in1"],
          ["self.d.1","mul_d1__U318.in1"],
          ["self.d.2","mul_d2__U321.in1"],
          ["self.d.3","mul_d3__U324.in1"],
          ["self.d.4","mul_d4__U327.in1"]
        ]
      },
      "aff__U340":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U355":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "add_all__U357":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U358":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U359":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U360":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U342":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U348":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U354":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U341":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U342.in","_U343.out"],
          ["coeff_U345.in","_U346.out"],
          ["coeff_U348.in","_U349.out"],
          ["coeff_U351.in","_U352.out"],
          ["coeff_U354.in","_U355.out"],
          ["mul_d0__U341.out","add_all__U357.in0"],
          ["mul_d1__U344.out","add_all__U357.in1"],
          ["add_all__U358.in0","add_all__U357.out"],
          ["mul_d2__U347.out","add_all__U358.in1"],
          ["add_all__U359.in0","add_all__U358.out"],
          ["mul_d3__U350.out","add_all__U359.in1"],
          ["add_all__U360.in0","add_all__U359.out"],
          ["mul_d4__U353.out","add_all__U360.in1"],
          ["add_all__U361.in0","add_all__U360.out"],
          ["const_term_U356.out","add_all__U361.in1"],
          ["self.out","add_all__U361.out"],
          ["mul_d0__U341.in0","coeff_U342.out"],
          ["mul_d1__U344.in0","coeff_U345.out"],
          ["mul_d2__U347.in0","coeff_U348.out"],
          ["mul_d3__U350.in0","coeff_U351.out"],
          ["mul_d4__U353.in0","coeff_U354.out"],
          ["self.d.0","mul_d0__U341.in1"],
          ["self.d.1","mul_d1__U344.in1"],
          ["self.d.2","mul_d2__U347.in1"],
          ["self.d.3","mul_d3__U350.in1"],
          ["self.d.4","mul_d4__U353.in1"]
        ]
      },
      "aff__U50":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U62":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U63":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U60":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c6"]}
          },
          "mul_d0__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U52.in","_U53.out"],
          ["coeff_U55.in","_U56.out"],
          ["coeff_U58.in","_U59.out"],
          ["mul_d0__U51.out","add_all__U61.in0"],
          ["mul_d1__U54.out","add_all__U61.in1"],
          ["add_all__U62.in0","add_all__U61.out"],
          ["mul_d2__U57.out","add_all__U62.in1"],
          ["add_all__U63.in0","add_all__U62.out"],
          ["const_term_U60.out","add_all__U63.in1"],
          ["self.out","add_all__U63.out"],
          ["mul_d0__U51.in0","coeff_U52.out"],
          ["mul_d1__U54.in0","coeff_U55.out"],
          ["mul_d2__U57.in0","coeff_U58.out"],
          ["self.d.0","mul_d0__U51.in1"],
          ["self.d.1","mul_d1__U54.in1"],
          ["self.d.2","mul_d2__U57.in1"]
        ]
      },
      "aff__U79":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U92":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "coeff_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00cf"]}
          },
          "mul_d0__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U83":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["coeff_U81.in","_U82.out"],
          ["coeff_U84.in","_U85.out"],
          ["coeff_U87.in","_U88.out"],
          ["mul_d0__U80.out","add_all__U90.in0"],
          ["mul_d1__U83.out","add_all__U90.in1"],
          ["add_all__U91.in0","add_all__U90.out"],
          ["mul_d2__U86.out","add_all__U91.in1"],
          ["add_all__U92.in0","add_all__U91.out"],
          ["const_term_U89.out","add_all__U92.in1"],
          ["self.out","add_all__U92.out"],
          ["mul_d0__U80.in0","coeff_U81.out"],
          ["mul_d1__U83.in0","coeff_U84.out"],
          ["mul_d2__U86.in0","coeff_U87.out"],
          ["self.d.0","mul_d0__U80.in1"],
          ["self.d.1","mul_d1__U83.in1"],
          ["self.d.2","mul_d2__U86.in1"]
        ]
      },
      "affine_controller__U107":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U108"
          },
          "and_all__U132":{
            "modref":"corebit.and"
          },
          "and_all__U133":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U134":{
            "modref":"corebit.and"
          },
          "d_0_am__U135":{
            "modref":"corebit.and"
          },
          "d_0_am__U136":{
            "modref":"corebit.and"
          },
          "d_0_am__U137":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U138":{
            "modref":"corebit.and"
          },
          "d_1_am__U139":{
            "modref":"corebit.and"
          },
          "d_1_am__U140":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U141":{
            "modref":"corebit.and"
          },
          "d_2_am__U142":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U143":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U130.out"],
          ["d_1_inc.in1","_U130.out"],
          ["d_2_inc.in1","_U130.out"],
          ["d_3_inc.in1","_U130.out"],
          ["d_4_inc.in1","_U130.out"],
          ["inc_time_value.in0","_U130.out"],
          ["cmp_time.in1","_U131.out"],
          ["inc_time_value.in1","_U131.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U132.in0"],
          ["readyInvert.out","and_all__U132.in1"],
          ["inc_time_value.sel","and_all__U132.out"],
          ["cmp_time.out","and_all__U133.in0"],
          ["self.ready","and_all__U133.in1"],
          ["d_0_reg.en","and_all__U133.out"],
          ["d_1_reg.en","and_all__U133.out"],
          ["d_2_reg.en","and_all__U133.out"],
          ["d_3_reg.en","and_all__U133.out"],
          ["d_4_reg.en","and_all__U133.out"],
          ["self.valid","and_all__U133.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U134.in0"],
          ["d_1_at_max.out","d_0_am__U134.in1"],
          ["d_0_am__U135.in0","d_0_am__U134.out"],
          ["d_2_at_max.out","d_0_am__U135.in1"],
          ["d_0_am__U136.in0","d_0_am__U135.out"],
          ["d_3_at_max.out","d_0_am__U136.in1"],
          ["d_0_am__U137.in0","d_0_am__U136.out"],
          ["d_4_at_max.out","d_0_am__U137.in1"],
          ["d_0_next_value.sel","d_0_am__U137.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U138.in0"],
          ["d_2_at_max.out","d_1_am__U138.in1"],
          ["d_1_am__U139.in0","d_1_am__U138.out"],
          ["d_3_at_max.out","d_1_am__U139.in1"],
          ["d_1_am__U140.in0","d_1_am__U139.out"],
          ["d_4_at_max.out","d_1_am__U140.in1"],
          ["d_1_next_value.sel","d_1_am__U140.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U141.in0"],
          ["d_3_at_max.out","d_2_am__U141.in1"],
          ["d_2_am__U142.in0","d_2_am__U141.out"],
          ["d_4_at_max.out","d_2_am__U142.in1"],
          ["d_2_next_value.sel","d_2_am__U142.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U143.in0"],
          ["d_4_at_max.out","d_3_am__U143.in1"],
          ["d_3_next_value.sel","d_3_am__U143.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U151":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U152"
          },
          "and_all__U168":{
            "modref":"corebit.and"
          },
          "and_all__U169":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U170":{
            "modref":"corebit.and"
          },
          "d_0_am__U171":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U172":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U166.out"],
          ["d_1_inc.in1","_U166.out"],
          ["d_2_inc.in1","_U166.out"],
          ["inc_time_value.in0","_U166.out"],
          ["cmp_time.in1","_U167.out"],
          ["inc_time_value.in1","_U167.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U168.in0"],
          ["readyInvert.out","and_all__U168.in1"],
          ["inc_time_value.sel","and_all__U168.out"],
          ["cmp_time.out","and_all__U169.in0"],
          ["self.ready","and_all__U169.in1"],
          ["d_0_reg.en","and_all__U169.out"],
          ["d_1_reg.en","and_all__U169.out"],
          ["d_2_reg.en","and_all__U169.out"],
          ["self.valid","and_all__U169.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U170.in0"],
          ["d_1_at_max.out","d_0_am__U170.in1"],
          ["d_0_am__U171.in0","d_0_am__U170.out"],
          ["d_2_at_max.out","d_0_am__U171.in1"],
          ["d_0_next_value.sel","d_0_am__U171.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U172.in0"],
          ["d_2_at_max.out","d_1_am__U172.in1"],
          ["d_1_next_value.sel","d_1_am__U172.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U20":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U36":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U21"
          },
          "and_all__U37":{
            "modref":"corebit.and"
          },
          "and_all__U38":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U39":{
            "modref":"corebit.and"
          },
          "d_0_am__U40":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U41":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U35.out"],
          ["d_1_inc.in1","_U35.out"],
          ["d_2_inc.in1","_U35.out"],
          ["inc_time_value.in0","_U35.out"],
          ["cmp_time.in1","_U36.out"],
          ["inc_time_value.in1","_U36.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U37.in0"],
          ["readyInvert.out","and_all__U37.in1"],
          ["inc_time_value.sel","and_all__U37.out"],
          ["cmp_time.out","and_all__U38.in0"],
          ["self.ready","and_all__U38.in1"],
          ["d_0_reg.en","and_all__U38.out"],
          ["d_1_reg.en","and_all__U38.out"],
          ["d_2_reg.en","and_all__U38.out"],
          ["self.valid","and_all__U38.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U39.in0"],
          ["d_1_at_max.out","d_0_am__U39.in1"],
          ["d_0_am__U40.in0","d_0_am__U39.out"],
          ["d_2_at_max.out","d_0_am__U40.in1"],
          ["d_0_next_value.sel","d_0_am__U40.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U41.in0"],
          ["d_2_at_max.out","d_1_am__U41.in1"],
          ["d_1_next_value.sel","d_1_am__U41.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U250":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U251"
          },
          "and_all__U275":{
            "modref":"corebit.and"
          },
          "and_all__U276":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U277":{
            "modref":"corebit.and"
          },
          "d_0_am__U278":{
            "modref":"corebit.and"
          },
          "d_0_am__U279":{
            "modref":"corebit.and"
          },
          "d_0_am__U280":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U281":{
            "modref":"corebit.and"
          },
          "d_1_am__U282":{
            "modref":"corebit.and"
          },
          "d_1_am__U283":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U284":{
            "modref":"corebit.and"
          },
          "d_2_am__U285":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U286":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U273.out"],
          ["d_1_inc.in1","_U273.out"],
          ["d_2_inc.in1","_U273.out"],
          ["d_3_inc.in1","_U273.out"],
          ["d_4_inc.in1","_U273.out"],
          ["inc_time_value.in0","_U273.out"],
          ["cmp_time.in1","_U274.out"],
          ["inc_time_value.in1","_U274.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U275.in0"],
          ["readyInvert.out","and_all__U275.in1"],
          ["inc_time_value.sel","and_all__U275.out"],
          ["cmp_time.out","and_all__U276.in0"],
          ["self.ready","and_all__U276.in1"],
          ["d_0_reg.en","and_all__U276.out"],
          ["d_1_reg.en","and_all__U276.out"],
          ["d_2_reg.en","and_all__U276.out"],
          ["d_3_reg.en","and_all__U276.out"],
          ["d_4_reg.en","and_all__U276.out"],
          ["self.valid","and_all__U276.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U277.in0"],
          ["d_1_at_max.out","d_0_am__U277.in1"],
          ["d_0_am__U278.in0","d_0_am__U277.out"],
          ["d_2_at_max.out","d_0_am__U278.in1"],
          ["d_0_am__U279.in0","d_0_am__U278.out"],
          ["d_3_at_max.out","d_0_am__U279.in1"],
          ["d_0_am__U280.in0","d_0_am__U279.out"],
          ["d_4_at_max.out","d_0_am__U280.in1"],
          ["d_0_next_value.sel","d_0_am__U280.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U281.in0"],
          ["d_2_at_max.out","d_1_am__U281.in1"],
          ["d_1_am__U282.in0","d_1_am__U281.out"],
          ["d_3_at_max.out","d_1_am__U282.in1"],
          ["d_1_am__U283.in0","d_1_am__U282.out"],
          ["d_4_at_max.out","d_1_am__U283.in1"],
          ["d_1_next_value.sel","d_1_am__U283.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U284.in0"],
          ["d_3_at_max.out","d_2_am__U284.in1"],
          ["d_2_am__U285.in0","d_2_am__U284.out"],
          ["d_4_at_max.out","d_2_am__U285.in1"],
          ["d_2_next_value.sel","d_2_am__U285.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U286.in0"],
          ["d_4_at_max.out","d_3_am__U286.in1"],
          ["d_3_next_value.sel","d_3_am__U286.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.d.4","d_4_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U49":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U64":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U50"
          },
          "and_all__U66":{
            "modref":"corebit.and"
          },
          "and_all__U67":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U68":{
            "modref":"corebit.and"
          },
          "d_0_am__U69":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U70":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U64.out"],
          ["d_1_inc.in1","_U64.out"],
          ["d_2_inc.in1","_U64.out"],
          ["inc_time_value.in0","_U64.out"],
          ["cmp_time.in1","_U65.out"],
          ["inc_time_value.in1","_U65.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U66.in0"],
          ["readyInvert.out","and_all__U66.in1"],
          ["inc_time_value.sel","and_all__U66.out"],
          ["cmp_time.out","and_all__U67.in0"],
          ["self.ready","and_all__U67.in1"],
          ["d_0_reg.en","and_all__U67.out"],
          ["d_1_reg.en","and_all__U67.out"],
          ["d_2_reg.en","and_all__U67.out"],
          ["self.valid","and_all__U67.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U68.in0"],
          ["d_1_at_max.out","d_0_am__U68.in1"],
          ["d_0_am__U69.in0","d_0_am__U68.out"],
          ["d_2_at_max.out","d_0_am__U69.in1"],
          ["d_0_next_value.sel","d_0_am__U69.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U70.in0"],
          ["d_2_at_max.out","d_1_am__U70.in1"],
          ["d_1_next_value.sel","d_1_am__U70.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "affine_controller__U78":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["ready","BitIn"]
        ]],
        "instances":{
          "_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U79"
          },
          "and_all__U95":{
            "modref":"corebit.and"
          },
          "and_all__U96":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U97":{
            "modref":"corebit.and"
          },
          "d_0_am__U98":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U99":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inc_time_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "readyInvert":{
            "modref":"corebit.not"
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U93.out"],
          ["d_1_inc.in1","_U93.out"],
          ["d_2_inc.in1","_U93.out"],
          ["inc_time_value.in0","_U93.out"],
          ["cmp_time.in1","_U94.out"],
          ["inc_time_value.in1","_U94.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["cmp_time.out","and_all__U95.in0"],
          ["readyInvert.out","and_all__U95.in1"],
          ["inc_time_value.sel","and_all__U95.out"],
          ["cmp_time.out","and_all__U96.in0"],
          ["self.ready","and_all__U96.in1"],
          ["d_0_reg.en","and_all__U96.out"],
          ["d_1_reg.en","and_all__U96.out"],
          ["d_2_reg.en","and_all__U96.out"],
          ["self.valid","and_all__U96.out"],
          ["time_diff.out","cmp_time.in0"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U97.in0"],
          ["d_1_at_max.out","d_0_am__U97.in1"],
          ["d_0_am__U98.in0","d_0_am__U97.out"],
          ["d_2_at_max.out","d_0_am__U98.in1"],
          ["d_0_next_value.sel","d_0_am__U98.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U99.in0"],
          ["d_2_at_max.out","d_1_am__U99.in1"],
          ["d_1_next_value.sel","d_1_am__U99.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.d.2","d_2_reg.out"],
          ["inc_time_value.out","inc_time.in1"],
          ["self.ready","readyInvert.in"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_1_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_1_write_data_valid","BitIn"],
          ["op_hcompute_conv_stencil_write_wen","BitIn"],
          ["op_hcompute_conv_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_data_ready","Bit"],
          ["op_hcompute_conv_stencil_write_data_valid","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_rready","Bit"],
          ["op_hcompute_hw_output_stencil_read_data_ready","BitIn"],
          ["op_hcompute_hw_output_stencil_read_data_valid","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U247_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","conv_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "conv_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_conv_stencil_BANK_0"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_1_7_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_conv_stencil_1_7_valid_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_ready_net":{
            "modref":"corebit.wire"
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_valid_net":{
            "modref":"corebit.wire"
          },
          "ctrl__U287":{
            "modref":"global.affine_controller__U250"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U208":{
            "modref":"global.aff__U186"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U310":{
            "modref":"global.aff__U288"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_7_U231":{
            "modref":"global.aff__U209"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U246":{
            "modref":"global.aff__U232"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U180"
          },
          "op_hcompute_hw_output_stencil_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U183"
          },
          "or_all__U248":{
            "modref":"corebit.or"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U246.out","_U247_mux.in0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_7_U231.out","_U247_mux.in1"],
          ["bank_0.read_idx","_U247_mux.out"],
          ["self.op_hcompute_conv_stencil_1_read_ren","_U247_mux.sel"],
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_conv_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_conv_stencil_write_wen","bank_0.push_data_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_1_7_net.in","bank_0.read_data"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","bank_0.read_data"],
          ["conv_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["conv_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_hw_output_stencil_read_rready","bank_0.read_idx_ready"],
          ["or_all__U248.out","bank_0.read_idx_valid"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_will_update"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_0.update_data"],
          ["self.op_hcompute_conv_stencil_1_write_data_ready","bank_0.update_data_ready"],
          ["self.op_hcompute_conv_stencil_1_write_data_valid","bank_0.update_data_valid"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U310.out","bank_0.update_idx"],
          ["ctrl__U287.valid","bank_0.update_idx_valid"],
          ["conv_stencil_op_hcompute_conv_stencil_1_7_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_conv_stencil_1_7"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.out","conv_stencil_Bank0_read_ctrl_fork.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.rst_n","conv_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["conv_stencil_op_hcompute_conv_stencil_1_7_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_conv_stencil_1_7"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.in","conv_stencil_Bank0_read_ctrl_fork.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1"],
          ["self.op_hcompute_conv_stencil_1_read.0","conv_stencil_op_hcompute_conv_stencil_1_7_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_conv_stencil_1_7_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_conv_stencil_1_7_valid_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.ready_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_ready_net.in"],
          ["op_hcompute_hw_output_stencil_read_flow_ctrl.valid_in_0","conv_stencil_op_hcompute_hw_output_stencil_1_valid_net.out"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U310.d","ctrl__U287.d"],
          ["self.op_hcompute_conv_stencil_1_write_data_valid","ctrl__U287.ready"],
          ["self.op_hcompute_conv_stencil_1_write_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_6_U208.d"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_7_U231.d"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U246.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_ready","op_hcompute_hw_output_stencil_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_hw_output_stencil_read_data_valid","op_hcompute_hw_output_stencil_read_flow_ctrl.valid_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_ren","or_all__U248.in0"],
          ["self.op_hcompute_hw_output_stencil_read_ren","or_all__U248.in1"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U6"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute$const_p0__662.out"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_ready","op_hcompute_conv_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_valid","op_hcompute_conv_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["conv_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","Bit"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_ready","BitIn"],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$add_conv_stencil_1_666_667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1_flow_ctrl":{
            "modref":"global.flow_ctrl__U8"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$add_conv_stencil_1_666_667.in0"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.out","inner_compute$add_conv_stencil_1_666_667.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$add_conv_stencil_1_666_667.out"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_ready","op_hcompute_conv_stencil_1_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_in_2"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_valid","op_hcompute_conv_stencil_1_flow_ctrl.valid_out_0"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U0"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","op_hcompute_hw_input_global_wrapper_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","BitIn"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U3"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.ready_out_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","op_hcompute_hw_kernel_global_wrapper_stencil_flow_ctrl.valid_out_0"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_ready","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_valid","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"]
        ]],
        "instances":{
          "inner_compute$const_p0__677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$smax_conv_stencil_2_677_678":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil_flow_ctrl":{
            "modref":"global.flow_ctrl__U17"
          }
        },
        "connections":[
          ["inner_compute$smax_conv_stencil_2_677_678.in1","inner_compute$const_p0__677.out"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute$smax_conv_stencil_2_677_678.in0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute$smax_conv_stencil_2_677_678.out"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil_flow_ctrl.ready_out_0"],
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_in_0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_flow_ctrl.valid_out_0"]
        ]
      },
      "flow_ctrl__U0":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U2":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.ready_out_0","and_all__U2.in1"],
          ["self.ready_in_0","and_all__U2.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U17":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U18":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U19":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U19.in0","and_all__U18.out"],
          ["self.ready_out_0","and_all__U19.in1"],
          ["self.ready_in_0","and_all__U19.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U180":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U181":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U182":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U182.in0","and_all__U181.out"],
          ["self.ready_out_0","and_all__U182.in1"],
          ["self.ready_in_0","and_all__U182.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U183":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U184":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U185":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U185.in0","and_all__U184.out"],
          ["self.ready_out_0","and_all__U185.in1"],
          ["self.ready_in_0","and_all__U185.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U3":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U4":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U5":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U5.in0","and_all__U4.out"],
          ["self.ready_out_0","and_all__U5.in1"],
          ["self.ready_in_0","and_all__U5.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U311":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U312":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U313":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U313.in0","and_all__U312.out"],
          ["self.ready_out_0","and_all__U313.in1"],
          ["self.ready_in_0","and_all__U313.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U337":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U338":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "and_all__U339":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U339.in0","and_all__U338.out"],
          ["self.ready_out_0","and_all__U339.in1"],
          ["self.ready_in_0","and_all__U339.out"],
          ["self.valid_out_0","self.valid_in_0"]
        ]
      },
      "flow_ctrl__U6":{
        "type":["Record",[
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U7":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.valid_out_0","and_all__U7.out"]
        ]
      },
      "flow_ctrl__U8":{
        "type":["Record",[
          ["valid_in_0","BitIn"],
          ["ready_in_0","Bit"],
          ["valid_in_1","BitIn"],
          ["ready_in_1","Bit"],
          ["valid_in_2","BitIn"],
          ["ready_in_2","Bit"],
          ["valid_out_0","Bit"],
          ["ready_out_0","BitIn"]
        ]],
        "instances":{
          "and_all__U10":{
            "modref":"corebit.and"
          },
          "and_all__U11":{
            "modref":"corebit.and"
          },
          "and_all__U12":{
            "modref":"corebit.and"
          },
          "and_all__U13":{
            "modref":"corebit.and"
          },
          "and_all__U14":{
            "modref":"corebit.and"
          },
          "and_all__U15":{
            "modref":"corebit.and"
          },
          "and_all__U16":{
            "modref":"corebit.and"
          },
          "and_all__U9":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["and_all__U9.out","and_all__U10.in0"],
          ["self.valid_in_2","and_all__U10.in1"],
          ["self.valid_out_0","and_all__U10.out"],
          ["self.valid_in_1","and_all__U11.in0"],
          ["self.valid_in_2","and_all__U11.in1"],
          ["and_all__U12.in0","and_all__U11.out"],
          ["self.ready_out_0","and_all__U12.in1"],
          ["self.ready_in_0","and_all__U12.out"],
          ["self.valid_in_0","and_all__U13.in0"],
          ["self.valid_in_2","and_all__U13.in1"],
          ["and_all__U14.in0","and_all__U13.out"],
          ["self.ready_out_0","and_all__U14.in1"],
          ["self.ready_in_1","and_all__U14.out"],
          ["self.valid_in_0","and_all__U15.in0"],
          ["self.valid_in_1","and_all__U15.in1"],
          ["and_all__U16.in0","and_all__U15.out"],
          ["self.ready_out_0","and_all__U16.in1"],
          ["self.ready_in_2","and_all__U16.out"],
          ["self.valid_in_0","and_all__U9.in0"],
          ["self.valid_in_1","and_all__U9.in1"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__662.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_666_667":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_666_667.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.out","add_conv_stencil_1_666_667.in1"],
          ["self.out_conv_stencil","add_conv_stencil_1_666_667.out"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_666.in1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p0__677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "smax_conv_stencil_2_677_678":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_conv_stencil_2_677_678.in1","const_p0__677.out"],
          ["smax_conv_stencil_2_677_678.in0","self.in0_conv_stencil.0"],
          ["smax_conv_stencil_2_677_678.out","self.out_hw_output_stencil"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U336":{
            "modref":"global.aff__U314"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U311"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid","bank_0.push_data_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.in","bank_0.read_data"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U336.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U336.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.out","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.rst_n","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.in","hw_input_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.op_hcompute_conv_stencil_1_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8_U336.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ren","BitIn"],
          ["op_hcompute_conv_stencil_1_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_read_rready","Bit"],
          ["op_hcompute_conv_stencil_1_read_data_ready","BitIn"],
          ["op_hcompute_conv_stencil_1_read_data_valid","Bit"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","BitIn"]
        ]],
        "instances":{
          "bank_0":{
            "genref":"cgralib.Buffet",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "data_width":["Int",16], "idx_width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork":{
            "modref":"global.update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net":{
            "modref":"corebit.wire"
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net":{
            "modref":"corebit.wire"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U362":{
            "modref":"global.aff__U340"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_read_flow_ctrl":{
            "modref":"global.flow_ctrl__U337"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.rst_n","bank_0.nreset_i"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.push_data"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready","bank_0.push_data_ready"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid","bank_0.push_data_valid"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.in","bank_0.read_data"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_out","bank_0.read_data_ready"],
          ["hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_in","bank_0.read_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U362.out","bank_0.read_idx"],
          ["self.op_hcompute_conv_stencil_1_read_rready","bank_0.read_idx_ready"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.read_idx_valid"],
          ["zero_cst.out","bank_0.read_will_update"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.update_data"],
          ["zero_cst.out","bank_0.update_data_valid"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U362.out","bank_0.update_idx"],
          ["self.op_hcompute_conv_stencil_1_read_ren","bank_0.update_idx_valid"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.out","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.rst_n"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.in","hw_kernel_global_wrapper_stencil_Bank0_read_ctrl_fork.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.op_hcompute_conv_stencil_1_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_net.out"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.ready_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_ready_net.in"],
          ["op_hcompute_conv_stencil_1_read_flow_ctrl.valid_in_0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_valid_net.out"],
          ["self.op_hcompute_conv_stencil_1_read_ctrl_vars","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9_U362.d"],
          ["self.op_hcompute_conv_stencil_1_read_data_ready","op_hcompute_conv_stencil_1_read_flow_ctrl.ready_out_0"],
          ["self.op_hcompute_conv_stencil_1_read_data_valid","op_hcompute_conv_stencil_1_read_flow_ctrl.valid_out_0"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U148":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U147":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_ready_pt__U144":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U146":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U145":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U150":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U149":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_control_vars_pt__U104":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_exe_start_pt__U103":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_ready_pt__U100":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_control_vars_pt__U102":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_read_start_pt__U101":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_control_vars_pt__U106":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_write_start_pt__U105":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U46":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U42":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U44":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U48":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U47":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U75":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U74":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U71":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U73":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U72":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U77":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U76":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U177":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U176":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_ready_pt__U173":{
        "type":["Record",[
          ["in","Bit"],
          ["out","BitIn"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U175":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U174":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U179":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U178":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U363":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.ready_out","and_all__U363.out"]
        ]
      },
      "ready_and_mod_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_in_hw_input_global_wrapper_stencil","BitIn"],
          ["ready_in_hw_kernel_global_wrapper_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "instances":{
          "and_all__U364":{
            "modref":"corebit.and"
          },
          "and_all__U365":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.ready_in_conv_stencil","and_all__U364.in0"],
          ["self.ready_in_hw_input_global_wrapper_stencil","and_all__U364.in1"],
          ["and_all__U365.in0","and_all__U364.out"],
          ["self.ready_in_hw_kernel_global_wrapper_stencil","and_all__U365.in1"],
          ["self.ready_out","and_all__U365.out"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_input_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["ready_in_hw_kernel_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_stencil"]
        ]
      },
      "ready_and_mod_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["ready_in_conv_stencil","BitIn"],
          ["ready_out","Bit"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_conv_stencil"]
        ]
      },
      "resnet_tiny":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","BitIn"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","BitIn"]
        ]],
        "instances":{
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U147"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U148"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U107"
          },
          "op_hcompute_conv_stencil_1_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_1_read_ready_pt__U144"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U145"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U146"
          },
          "op_hcompute_conv_stencil_1_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U149"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U150"
          },
          "op_hcompute_conv_stencil_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_pt__U103"
          },
          "op_hcompute_conv_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_exe_start_control_vars_pt__U104"
          },
          "op_hcompute_conv_stencil_port_controller":{
            "modref":"global.affine_controller__U78"
          },
          "op_hcompute_conv_stencil_read_ready":{
            "modref":"global.op_hcompute_conv_stencil_read_ready_pt__U100"
          },
          "op_hcompute_conv_stencil_read_start":{
            "modref":"global.op_hcompute_conv_stencil_read_start_pt__U101"
          },
          "op_hcompute_conv_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_read_start_control_vars_pt__U102"
          },
          "op_hcompute_conv_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_write_start":{
            "modref":"global.op_hcompute_conv_stencil_write_start_pt__U105"
          },
          "op_hcompute_conv_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_write_start_control_vars_pt__U106"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U45"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U46"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U20"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_ready_pt__U42"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U43"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U44"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U47"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U48"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U74"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U75"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U49"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_ready_pt__U71"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U72"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U73"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U76"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U77"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U176"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U177"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U151"
          },
          "op_hcompute_hw_output_stencil_read_ready":{
            "modref":"global.op_hcompute_hw_output_stencil_read_ready_pt__U173"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U174"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U175"
          },
          "op_hcompute_hw_output_stencil_ready_join":{
            "modref":"global.ready_and_mod_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U178"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U179"
          }
        },
        "connections":[
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_read","conv_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","conv_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_read_ready","conv_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_read_valid","conv_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","conv_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_1_write_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_ready","conv_stencil.op_hcompute_conv_stencil_1_write_data_ready"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write_valid","conv_stencil.op_hcompute_conv_stencil_1_write_data_valid"],
          ["op_hcompute_conv_stencil_1_write_start.out","conv_stencil.op_hcompute_conv_stencil_1_write_wen"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_conv_stencil_write_start_control_vars.out","conv_stencil.op_hcompute_conv_stencil_write_ctrl_vars"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_ready","conv_stencil.op_hcompute_conv_stencil_write_data_ready"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write_valid","conv_stencil.op_hcompute_conv_stencil_write_data_valid"],
          ["op_hcompute_conv_stencil_write_start.out","conv_stencil.op_hcompute_conv_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","conv_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_ready","conv_stencil.op_hcompute_hw_output_stencil_read_data_ready"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read_valid","conv_stencil.op_hcompute_hw_output_stencil_read_data_valid"],
          ["op_hcompute_hw_output_stencil_read_start.out","conv_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_in_conv_stencil","conv_stencil.op_hcompute_hw_output_stencil_read_rready"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_hw_input_global_wrapper_stencil","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ready","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_valid","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.out","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_1.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil_1_port_controller.d","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ctrl_vars"],
          ["op_hcompute_conv_stencil_1.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_ready","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_ready"],
          ["op_hcompute_conv_stencil_1.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_read_valid","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_data_valid"],
          ["op_hcompute_conv_stencil_1_read_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_ren"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_in_hw_kernel_global_wrapper_stencil","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_1_read_rready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ready","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_valid","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_data_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.out","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write_wen"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["op_hcompute_conv_stencil_1_read_ready.in","op_hcompute_conv_stencil_1_port_controller.ready"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_write_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["op_hcompute_conv_stencil_1_ready_join.ready_out","op_hcompute_conv_stencil_1_read_ready.out"],
          ["op_hcompute_conv_stencil_port_controller.valid","op_hcompute_conv_stencil_exe_start.in"],
          ["op_hcompute_conv_stencil_port_controller.d","op_hcompute_conv_stencil_exe_start_control_vars.in"],
          ["op_hcompute_conv_stencil_read_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_write_start_control_vars.in","op_hcompute_conv_stencil_port_controller.d"],
          ["op_hcompute_conv_stencil_read_ready.in","op_hcompute_conv_stencil_port_controller.ready"],
          ["op_hcompute_conv_stencil_read_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_write_start.in","op_hcompute_conv_stencil_port_controller.valid"],
          ["op_hcompute_conv_stencil_ready_join.ready_out","op_hcompute_conv_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_ready"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_ready.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_input_global_wrapper_stencil_read_ready.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en_ready","op_hcompute_hw_input_global_wrapper_stencil_ready_join.ready_in_hw_input_stencil"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_ready"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.ready"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_out","op_hcompute_hw_kernel_global_wrapper_stencil_read_ready.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en_ready","op_hcompute_hw_kernel_global_wrapper_stencil_ready_join.ready_in_hw_kernel_stencil"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_ready"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_ready.in","op_hcompute_hw_output_stencil_port_controller.ready"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_ready_join.ready_out","op_hcompute_hw_output_stencil_read_ready.out"]
        ]
      },
      "update_drain_fork_mod_conv_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_conv_stencil_op_hcompute_hw_output_stencil_1","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","Bit"],
          ["ready_in_conv_stencil_op_hcompute_conv_stencil_1_7","BitIn"],
          ["valid_out_conv_stencil_op_hcompute_conv_stencil_1_7","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "Invert":{
            "modref":"corebit.not"
          },
          "Invert_rst":{
            "modref":"corebit.not"
          },
          "_U249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0510"]}
          },
          "and0":{
            "modref":"corebit.and"
          },
          "and1":{
            "modref":"corebit.and"
          },
          "cmp_time":{
            "genref":"coreir.uge",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",1440], "min":["Int",0], "width":["Int",16]}
          },
          "ready_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["cmp_time.out","Invert.in"],
          ["and1.in1","Invert.out"],
          ["self.rst_n","Invert_rst.in"],
          ["cycle_time.reset","Invert_rst.out"],
          ["cmp_time.in1","_U249.out"],
          ["self.valid_in","and0.in0"],
          ["cmp_time.out","and0.in1"],
          ["self.valid_out_conv_stencil_op_hcompute_hw_output_stencil_1","and0.out"],
          ["self.valid_in","and1.in0"],
          ["self.valid_out_conv_stencil_op_hcompute_conv_stencil_1_7","and1.out"],
          ["cycle_time.out","cmp_time.in0"],
          ["ready_mux.sel","cmp_time.out"],
          ["self.valid_in","cycle_time.en"],
          ["self.ready_in_conv_stencil_op_hcompute_conv_stencil_1_7","ready_mux.in0"],
          ["self.ready_in_conv_stencil_op_hcompute_hw_output_stencil_1","ready_mux.in1"],
          ["self.ready_out","ready_mux.out"]
        ]
      },
      "update_drain_fork_mod_hw_input_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8","BitIn"],
          ["valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8"],
          ["self.valid_out_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_8","self.valid_in"]
        ]
      },
      "update_drain_fork_mod_hw_kernel_global_wrapper_stencil_BANK_0":{
        "type":["Record",[
          ["ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9","BitIn"],
          ["valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9","Bit"],
          ["valid_in","BitIn"],
          ["ready_out","Bit"],
          ["rst_n","BitIn"]
        ]],
        "connections":[
          ["self.ready_out","self.ready_in_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9"],
          ["self.valid_out_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_1_9","self.valid_in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
