# 
# do tb/simulation/msim_run.tcl
# Model Technology ModelSim ALTERA STARTER EDITION vsim 10.5b Simulator 2016.10 Oct  5 2016
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# 1
# +nowarnTFMPC -dpioutoftheblue 1 -sv_lib C:/intelFPGA_pro/22.3/hls/windows64/bin/hls_cosim_msim32 -nodpiexports -wlf ../../vsim.wlf -voptargs=+acc
# [exec] elab
# Loading work.tb
# Loading sv_std.std
# Loading clock_reset_inst.hls_sim_clock_reset
# Loading component_dpi_controller_streamer_inst.hls_sim_component_dpi_controller
# Loading component_dpi_controller_streamer_inst.hls_sim_stream_source_dpi_bfm
# Loading component_dpi_controller_streamer_inst.hld_sim_latency_tracker
# Loading concatenate_component_done_inst.tb_concatenate_component_done_inst
# Loading main_dpi_controller_inst.hls_sim_main_dpi_controller
# Loading split_component_start_inst.tb_split_component_start_inst
# Loading stream_sink_dpi_bfm_streamer_s_out_inst.hls_sim_stream_sink_dpi_bfm
# Loading stream_source_dpi_bfm_streamer_s_in_inst.hls_sim_stream_source_dpi_bfm
# Loading streamer_component_dpi_controller_bind_conduit_fanout_inst.tb_streamer_component_dpi_controller_bind_conduit_fanout_inst
# Loading streamer_inst.tb_streamer_inst
# Loading streamer_internal_inst.streamer_internal
# Loading streamer_internal_inst.streamer_function_wrapper
# Loading streamer_internal_inst.streamer_aggregation_function
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_valid_fifo
# Loading streamer_internal_inst.acl_data_fifo
# Loading streamer_internal_inst.acl_reset_handler
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_aggregation2_sr
# Loading streamer_internal_inst.streamer_bb_aggregation_B1_start
# Loading streamer_internal_inst.streamer_aggregation_B1_start_branch
# Loading streamer_internal_inst.streamer_aggregation_B1_start_merge
# Loading streamer_internal_inst.streamer_bb_aggregation_B1_start_stall_region
# Loading streamer_internal_inst.streamer_aggregation_B1_start_merge_reg
# Loading streamer_internal_inst.streamer_i_sfc_s_c0_in_wt_entry_aggregat0000_enter1_aggregation1
# Loading streamer_internal_inst.streamer_i_sfc_logic_s_c0_in_wt_entry_ag0000_enter1_aggregation0
# Loading streamer_internal_inst.dspba_delay_ver
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_aggregation0
# Loading streamer_internal_inst.acl_pipeline
# Loading streamer_internal_inst.acl_dspba_buffer
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_i1_notexitcond_aggregation0
# Loading streamer_internal_inst.acl_push
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000c0_exit_aggregation0
# Loading streamer_internal_inst.acl_enable_sink
# Loading streamer_internal_inst.streamer_i_iowr_bl_return_aggregation_un0000gation2_aggregation0
# Loading streamer_internal_inst.hld_iowr
# Loading streamer_internal_inst.streamer_i_sfc_s_c1_in_wt_entry_aggregat00001_enter_aggregation5
# Loading streamer_internal_inst.streamer_i_sfc_logic_s_c1_in_wt_entry_ag00001_enter_aggregation0
# Loading streamer_internal_inst.streamer_flt_i_sfc_logic_s_c1_in_wt_entr00006uq0cp0ju20cp0jo0ouz
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_f32_sum_1_aggr00000_push4_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_f32_sum_1_aggre0000_0_pop4_aggregation0
# Loading streamer_internal_inst.acl_pop
# Loading streamer_internal_inst.streamer_flt_i_sfc_logic_s_c1_in_wt_entr00003a0054c2a6344c246w65
# Loading altera_lnsim_ver.altera_syncram
# Loading altera_lnsim_ver.ALTERA_LNSIM_MEMORY_INITIALIZATION
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_f32_max_1_aggr00000_push6_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_f32_max_1_aggre0000_0_pop6_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_f32_min_1_aggr00000_push7_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_f32_min_1_aggre0000_0_pop7_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_f32_count_1_ag00000_push3_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_f32_count_1_agg0000_0_pop3_aggregation0
# Loading streamer_internal_inst.streamer_flt_i_sfc_logic_s_c1_in_wt_entr0000b0c2463a0054c2a6355y
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_f32_avg_1_aggr00000_push5_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_f32_avg_1_aggre0000_0_pop5_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000c1_exit_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000gregation1_data_fifo
# Loading streamer_internal_inst.hld_fifo
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000ation1_full_detector
# Loading streamer_internal_inst.acl_full_detector
# Loading streamer_internal_inst.streamer_i_iord_bl_call_aggregation_unna0000gation1_aggregation0
# Loading streamer_internal_inst.hld_iord
# Loading streamer_internal_inst.streamer_bb_aggregation_B0_runOnce
# Loading streamer_internal_inst.streamer_aggregation_B0_runOnce_branch
# Loading streamer_internal_inst.streamer_bb_aggregation_B0_runOnce_stall_region
# Loading streamer_internal_inst.streamer_aggregation_B0_runOnce_merge_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_aggregation1_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_aggregation0_reg
# Loading streamer_internal_inst.streamer_aggregation_B0_runOnce_merge
# Loading streamer_internal_inst.streamer_bb_aggregation_B1_start_sr_1
# Loading streamer_internal_inst.hld_loop_profiler
# Loading streamer_internal_inst.hld_sim_latency_tracker
# Loading streamer_internal_inst.streamer_windowing_function
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_windowing2_sr
# Loading streamer_internal_inst.streamer_bb_windowing_B1_start
# Loading streamer_internal_inst.streamer_windowing_B1_start_branch
# Loading streamer_internal_inst.streamer_windowing_B1_start_merge
# Loading streamer_internal_inst.streamer_bb_windowing_B1_start_stall_region
# Loading streamer_internal_inst.streamer_i_iowr_bl_call_aggregation_unna0000indowing3_windowing0
# Loading streamer_internal_inst.streamer_i_iowr_bl_return_windowing_unna0000indowing5_windowing0
# Loading streamer_internal_inst.streamer_i_iord_bl_return_aggregation_un0000indowing4_windowing0
# Loading streamer_internal_inst.streamer_i_iowr_bl_s_out_or_6_windowing0
# Loading streamer_internal_inst.streamer_i_iord_bl_s0_unnamed_windowing2_windowing0
# Loading streamer_internal_inst.streamer_i_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6
# Loading streamer_internal_inst.streamer_i_sfc_logic_s_c1_in_wt_entry_wi0000_c1_enter_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_i32_i_1_window0000c_0_push3_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_i32_i_1_windowi0000ic_0_pop3_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000s_c1_exit_windowing0
# Loading streamer_internal_inst.streamer_windowing_B1_start_merge_reg
# Loading streamer_internal_inst.streamer_i_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1
# Loading streamer_internal_inst.streamer_i_sfc_logic_s_c0_in_wt_entry_wi0000c0_enter1_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_i1_notexitcond_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000s_c0_exit_windowing0
# Loading streamer_internal_inst.streamer_i_iord_bl_call_windowing_unnamed_windowing1_windowing0
# Loading streamer_internal_inst.streamer_bb_windowing_B0_runOnce
# Loading streamer_internal_inst.streamer_windowing_B0_runOnce_branch
# Loading streamer_internal_inst.streamer_bb_windowing_B0_runOnce_stall_region
# Loading streamer_internal_inst.streamer_windowing_B0_runOnce_merge_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg
# Loading streamer_internal_inst.streamer_windowing_B0_runOnce_merge
# Loading streamer_internal_inst.streamer_projection_function
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_projection1_valid_fifo
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_projection1_sr
# Loading streamer_internal_inst.streamer_bb_projection_B1_start
# Loading streamer_internal_inst.streamer_projection_B1_start_merge
# Loading streamer_internal_inst.streamer_projection_B1_start_branch
# Loading streamer_internal_inst.streamer_bb_projection_B1_start_stall_region
# Loading streamer_internal_inst.streamer_projection_B1_start_merge_reg
# Loading streamer_internal_inst.streamer_i_sfc_s_c0_in_wt_entry_projecti00000_enter1_projection0
# Loading streamer_internal_inst.streamer_i_sfc_logic_s_c0_in_wt_entry_pr00000_enter1_projection0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_projection0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_i1_notexitcond_projection0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_c0_exit_projection0
# Loading streamer_internal_inst.streamer_i_iowr_bl_return_projection_unn0000jection4_projection0
# Loading streamer_internal_inst.streamer_i_iowr_bl_s0_or_4_projection0
# Loading streamer_internal_inst.streamer_i_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4
# Loading streamer_internal_inst.streamer_i_sfc_logic_s_c1_in_wt_entry_pr0000c1_enter_projection0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c1_out_w0000_c1_exit_projection0
# Loading streamer_internal_inst.streamer_i_iord_bl_s_in_unnamed_projection3_projection0
# Loading streamer_internal_inst.streamer_i_iord_bl_call_projection_unnam0000jection2_projection0
# Loading streamer_internal_inst.streamer_bb_projection_B0_runOnce
# Loading streamer_internal_inst.streamer_projection_B0_runOnce_branch
# Loading streamer_internal_inst.streamer_bb_projection_B0_runOnce_stall_region
# Loading streamer_internal_inst.streamer_projection_B0_runOnce_merge_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_projection1_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg
# Loading streamer_internal_inst.streamer_projection_B0_runOnce_merge
# Loading streamer_internal_inst.streamer_function
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_1_valid_fifo
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_1_sr
# Loading streamer_internal_inst.streamer_bb_B1_start
# Loading streamer_internal_inst.streamer_B1_start_merge
# Loading streamer_internal_inst.streamer_B1_start_branch
# Loading streamer_internal_inst.streamer_bb_B1_start_stall_region
# Loading streamer_internal_inst.streamer_B1_start_merge_reg
# Loading streamer_internal_inst.streamer_i_sfc_s_c0_in_wt_entry_s_c0_enter1_streamer0
# Loading streamer_internal_inst.streamer_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_streamer0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pipeline_keep_going_0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_i1_notexitcond_0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_sfc_exit_s_c0_out_w0000_s_c0_exit_streamer0
# Loading streamer_internal_inst.streamer_i_iowr_bl_return_unnamed_streamer7_streamer0
# Loading streamer_internal_inst.streamer_i_iord_bl_return_projection_unnamed_5_streamer0
# Loading streamer_internal_inst.streamer_i_iord_bl_return_windowing_unnamed_6_streamer0
# Loading streamer_internal_inst.streamer_i_iowr_bl_call_windowing_unnamed_4_streamer0
# Loading streamer_internal_inst.streamer_i_iowr_bl_call_projection_unnamed_3_streamer0
# Loading streamer_internal_inst.streamer_i_iord_bl_call_unnamed_streamer2_streamer0
# Loading streamer_internal_inst.streamer_bb_B0_runOnce
# Loading streamer_internal_inst.streamer_B0_runOnce_branch
# Loading streamer_internal_inst.streamer_bb_B0_runOnce_stall_region
# Loading streamer_internal_inst.streamer_B0_runOnce_merge_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_push_token_i1_wt_limpush_1_reg
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0
# Loading streamer_internal_inst.streamer_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg
# Loading streamer_internal_inst.streamer_B0_runOnce_merge
# Loading streamer_internal_inst.acl_reset_wire
# Loading irq_mapper.tb_irq_mapper
# Loading component_dpi_controller_streamer_inst.hls_sim_stream_sink_dpi_bfm
# Loading streamer_internal_inst.acl_staging_reg
# Loading streamer_internal_inst.hld_iowr_stall_valid
# Loading streamer_internal_inst.acl_mid_speed_fifo
# Loading streamer_internal_inst.acl_lfsr
# Loading streamer_internal_inst.acl_tessellated_incr_decr_threshold
# Loading streamer_internal_inst.hld_memory_depth_quantization_pkg
# Loading streamer_internal_inst.hld_iord_stall_valid
# Loading streamer_internal_inst.acl_token_fifo_counter
# Loading streamer_internal_inst.acl_valid_fifo_counter
# Loading streamer_internal_inst.acl_fifo
# Loading streamer_internal_inst.fibonacci_lfsr
# Loading streamer_internal_inst.acl_ll_ram_fifo
# Loading streamer_internal_inst.acl_ll_fifo
# Loading altera_mf_ver.altdpram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (354) does not match connection size (355) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theaggregation_function/thebb_aggregation_B1_start/thebb_aggregation_B1_start_stall_region/thei_iowr_bl_return_aggregation_unnamed_aggregation2_aggregation7_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (354) does not match connection size (355) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theaggregation_function/thebb_aggregation_B1_start/thebb_aggregation_B1_start_stall_region/thei_iowr_bl_return_aggregation_unnamed_aggregation2_aggregation7_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (450) does not match connection size (451) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theaggregation_function/thebb_aggregation_B1_start/thebb_aggregation_B1_start_stall_region/thei_iord_bl_call_aggregation_unnamed_aggregation1_aggregation3_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (450) does not match connection size (451) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theaggregation_function/thebb_aggregation_B1_start/thebb_aggregation_B1_start_stall_region/thei_iord_bl_call_aggregation_unnamed_aggregation1_aggregation3_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (450) does not match connection size (451) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iowr_bl_call_aggregation_unnamed_windowing3_windowing8_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (450) does not match connection size (451) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iowr_bl_call_aggregation_unnamed_windowing3_windowing8_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iowr_bl_return_windowing_unnamed_windowing5_windowing12/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iowr_bl_return_windowing_unnamed_windowing5_windowing12/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (354) does not match connection size (355) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iord_bl_return_aggregation_unnamed_windowing4_windowing9_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (354) does not match connection size (355) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iord_bl_return_aggregation_unnamed_windowing4_windowing9_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (354) does not match connection size (355) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iowr_bl_s_out_or_6_windowing11_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (354) does not match connection size (355) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iowr_bl_s_out_or_6_windowing11_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (354) does not match connection size (355) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iord_bl_s0_unnamed_windowing2_windowing4_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (354) does not match connection size (355) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iord_bl_s0_unnamed_windowing2_windowing4_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iord_bl_call_windowing_unnamed_windowing1_windowing3/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thewindowing_function/thebb_windowing_B1_start/thebb_windowing_B1_start_stall_region/thei_iord_bl_call_windowing_unnamed_windowing1_windowing3/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iowr_bl_return_projection_unnamed_projection4_projection7/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iowr_bl_return_projection_unnamed_projection4_projection7/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (354) does not match connection size (355) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iowr_bl_s0_or_4_projection6_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (354) does not match connection size (355) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iowr_bl_s0_or_4_projection6_aunroll_x/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (354) does not match connection size (355) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iord_bl_s_in_unnamed_projection3_projection2_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (354) does not match connection size (355) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iord_bl_s_in_unnamed_projection3_projection2_aunroll_x/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iord_bl_call_projection_unnamed_projection2_projection1/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/theprojection_function/thebb_projection_B1_start/thebb_projection_B1_start_stall_region/thei_iord_bl_call_projection_unnamed_projection2_projection1/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iowr_bl_return_streamer_unnamed_streamer7_streamer7/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iowr_bl_return_streamer_unnamed_streamer7_streamer7/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iord_bl_return_projection_unnamed_streamer5_streamer4/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iord_bl_return_projection_unnamed_streamer5_streamer4/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iord_bl_return_windowing_unnamed_streamer6_streamer5/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iord_bl_return_windowing_unnamed_streamer6_streamer5/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iowr_bl_call_windowing_unnamed_streamer4_streamer3/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iowr_bl_call_windowing_unnamed_streamer4_streamer3/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(97).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iowr_bl_call_projection_unnamed_streamer3_streamer2/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr.sv(410): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iowr_bl_call_projection_unnamed_streamer3_streamer2/theiowr/GEN_STALL_VALID/hld_iowr_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iowr_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'o_data'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iord_bl_call_streamer_unnamed_streamer2_streamer1/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# ** Warning: (vsim-3015) d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord.sv(427): [PCDPC] - Port size (3) does not match connection size (4) for port 'i_fifodata'. The port definition is at: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /tb/streamer_inst/streamer_internal_inst/streamer_internal/thestreamer_function/thebb_streamer_B1_start/thebb_streamer_B1_start_stall_region/thei_iord_bl_call_streamer_unnamed_streamer2_streamer1/theiord/GEN_STALL_VALID/hld_iord_stall_valid_inst File: d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hld_iord_stall_valid.sv
# Loading C:/intelFPGA_pro/22.3/hls/windows64/bin/hls_cosim_msim32.dll
# ** Warning: Design size of 16032 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: $finish    : d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hls_sim_main_dpi_controller.sv(159)
#    Time: 13521250 ps  Iteration: 2  Instance: /tb/main_dpi_controller_inst
# Break in Module hls_sim_main_dpi_controller at d:/project/ip/hls/main/streamV1.prj/verification/tb/simulation/./submodules/hls_sim_main_dpi_controller.sv line 159
# 0
