#include <common.h>
#include <asm/io.h>
#include <nand.h>
#include <dm/uclass.h>
#include <asm/ti-common/davinci_nand.h>
#define NAND_TIMEOUT			10240
#define NAND_ECC_BUSY			0xC
#define NAND_4BITECC_MASK		0x03FF03FF
#define EMIF_NANDFSR_ECC_STATE_MASK  	0x00000F00
#define ECC_STATE_NO_ERR		0x0
#define ECC_STATE_TOO_MANY_ERRS		0x1
#define ECC_STATE_ERR_CORR_COMP_P	0x2
#define ECC_STATE_ERR_CORR_COMP_N	0x3
#ifdef CONFIG_SYS_NAND_HW_ECC
#endif /* CONFIG_SYS_NAND_HW_ECC */
#ifdef CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
#if defined(CONFIG_SYS_NAND_PAGE_2K)
#ifdef CONFIG_NAND_6BYTES_OOB_FREE_10BYTES_ECC
#else
#endif	/* #ifdef CONFIG_NAND_6BYTES_OOB_FREE_10BYTES_ECC */
#elif defined(CONFIG_SYS_NAND_PAGE_4K)
#endif
#if defined CONFIG_KEYSTONE_RBL_NAND
#if defined(CONFIG_SYS_NAND_PAGE_2K)
#elif defined(CONFIG_SYS_NAND_PAGE_4K)
#endif
#ifdef CONFIG_SYS_NAND_PAGE_2K
#define CONFIG_KEYSTONE_NAND_MAX_RBL_PAGE	CONFIG_KEYSTONE_NAND_MAX_RBL_SIZE >> 11
#elif defined(CONFIG_SYS_NAND_PAGE_4K)
#define CONFIG_KEYSTONE_NAND_MAX_RBL_PAGE	CONFIG_KEYSTONE_NAND_MAX_RBL_SIZE >> 12
#endif
#endif /* CONFIG_KEYSTONE_RBL_NAND */
#endif /* CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST */
#if defined CONFIG_KEYSTONE_RBL_NAND
#endif
#ifdef CONFIG_SYS_NAND_USE_FLASH_BBT
#endif
#ifdef CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
#endif
#ifdef CONFIG_SYS_NAND_BUSWIDTH_16BIT
#endif
#ifdef CONFIG_SYS_NAND_HW_ECC
#else
#endif /* CONFIG_SYS_NAND_HW_ECC */
#ifdef CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
#endif
#ifdef CONFIG_SYS_NAND_SELF_INIT
#else
#endif /* CONFIG_SYS_NAND_SELF_INIT */
