INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/Mux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/MEM_WB_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/IF_ID_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/ID_EX_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/EX_MEM_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VE370_Vivado/Lab_3/Lab_3.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim
