$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Wed Dec 07 09:32:23 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mips_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ rsouta [31] $end
$var wire 1 \ rsouta [30] $end
$var wire 1 ] rsouta [29] $end
$var wire 1 ^ rsouta [28] $end
$var wire 1 _ rsouta [27] $end
$var wire 1 ` rsouta [26] $end
$var wire 1 a rsouta [25] $end
$var wire 1 b rsouta [24] $end
$var wire 1 c rsouta [23] $end
$var wire 1 d rsouta [22] $end
$var wire 1 e rsouta [21] $end
$var wire 1 f rsouta [20] $end
$var wire 1 g rsouta [19] $end
$var wire 1 h rsouta [18] $end
$var wire 1 i rsouta [17] $end
$var wire 1 j rsouta [16] $end
$var wire 1 k rsouta [15] $end
$var wire 1 l rsouta [14] $end
$var wire 1 m rsouta [13] $end
$var wire 1 n rsouta [12] $end
$var wire 1 o rsouta [11] $end
$var wire 1 p rsouta [10] $end
$var wire 1 q rsouta [9] $end
$var wire 1 r rsouta [8] $end
$var wire 1 s rsouta [7] $end
$var wire 1 t rsouta [6] $end
$var wire 1 u rsouta [5] $end
$var wire 1 v rsouta [4] $end
$var wire 1 w rsouta [3] $end
$var wire 1 x rsouta [2] $end
$var wire 1 y rsouta [1] $end
$var wire 1 z rsouta [0] $end
$var wire 1 { SW [9] $end
$var wire 1 | SW [8] $end
$var wire 1 } SW [7] $end
$var wire 1 ~ SW [6] $end
$var wire 1 !! SW [5] $end
$var wire 1 "! SW [4] $end
$var wire 1 #! SW [3] $end
$var wire 1 $! SW [2] $end
$var wire 1 %! SW [1] $end
$var wire 1 &! SW [0] $end
$var wire 1 '! T0 [31] $end
$var wire 1 (! T0 [30] $end
$var wire 1 )! T0 [29] $end
$var wire 1 *! T0 [28] $end
$var wire 1 +! T0 [27] $end
$var wire 1 ,! T0 [26] $end
$var wire 1 -! T0 [25] $end
$var wire 1 .! T0 [24] $end
$var wire 1 /! T0 [23] $end
$var wire 1 0! T0 [22] $end
$var wire 1 1! T0 [21] $end
$var wire 1 2! T0 [20] $end
$var wire 1 3! T0 [19] $end
$var wire 1 4! T0 [18] $end
$var wire 1 5! T0 [17] $end
$var wire 1 6! T0 [16] $end
$var wire 1 7! T0 [15] $end
$var wire 1 8! T0 [14] $end
$var wire 1 9! T0 [13] $end
$var wire 1 :! T0 [12] $end
$var wire 1 ;! T0 [11] $end
$var wire 1 <! T0 [10] $end
$var wire 1 =! T0 [9] $end
$var wire 1 >! T0 [8] $end
$var wire 1 ?! T0 [7] $end
$var wire 1 @! T0 [6] $end
$var wire 1 A! T0 [5] $end
$var wire 1 B! T0 [4] $end
$var wire 1 C! T0 [3] $end
$var wire 1 D! T0 [2] $end
$var wire 1 E! T0 [1] $end
$var wire 1 F! T0 [0] $end

$scope module i1 $end
$var wire 1 G! gnd $end
$var wire 1 H! vcc $end
$var wire 1 I! unknown $end
$var wire 1 J! devoe $end
$var wire 1 K! devclrn $end
$var wire 1 L! devpor $end
$var wire 1 M! ww_devoe $end
$var wire 1 N! ww_devclrn $end
$var wire 1 O! ww_devpor $end
$var wire 1 P! ww_CLOCK_50 $end
$var wire 1 Q! ww_FPGA_RESET_N $end
$var wire 1 R! ww_KEY [3] $end
$var wire 1 S! ww_KEY [2] $end
$var wire 1 T! ww_KEY [1] $end
$var wire 1 U! ww_KEY [0] $end
$var wire 1 V! ww_SW [9] $end
$var wire 1 W! ww_SW [8] $end
$var wire 1 X! ww_SW [7] $end
$var wire 1 Y! ww_SW [6] $end
$var wire 1 Z! ww_SW [5] $end
$var wire 1 [! ww_SW [4] $end
$var wire 1 \! ww_SW [3] $end
$var wire 1 ]! ww_SW [2] $end
$var wire 1 ^! ww_SW [1] $end
$var wire 1 _! ww_SW [0] $end
$var wire 1 `! ww_LEDR [9] $end
$var wire 1 a! ww_LEDR [8] $end
$var wire 1 b! ww_LEDR [7] $end
$var wire 1 c! ww_LEDR [6] $end
$var wire 1 d! ww_LEDR [5] $end
$var wire 1 e! ww_LEDR [4] $end
$var wire 1 f! ww_LEDR [3] $end
$var wire 1 g! ww_LEDR [2] $end
$var wire 1 h! ww_LEDR [1] $end
$var wire 1 i! ww_LEDR [0] $end
$var wire 1 j! ww_T0 [31] $end
$var wire 1 k! ww_T0 [30] $end
$var wire 1 l! ww_T0 [29] $end
$var wire 1 m! ww_T0 [28] $end
$var wire 1 n! ww_T0 [27] $end
$var wire 1 o! ww_T0 [26] $end
$var wire 1 p! ww_T0 [25] $end
$var wire 1 q! ww_T0 [24] $end
$var wire 1 r! ww_T0 [23] $end
$var wire 1 s! ww_T0 [22] $end
$var wire 1 t! ww_T0 [21] $end
$var wire 1 u! ww_T0 [20] $end
$var wire 1 v! ww_T0 [19] $end
$var wire 1 w! ww_T0 [18] $end
$var wire 1 x! ww_T0 [17] $end
$var wire 1 y! ww_T0 [16] $end
$var wire 1 z! ww_T0 [15] $end
$var wire 1 {! ww_T0 [14] $end
$var wire 1 |! ww_T0 [13] $end
$var wire 1 }! ww_T0 [12] $end
$var wire 1 ~! ww_T0 [11] $end
$var wire 1 !" ww_T0 [10] $end
$var wire 1 "" ww_T0 [9] $end
$var wire 1 #" ww_T0 [8] $end
$var wire 1 $" ww_T0 [7] $end
$var wire 1 %" ww_T0 [6] $end
$var wire 1 &" ww_T0 [5] $end
$var wire 1 '" ww_T0 [4] $end
$var wire 1 (" ww_T0 [3] $end
$var wire 1 )" ww_T0 [2] $end
$var wire 1 *" ww_T0 [1] $end
$var wire 1 +" ww_T0 [0] $end
$var wire 1 ," ww_rsouta [31] $end
$var wire 1 -" ww_rsouta [30] $end
$var wire 1 ." ww_rsouta [29] $end
$var wire 1 /" ww_rsouta [28] $end
$var wire 1 0" ww_rsouta [27] $end
$var wire 1 1" ww_rsouta [26] $end
$var wire 1 2" ww_rsouta [25] $end
$var wire 1 3" ww_rsouta [24] $end
$var wire 1 4" ww_rsouta [23] $end
$var wire 1 5" ww_rsouta [22] $end
$var wire 1 6" ww_rsouta [21] $end
$var wire 1 7" ww_rsouta [20] $end
$var wire 1 8" ww_rsouta [19] $end
$var wire 1 9" ww_rsouta [18] $end
$var wire 1 :" ww_rsouta [17] $end
$var wire 1 ;" ww_rsouta [16] $end
$var wire 1 <" ww_rsouta [15] $end
$var wire 1 =" ww_rsouta [14] $end
$var wire 1 >" ww_rsouta [13] $end
$var wire 1 ?" ww_rsouta [12] $end
$var wire 1 @" ww_rsouta [11] $end
$var wire 1 A" ww_rsouta [10] $end
$var wire 1 B" ww_rsouta [9] $end
$var wire 1 C" ww_rsouta [8] $end
$var wire 1 D" ww_rsouta [7] $end
$var wire 1 E" ww_rsouta [6] $end
$var wire 1 F" ww_rsouta [5] $end
$var wire 1 G" ww_rsouta [4] $end
$var wire 1 H" ww_rsouta [3] $end
$var wire 1 I" ww_rsouta [2] $end
$var wire 1 J" ww_rsouta [1] $end
$var wire 1 K" ww_rsouta [0] $end
$var wire 1 L" ww_HEX0 [6] $end
$var wire 1 M" ww_HEX0 [5] $end
$var wire 1 N" ww_HEX0 [4] $end
$var wire 1 O" ww_HEX0 [3] $end
$var wire 1 P" ww_HEX0 [2] $end
$var wire 1 Q" ww_HEX0 [1] $end
$var wire 1 R" ww_HEX0 [0] $end
$var wire 1 S" ww_HEX1 [6] $end
$var wire 1 T" ww_HEX1 [5] $end
$var wire 1 U" ww_HEX1 [4] $end
$var wire 1 V" ww_HEX1 [3] $end
$var wire 1 W" ww_HEX1 [2] $end
$var wire 1 X" ww_HEX1 [1] $end
$var wire 1 Y" ww_HEX1 [0] $end
$var wire 1 Z" ww_HEX2 [6] $end
$var wire 1 [" ww_HEX2 [5] $end
$var wire 1 \" ww_HEX2 [4] $end
$var wire 1 ]" ww_HEX2 [3] $end
$var wire 1 ^" ww_HEX2 [2] $end
$var wire 1 _" ww_HEX2 [1] $end
$var wire 1 `" ww_HEX2 [0] $end
$var wire 1 a" ww_HEX3 [6] $end
$var wire 1 b" ww_HEX3 [5] $end
$var wire 1 c" ww_HEX3 [4] $end
$var wire 1 d" ww_HEX3 [3] $end
$var wire 1 e" ww_HEX3 [2] $end
$var wire 1 f" ww_HEX3 [1] $end
$var wire 1 g" ww_HEX3 [0] $end
$var wire 1 h" ww_HEX4 [6] $end
$var wire 1 i" ww_HEX4 [5] $end
$var wire 1 j" ww_HEX4 [4] $end
$var wire 1 k" ww_HEX4 [3] $end
$var wire 1 l" ww_HEX4 [2] $end
$var wire 1 m" ww_HEX4 [1] $end
$var wire 1 n" ww_HEX4 [0] $end
$var wire 1 o" ww_HEX5 [6] $end
$var wire 1 p" ww_HEX5 [5] $end
$var wire 1 q" ww_HEX5 [4] $end
$var wire 1 r" ww_HEX5 [3] $end
$var wire 1 s" ww_HEX5 [2] $end
$var wire 1 t" ww_HEX5 [1] $end
$var wire 1 u" ww_HEX5 [0] $end
$var wire 1 v" \FPGA_RESET_N~input_o\ $end
$var wire 1 w" \KEY[1]~input_o\ $end
$var wire 1 x" \KEY[2]~input_o\ $end
$var wire 1 y" \KEY[3]~input_o\ $end
$var wire 1 z" \SW[1]~input_o\ $end
$var wire 1 {" \SW[2]~input_o\ $end
$var wire 1 |" \SW[3]~input_o\ $end
$var wire 1 }" \SW[4]~input_o\ $end
$var wire 1 ~" \SW[5]~input_o\ $end
$var wire 1 !# \SW[6]~input_o\ $end
$var wire 1 "# \SW[7]~input_o\ $end
$var wire 1 ## \SW[8]~input_o\ $end
$var wire 1 $# \SW[9]~input_o\ $end
$var wire 1 %# \LEDR[0]~output_o\ $end
$var wire 1 &# \LEDR[1]~output_o\ $end
$var wire 1 '# \LEDR[2]~output_o\ $end
$var wire 1 (# \LEDR[3]~output_o\ $end
$var wire 1 )# \LEDR[4]~output_o\ $end
$var wire 1 *# \LEDR[5]~output_o\ $end
$var wire 1 +# \LEDR[6]~output_o\ $end
$var wire 1 ,# \LEDR[7]~output_o\ $end
$var wire 1 -# \LEDR[8]~output_o\ $end
$var wire 1 .# \LEDR[9]~output_o\ $end
$var wire 1 /# \T0[0]~output_o\ $end
$var wire 1 0# \T0[1]~output_o\ $end
$var wire 1 1# \T0[2]~output_o\ $end
$var wire 1 2# \T0[3]~output_o\ $end
$var wire 1 3# \T0[4]~output_o\ $end
$var wire 1 4# \T0[5]~output_o\ $end
$var wire 1 5# \T0[6]~output_o\ $end
$var wire 1 6# \T0[7]~output_o\ $end
$var wire 1 7# \T0[8]~output_o\ $end
$var wire 1 8# \T0[9]~output_o\ $end
$var wire 1 9# \T0[10]~output_o\ $end
$var wire 1 :# \T0[11]~output_o\ $end
$var wire 1 ;# \T0[12]~output_o\ $end
$var wire 1 <# \T0[13]~output_o\ $end
$var wire 1 =# \T0[14]~output_o\ $end
$var wire 1 ># \T0[15]~output_o\ $end
$var wire 1 ?# \T0[16]~output_o\ $end
$var wire 1 @# \T0[17]~output_o\ $end
$var wire 1 A# \T0[18]~output_o\ $end
$var wire 1 B# \T0[19]~output_o\ $end
$var wire 1 C# \T0[20]~output_o\ $end
$var wire 1 D# \T0[21]~output_o\ $end
$var wire 1 E# \T0[22]~output_o\ $end
$var wire 1 F# \T0[23]~output_o\ $end
$var wire 1 G# \T0[24]~output_o\ $end
$var wire 1 H# \T0[25]~output_o\ $end
$var wire 1 I# \T0[26]~output_o\ $end
$var wire 1 J# \T0[27]~output_o\ $end
$var wire 1 K# \T0[28]~output_o\ $end
$var wire 1 L# \T0[29]~output_o\ $end
$var wire 1 M# \T0[30]~output_o\ $end
$var wire 1 N# \T0[31]~output_o\ $end
$var wire 1 O# \rsouta[0]~output_o\ $end
$var wire 1 P# \rsouta[1]~output_o\ $end
$var wire 1 Q# \rsouta[2]~output_o\ $end
$var wire 1 R# \rsouta[3]~output_o\ $end
$var wire 1 S# \rsouta[4]~output_o\ $end
$var wire 1 T# \rsouta[5]~output_o\ $end
$var wire 1 U# \rsouta[6]~output_o\ $end
$var wire 1 V# \rsouta[7]~output_o\ $end
$var wire 1 W# \rsouta[8]~output_o\ $end
$var wire 1 X# \rsouta[9]~output_o\ $end
$var wire 1 Y# \rsouta[10]~output_o\ $end
$var wire 1 Z# \rsouta[11]~output_o\ $end
$var wire 1 [# \rsouta[12]~output_o\ $end
$var wire 1 \# \rsouta[13]~output_o\ $end
$var wire 1 ]# \rsouta[14]~output_o\ $end
$var wire 1 ^# \rsouta[15]~output_o\ $end
$var wire 1 _# \rsouta[16]~output_o\ $end
$var wire 1 `# \rsouta[17]~output_o\ $end
$var wire 1 a# \rsouta[18]~output_o\ $end
$var wire 1 b# \rsouta[19]~output_o\ $end
$var wire 1 c# \rsouta[20]~output_o\ $end
$var wire 1 d# \rsouta[21]~output_o\ $end
$var wire 1 e# \rsouta[22]~output_o\ $end
$var wire 1 f# \rsouta[23]~output_o\ $end
$var wire 1 g# \rsouta[24]~output_o\ $end
$var wire 1 h# \rsouta[25]~output_o\ $end
$var wire 1 i# \rsouta[26]~output_o\ $end
$var wire 1 j# \rsouta[27]~output_o\ $end
$var wire 1 k# \rsouta[28]~output_o\ $end
$var wire 1 l# \rsouta[29]~output_o\ $end
$var wire 1 m# \rsouta[30]~output_o\ $end
$var wire 1 n# \rsouta[31]~output_o\ $end
$var wire 1 o# \HEX0[0]~output_o\ $end
$var wire 1 p# \HEX0[1]~output_o\ $end
$var wire 1 q# \HEX0[2]~output_o\ $end
$var wire 1 r# \HEX0[3]~output_o\ $end
$var wire 1 s# \HEX0[4]~output_o\ $end
$var wire 1 t# \HEX0[5]~output_o\ $end
$var wire 1 u# \HEX0[6]~output_o\ $end
$var wire 1 v# \HEX1[0]~output_o\ $end
$var wire 1 w# \HEX1[1]~output_o\ $end
$var wire 1 x# \HEX1[2]~output_o\ $end
$var wire 1 y# \HEX1[3]~output_o\ $end
$var wire 1 z# \HEX1[4]~output_o\ $end
$var wire 1 {# \HEX1[5]~output_o\ $end
$var wire 1 |# \HEX1[6]~output_o\ $end
$var wire 1 }# \HEX2[0]~output_o\ $end
$var wire 1 ~# \HEX2[1]~output_o\ $end
$var wire 1 !$ \HEX2[2]~output_o\ $end
$var wire 1 "$ \HEX2[3]~output_o\ $end
$var wire 1 #$ \HEX2[4]~output_o\ $end
$var wire 1 $$ \HEX2[5]~output_o\ $end
$var wire 1 %$ \HEX2[6]~output_o\ $end
$var wire 1 &$ \HEX3[0]~output_o\ $end
$var wire 1 '$ \HEX3[1]~output_o\ $end
$var wire 1 ($ \HEX3[2]~output_o\ $end
$var wire 1 )$ \HEX3[3]~output_o\ $end
$var wire 1 *$ \HEX3[4]~output_o\ $end
$var wire 1 +$ \HEX3[5]~output_o\ $end
$var wire 1 ,$ \HEX3[6]~output_o\ $end
$var wire 1 -$ \HEX4[0]~output_o\ $end
$var wire 1 .$ \HEX4[1]~output_o\ $end
$var wire 1 /$ \HEX4[2]~output_o\ $end
$var wire 1 0$ \HEX4[3]~output_o\ $end
$var wire 1 1$ \HEX4[4]~output_o\ $end
$var wire 1 2$ \HEX4[5]~output_o\ $end
$var wire 1 3$ \HEX4[6]~output_o\ $end
$var wire 1 4$ \HEX5[0]~output_o\ $end
$var wire 1 5$ \HEX5[1]~output_o\ $end
$var wire 1 6$ \HEX5[2]~output_o\ $end
$var wire 1 7$ \HEX5[3]~output_o\ $end
$var wire 1 8$ \HEX5[4]~output_o\ $end
$var wire 1 9$ \HEX5[5]~output_o\ $end
$var wire 1 :$ \HEX5[6]~output_o\ $end
$var wire 1 ;$ \SW[0]~input_o\ $end
$var wire 1 <$ \KEY[0]~input_o\ $end
$var wire 1 =$ \CLOCK_50~input_o\ $end
$var wire 1 >$ \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 ?$ \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 @$ \gravar:detectorSub0|saida~combout\ $end
$var wire 1 A$ \SOMA_PC|Add0~21_sumout\ $end
$var wire 1 B$ \SOMA_PC|Add0~22\ $end
$var wire 1 C$ \SOMA_PC|Add0~17_sumout\ $end
$var wire 1 D$ \SOMA_PC|Add0~18\ $end
$var wire 1 E$ \SOMA_PC|Add0~13_sumout\ $end
$var wire 1 F$ \SOMA_PC|Add0~14\ $end
$var wire 1 G$ \SOMA_PC|Add0~9_sumout\ $end
$var wire 1 H$ \SOMA_PC|Add0~10\ $end
$var wire 1 I$ \SOMA_PC|Add0~5_sumout\ $end
$var wire 1 J$ \SOMA_PC|Add0~6\ $end
$var wire 1 K$ \SOMA_PC|Add0~1_sumout\ $end
$var wire 1 L$ \ROM|memROM~0_combout\ $end
$var wire 1 M$ \ULA|ula_and[24]~24_combout\ $end
$var wire 1 N$ \REGS|registrador~350_q\ $end
$var wire 1 O$ \SOMA_PC|Add0~2\ $end
$var wire 1 P$ \SOMA_PC|Add0~57_sumout\ $end
$var wire 1 Q$ \SOMA_PC|Add0~58\ $end
$var wire 1 R$ \SOMA_PC|Add0~69_sumout\ $end
$var wire 1 S$ \SOMA_PC|Add0~70\ $end
$var wire 1 T$ \SOMA_PC|Add0~65_sumout\ $end
$var wire 1 U$ \SOMA_PC|Add0~66\ $end
$var wire 1 V$ \SOMA_PC|Add0~61_sumout\ $end
$var wire 1 W$ \SOMA_PC|Add0~62\ $end
$var wire 1 X$ \SOMA_PC|Add0~73_sumout\ $end
$var wire 1 Y$ \SOMA_PC|Add0~74\ $end
$var wire 1 Z$ \SOMA_PC|Add0~85_sumout\ $end
$var wire 1 [$ \SOMA_PC|Add0~86\ $end
$var wire 1 \$ \SOMA_PC|Add0~81_sumout\ $end
$var wire 1 ]$ \SOMA_PC|Add0~82\ $end
$var wire 1 ^$ \SOMA_PC|Add0~77_sumout\ $end
$var wire 1 _$ \SOMA_PC|Add0~78\ $end
$var wire 1 `$ \SOMA_PC|Add0~89_sumout\ $end
$var wire 1 a$ \SOMA_PC|Add0~90\ $end
$var wire 1 b$ \SOMA_PC|Add0~101_sumout\ $end
$var wire 1 c$ \SOMA_PC|Add0~102\ $end
$var wire 1 d$ \SOMA_PC|Add0~97_sumout\ $end
$var wire 1 e$ \SOMA_PC|Add0~98\ $end
$var wire 1 f$ \SOMA_PC|Add0~93_sumout\ $end
$var wire 1 g$ \SOMA_PC|Add0~94\ $end
$var wire 1 h$ \SOMA_PC|Add0~105_sumout\ $end
$var wire 1 i$ \SOMA_PC|Add0~106\ $end
$var wire 1 j$ \SOMA_PC|Add0~117_sumout\ $end
$var wire 1 k$ \SOMA_PC|Add0~118\ $end
$var wire 1 l$ \SOMA_PC|Add0~113_sumout\ $end
$var wire 1 m$ \SOMA_PC|Add0~114\ $end
$var wire 1 n$ \SOMA_PC|Add0~109_sumout\ $end
$var wire 1 o$ \SOMA_PC|Add0~110\ $end
$var wire 1 p$ \SOMA_PC|Add0~25_sumout\ $end
$var wire 1 q$ \MUX_HEX_LEDS|saida_MUX[24]~0_combout\ $end
$var wire 1 r$ \ULA|ula_and[25]~25_combout\ $end
$var wire 1 s$ \REGS|registrador~351_q\ $end
$var wire 1 t$ \SOMA_PC|Add0~26\ $end
$var wire 1 u$ \SOMA_PC|Add0~29_sumout\ $end
$var wire 1 v$ \MUX_HEX_LEDS|saida_MUX[25]~1_combout\ $end
$var wire 1 w$ \ULA|ula_and[26]~26_combout\ $end
$var wire 1 x$ \REGS|registrador~352_q\ $end
$var wire 1 y$ \SOMA_PC|Add0~30\ $end
$var wire 1 z$ \SOMA_PC|Add0~33_sumout\ $end
$var wire 1 {$ \MUX_HEX_LEDS|saida_MUX[26]~2_combout\ $end
$var wire 1 |$ \ULA|ula_and[27]~27_combout\ $end
$var wire 1 }$ \REGS|registrador~353_q\ $end
$var wire 1 ~$ \SOMA_PC|Add0~34\ $end
$var wire 1 !% \SOMA_PC|Add0~37_sumout\ $end
$var wire 1 "% \MUX_HEX_LEDS|saida_MUX[27]~3_combout\ $end
$var wire 1 #% \ULA|ula_and[28]~28_combout\ $end
$var wire 1 $% \REGS|registrador~354_q\ $end
$var wire 1 %% \SOMA_PC|Add0~38\ $end
$var wire 1 &% \SOMA_PC|Add0~41_sumout\ $end
$var wire 1 '% \MUX_HEX_LEDS|saida_MUX[28]~4_combout\ $end
$var wire 1 (% \ULA|ula_and[29]~29_combout\ $end
$var wire 1 )% \REGS|registrador~355_q\ $end
$var wire 1 *% \SOMA_PC|Add0~42\ $end
$var wire 1 +% \SOMA_PC|Add0~45_sumout\ $end
$var wire 1 ,% \MUX_HEX_LEDS|saida_MUX[29]~5_combout\ $end
$var wire 1 -% \ULA|ula_and[30]~30_combout\ $end
$var wire 1 .% \REGS|registrador~356_q\ $end
$var wire 1 /% \SOMA_PC|Add0~46\ $end
$var wire 1 0% \SOMA_PC|Add0~49_sumout\ $end
$var wire 1 1% \MUX_HEX_LEDS|saida_MUX[30]~6_combout\ $end
$var wire 1 2% \ULA|ula_and[31]~31_combout\ $end
$var wire 1 3% \REGS|registrador~357_q\ $end
$var wire 1 4% \SOMA_PC|Add0~50\ $end
$var wire 1 5% \SOMA_PC|Add0~53_sumout\ $end
$var wire 1 6% \MUX_HEX_LEDS|saida_MUX[31]~7_combout\ $end
$var wire 1 7% \ULA|ula_and[0]~0_combout\ $end
$var wire 1 8% \REGS|registrador~326_q\ $end
$var wire 1 9% \REGS|saidaB[0]~0_combout\ $end
$var wire 1 :% \ULA|ula_and[1]~1_combout\ $end
$var wire 1 ;% \REGS|registrador~1062_combout\ $end
$var wire 1 <% \REGS|registrador~327_q\ $end
$var wire 1 =% \REGS|saidaB[1]~1_combout\ $end
$var wire 1 >% \ULA|ula_and[2]~2_combout\ $end
$var wire 1 ?% \REGS|registrador~328_q\ $end
$var wire 1 @% \REGS|saidaB[2]~2_combout\ $end
$var wire 1 A% \ULA|ula_and[3]~3_combout\ $end
$var wire 1 B% \REGS|registrador~1063_combout\ $end
$var wire 1 C% \REGS|registrador~329_q\ $end
$var wire 1 D% \REGS|saidaB[3]~3_combout\ $end
$var wire 1 E% \ULA|ula_and[4]~4_combout\ $end
$var wire 1 F% \REGS|registrador~1064_combout\ $end
$var wire 1 G% \REGS|registrador~330_q\ $end
$var wire 1 H% \REGS|saidaB[4]~4_combout\ $end
$var wire 1 I% \ULA|ula_and[5]~5_combout\ $end
$var wire 1 J% \REGS|registrador~331_q\ $end
$var wire 1 K% \REGS|saidaB[5]~5_combout\ $end
$var wire 1 L% \ULA|ula_and[6]~6_combout\ $end
$var wire 1 M% \REGS|registrador~332_q\ $end
$var wire 1 N% \REGS|saidaB[6]~6_combout\ $end
$var wire 1 O% \ULA|ula_and[7]~7_combout\ $end
$var wire 1 P% \REGS|registrador~333_q\ $end
$var wire 1 Q% \REGS|saidaB[7]~7_combout\ $end
$var wire 1 R% \ULA|ula_and[8]~8_combout\ $end
$var wire 1 S% \REGS|registrador~1065_combout\ $end
$var wire 1 T% \REGS|registrador~334_q\ $end
$var wire 1 U% \REGS|saidaB[8]~8_combout\ $end
$var wire 1 V% \ULA|ula_and[9]~9_combout\ $end
$var wire 1 W% \REGS|registrador~335_q\ $end
$var wire 1 X% \REGS|saidaB[9]~9_combout\ $end
$var wire 1 Y% \ULA|ula_and[10]~10_combout\ $end
$var wire 1 Z% \REGS|registrador~336_q\ $end
$var wire 1 [% \REGS|saidaB[10]~10_combout\ $end
$var wire 1 \% \ULA|ula_and[11]~11_combout\ $end
$var wire 1 ]% \REGS|registrador~337_q\ $end
$var wire 1 ^% \REGS|saidaB[11]~11_combout\ $end
$var wire 1 _% \ULA|ula_and[12]~12_combout\ $end
$var wire 1 `% \REGS|registrador~1066_combout\ $end
$var wire 1 a% \REGS|registrador~338_q\ $end
$var wire 1 b% \REGS|saidaB[12]~12_combout\ $end
$var wire 1 c% \ULA|ula_and[13]~13_combout\ $end
$var wire 1 d% \REGS|registrador~339_q\ $end
$var wire 1 e% \REGS|saidaB[13]~13_combout\ $end
$var wire 1 f% \ULA|ula_and[14]~14_combout\ $end
$var wire 1 g% \REGS|registrador~340_q\ $end
$var wire 1 h% \REGS|saidaB[14]~14_combout\ $end
$var wire 1 i% \ULA|ula_and[15]~15_combout\ $end
$var wire 1 j% \REGS|registrador~341_q\ $end
$var wire 1 k% \REGS|saidaB[15]~15_combout\ $end
$var wire 1 l% \ULA|ula_and[16]~16_combout\ $end
$var wire 1 m% \REGS|registrador~1067_combout\ $end
$var wire 1 n% \REGS|registrador~342_q\ $end
$var wire 1 o% \REGS|saidaB[16]~16_combout\ $end
$var wire 1 p% \ULA|ula_and[17]~17_combout\ $end
$var wire 1 q% \REGS|registrador~343_q\ $end
$var wire 1 r% \REGS|saidaB[17]~17_combout\ $end
$var wire 1 s% \ULA|ula_and[18]~18_combout\ $end
$var wire 1 t% \REGS|registrador~344_q\ $end
$var wire 1 u% \REGS|saidaB[18]~18_combout\ $end
$var wire 1 v% \ULA|ula_and[19]~19_combout\ $end
$var wire 1 w% \REGS|registrador~345_q\ $end
$var wire 1 x% \REGS|saidaB[19]~19_combout\ $end
$var wire 1 y% \ULA|ula_and[20]~20_combout\ $end
$var wire 1 z% \REGS|registrador~1068_combout\ $end
$var wire 1 {% \REGS|registrador~346_q\ $end
$var wire 1 |% \REGS|saidaB[20]~20_combout\ $end
$var wire 1 }% \ULA|ula_and[21]~21_combout\ $end
$var wire 1 ~% \REGS|registrador~347_q\ $end
$var wire 1 !& \REGS|saidaB[21]~21_combout\ $end
$var wire 1 "& \ULA|ula_and[22]~22_combout\ $end
$var wire 1 #& \REGS|registrador~348_q\ $end
$var wire 1 $& \REGS|saidaB[22]~22_combout\ $end
$var wire 1 %& \ULA|ula_and[23]~23_combout\ $end
$var wire 1 && \REGS|registrador~349_q\ $end
$var wire 1 '& \REGS|saidaB[23]~23_combout\ $end
$var wire 1 (& \REGS|saidaB[24]~24_combout\ $end
$var wire 1 )& \REGS|saidaB[25]~25_combout\ $end
$var wire 1 *& \REGS|saidaB[26]~26_combout\ $end
$var wire 1 +& \REGS|saidaB[27]~27_combout\ $end
$var wire 1 ,& \REGS|saidaB[28]~28_combout\ $end
$var wire 1 -& \REGS|saidaB[29]~29_combout\ $end
$var wire 1 .& \REGS|saidaB[30]~30_combout\ $end
$var wire 1 /& \REGS|saidaB[31]~31_combout\ $end
$var wire 1 0& \MUX_HEX_LEDS|saida_MUX[2]~8_combout\ $end
$var wire 1 1& \COMP_HEX0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 2& \MUX_HEX_LEDS|saida_MUX[3]~9_combout\ $end
$var wire 1 3& \COMP_HEX0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 4& \MUX_HEX_LEDS|saida_MUX[0]~10_combout\ $end
$var wire 1 5& \COMP_HEX0|rascSaida7seg[1]~2_combout\ $end
$var wire 1 6& \COMP_HEX0|rascSaida7seg[2]~3_combout\ $end
$var wire 1 7& \COMP_HEX0|rascSaida7seg[3]~4_combout\ $end
$var wire 1 8& \COMP_HEX0|rascSaida7seg[4]~5_combout\ $end
$var wire 1 9& \COMP_HEX0|rascSaida7seg[5]~6_combout\ $end
$var wire 1 :& \COMP_HEX0|rascSaida7seg[6]~7_combout\ $end
$var wire 1 ;& \MUX_HEX_LEDS|saida_MUX[7]~11_combout\ $end
$var wire 1 <& \MUX_HEX_LEDS|saida_MUX[6]~12_combout\ $end
$var wire 1 =& \MUX_HEX_LEDS|saida_MUX[5]~13_combout\ $end
$var wire 1 >& \COMP_HEX1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ?& \MUX_HEX_LEDS|saida_MUX[4]~14_combout\ $end
$var wire 1 @& \COMP_HEX1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 A& \COMP_HEX1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 B& \COMP_HEX1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 C& \COMP_HEX1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 D& \COMP_HEX1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 E& \COMP_HEX1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 F& \MUX_HEX_LEDS|saida_MUX[11]~15_combout\ $end
$var wire 1 G& \MUX_HEX_LEDS|saida_MUX[10]~16_combout\ $end
$var wire 1 H& \MUX_HEX_LEDS|saida_MUX[9]~17_combout\ $end
$var wire 1 I& \COMP_HEX2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 J& \MUX_HEX_LEDS|saida_MUX[8]~18_combout\ $end
$var wire 1 K& \COMP_HEX2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 L& \COMP_HEX2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 M& \COMP_HEX2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 N& \COMP_HEX2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 O& \COMP_HEX2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 P& \COMP_HEX2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Q& \MUX_HEX_LEDS|saida_MUX[15]~19_combout\ $end
$var wire 1 R& \MUX_HEX_LEDS|saida_MUX[14]~20_combout\ $end
$var wire 1 S& \MUX_HEX_LEDS|saida_MUX[13]~21_combout\ $end
$var wire 1 T& \COMP_HEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 U& \MUX_HEX_LEDS|saida_MUX[12]~22_combout\ $end
$var wire 1 V& \COMP_HEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 W& \COMP_HEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 X& \COMP_HEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Y& \COMP_HEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Z& \COMP_HEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 [& \COMP_HEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 \& \MUX_HEX_LEDS|saida_MUX[19]~23_combout\ $end
$var wire 1 ]& \MUX_HEX_LEDS|saida_MUX[18]~24_combout\ $end
$var wire 1 ^& \MUX_HEX_LEDS|saida_MUX[17]~25_combout\ $end
$var wire 1 _& \COMP_HEX4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 `& \MUX_HEX_LEDS|saida_MUX[16]~26_combout\ $end
$var wire 1 a& \COMP_HEX4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 b& \COMP_HEX4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 c& \COMP_HEX4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 d& \COMP_HEX4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 e& \COMP_HEX4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 f& \COMP_HEX4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 g& \MUX_HEX_LEDS|saida_MUX[23]~27_combout\ $end
$var wire 1 h& \MUX_HEX_LEDS|saida_MUX[22]~28_combout\ $end
$var wire 1 i& \MUX_HEX_LEDS|saida_MUX[21]~29_combout\ $end
$var wire 1 j& \COMP_HEX5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 k& \MUX_HEX_LEDS|saida_MUX[20]~30_combout\ $end
$var wire 1 l& \COMP_HEX5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 m& \COMP_HEX5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 n& \COMP_HEX5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 o& \COMP_HEX5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 p& \COMP_HEX5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 q& \COMP_HEX5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 r& \PC|DOUT\ [31] $end
$var wire 1 s& \PC|DOUT\ [30] $end
$var wire 1 t& \PC|DOUT\ [29] $end
$var wire 1 u& \PC|DOUT\ [28] $end
$var wire 1 v& \PC|DOUT\ [27] $end
$var wire 1 w& \PC|DOUT\ [26] $end
$var wire 1 x& \PC|DOUT\ [25] $end
$var wire 1 y& \PC|DOUT\ [24] $end
$var wire 1 z& \PC|DOUT\ [23] $end
$var wire 1 {& \PC|DOUT\ [22] $end
$var wire 1 |& \PC|DOUT\ [21] $end
$var wire 1 }& \PC|DOUT\ [20] $end
$var wire 1 ~& \PC|DOUT\ [19] $end
$var wire 1 !' \PC|DOUT\ [18] $end
$var wire 1 "' \PC|DOUT\ [17] $end
$var wire 1 #' \PC|DOUT\ [16] $end
$var wire 1 $' \PC|DOUT\ [15] $end
$var wire 1 %' \PC|DOUT\ [14] $end
$var wire 1 &' \PC|DOUT\ [13] $end
$var wire 1 '' \PC|DOUT\ [12] $end
$var wire 1 (' \PC|DOUT\ [11] $end
$var wire 1 )' \PC|DOUT\ [10] $end
$var wire 1 *' \PC|DOUT\ [9] $end
$var wire 1 +' \PC|DOUT\ [8] $end
$var wire 1 ,' \PC|DOUT\ [7] $end
$var wire 1 -' \PC|DOUT\ [6] $end
$var wire 1 .' \PC|DOUT\ [5] $end
$var wire 1 /' \PC|DOUT\ [4] $end
$var wire 1 0' \PC|DOUT\ [3] $end
$var wire 1 1' \PC|DOUT\ [2] $end
$var wire 1 2' \PC|DOUT\ [1] $end
$var wire 1 3' \PC|DOUT\ [0] $end
$var wire 1 4' \ULA|ALT_INV_ula_and[8]~8_combout\ $end
$var wire 1 5' \ULA|ALT_INV_ula_and[7]~7_combout\ $end
$var wire 1 6' \ULA|ALT_INV_ula_and[4]~4_combout\ $end
$var wire 1 7' \ULA|ALT_INV_ula_and[3]~3_combout\ $end
$var wire 1 8' \ULA|ALT_INV_ula_and[2]~2_combout\ $end
$var wire 1 9' \ULA|ALT_INV_ula_and[1]~1_combout\ $end
$var wire 1 :' \ULA|ALT_INV_ula_and[0]~0_combout\ $end
$var wire 1 ;' \REGS|ALT_INV_registrador~349_q\ $end
$var wire 1 <' \REGS|ALT_INV_registrador~348_q\ $end
$var wire 1 =' \REGS|ALT_INV_registrador~347_q\ $end
$var wire 1 >' \REGS|ALT_INV_registrador~346_q\ $end
$var wire 1 ?' \REGS|ALT_INV_registrador~345_q\ $end
$var wire 1 @' \REGS|ALT_INV_registrador~344_q\ $end
$var wire 1 A' \REGS|ALT_INV_registrador~343_q\ $end
$var wire 1 B' \REGS|ALT_INV_registrador~342_q\ $end
$var wire 1 C' \REGS|ALT_INV_registrador~341_q\ $end
$var wire 1 D' \REGS|ALT_INV_registrador~340_q\ $end
$var wire 1 E' \REGS|ALT_INV_registrador~339_q\ $end
$var wire 1 F' \REGS|ALT_INV_registrador~338_q\ $end
$var wire 1 G' \REGS|ALT_INV_registrador~337_q\ $end
$var wire 1 H' \REGS|ALT_INV_registrador~336_q\ $end
$var wire 1 I' \REGS|ALT_INV_registrador~335_q\ $end
$var wire 1 J' \REGS|ALT_INV_registrador~334_q\ $end
$var wire 1 K' \REGS|ALT_INV_registrador~333_q\ $end
$var wire 1 L' \REGS|ALT_INV_registrador~332_q\ $end
$var wire 1 M' \REGS|ALT_INV_registrador~331_q\ $end
$var wire 1 N' \REGS|ALT_INV_registrador~330_q\ $end
$var wire 1 O' \REGS|ALT_INV_registrador~329_q\ $end
$var wire 1 P' \REGS|ALT_INV_registrador~328_q\ $end
$var wire 1 Q' \REGS|ALT_INV_registrador~327_q\ $end
$var wire 1 R' \REGS|ALT_INV_registrador~326_q\ $end
$var wire 1 S' \PC|ALT_INV_DOUT\ [31] $end
$var wire 1 T' \PC|ALT_INV_DOUT\ [30] $end
$var wire 1 U' \PC|ALT_INV_DOUT\ [29] $end
$var wire 1 V' \PC|ALT_INV_DOUT\ [28] $end
$var wire 1 W' \PC|ALT_INV_DOUT\ [27] $end
$var wire 1 X' \PC|ALT_INV_DOUT\ [26] $end
$var wire 1 Y' \PC|ALT_INV_DOUT\ [25] $end
$var wire 1 Z' \PC|ALT_INV_DOUT\ [24] $end
$var wire 1 [' \PC|ALT_INV_DOUT\ [23] $end
$var wire 1 \' \PC|ALT_INV_DOUT\ [22] $end
$var wire 1 ]' \PC|ALT_INV_DOUT\ [21] $end
$var wire 1 ^' \PC|ALT_INV_DOUT\ [20] $end
$var wire 1 _' \PC|ALT_INV_DOUT\ [19] $end
$var wire 1 `' \PC|ALT_INV_DOUT\ [18] $end
$var wire 1 a' \PC|ALT_INV_DOUT\ [17] $end
$var wire 1 b' \PC|ALT_INV_DOUT\ [16] $end
$var wire 1 c' \PC|ALT_INV_DOUT\ [15] $end
$var wire 1 d' \PC|ALT_INV_DOUT\ [14] $end
$var wire 1 e' \PC|ALT_INV_DOUT\ [13] $end
$var wire 1 f' \PC|ALT_INV_DOUT\ [12] $end
$var wire 1 g' \PC|ALT_INV_DOUT\ [11] $end
$var wire 1 h' \PC|ALT_INV_DOUT\ [10] $end
$var wire 1 i' \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 j' \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 k' \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 l' \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 m' \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 n' \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 o' \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 p' \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 q' \REGS|ALT_INV_registrador~357_q\ $end
$var wire 1 r' \REGS|ALT_INV_registrador~356_q\ $end
$var wire 1 s' \REGS|ALT_INV_registrador~355_q\ $end
$var wire 1 t' \REGS|ALT_INV_registrador~354_q\ $end
$var wire 1 u' \REGS|ALT_INV_registrador~353_q\ $end
$var wire 1 v' \REGS|ALT_INV_registrador~352_q\ $end
$var wire 1 w' \REGS|ALT_INV_registrador~351_q\ $end
$var wire 1 x' \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 y' \REGS|ALT_INV_registrador~350_q\ $end
$var wire 1 z' \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 {' \ALT_INV_SW[0]~input_o\ $end
$var wire 1 |' \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 }' \MUX_HEX_LEDS|ALT_INV_saida_MUX[20]~30_combout\ $end
$var wire 1 ~' \MUX_HEX_LEDS|ALT_INV_saida_MUX[21]~29_combout\ $end
$var wire 1 !( \MUX_HEX_LEDS|ALT_INV_saida_MUX[22]~28_combout\ $end
$var wire 1 "( \MUX_HEX_LEDS|ALT_INV_saida_MUX[23]~27_combout\ $end
$var wire 1 #( \MUX_HEX_LEDS|ALT_INV_saida_MUX[16]~26_combout\ $end
$var wire 1 $( \MUX_HEX_LEDS|ALT_INV_saida_MUX[17]~25_combout\ $end
$var wire 1 %( \MUX_HEX_LEDS|ALT_INV_saida_MUX[18]~24_combout\ $end
$var wire 1 &( \MUX_HEX_LEDS|ALT_INV_saida_MUX[19]~23_combout\ $end
$var wire 1 '( \MUX_HEX_LEDS|ALT_INV_saida_MUX[12]~22_combout\ $end
$var wire 1 (( \MUX_HEX_LEDS|ALT_INV_saida_MUX[13]~21_combout\ $end
$var wire 1 )( \MUX_HEX_LEDS|ALT_INV_saida_MUX[14]~20_combout\ $end
$var wire 1 *( \MUX_HEX_LEDS|ALT_INV_saida_MUX[15]~19_combout\ $end
$var wire 1 +( \MUX_HEX_LEDS|ALT_INV_saida_MUX[8]~18_combout\ $end
$var wire 1 ,( \MUX_HEX_LEDS|ALT_INV_saida_MUX[9]~17_combout\ $end
$var wire 1 -( \MUX_HEX_LEDS|ALT_INV_saida_MUX[10]~16_combout\ $end
$var wire 1 .( \MUX_HEX_LEDS|ALT_INV_saida_MUX[11]~15_combout\ $end
$var wire 1 /( \MUX_HEX_LEDS|ALT_INV_saida_MUX[4]~14_combout\ $end
$var wire 1 0( \MUX_HEX_LEDS|ALT_INV_saida_MUX[5]~13_combout\ $end
$var wire 1 1( \MUX_HEX_LEDS|ALT_INV_saida_MUX[6]~12_combout\ $end
$var wire 1 2( \MUX_HEX_LEDS|ALT_INV_saida_MUX[7]~11_combout\ $end
$var wire 1 3( \COMP_HEX0|ALT_INV_rascSaida7seg[2]~3_combout\ $end
$var wire 1 4( \COMP_HEX0|ALT_INV_rascSaida7seg[1]~2_combout\ $end
$var wire 1 5( \MUX_HEX_LEDS|ALT_INV_saida_MUX[0]~10_combout\ $end
$var wire 1 6( \MUX_HEX_LEDS|ALT_INV_saida_MUX[3]~9_combout\ $end
$var wire 1 7( \MUX_HEX_LEDS|ALT_INV_saida_MUX[2]~8_combout\ $end
$var wire 1 8( \ULA|ALT_INV_ula_and[23]~23_combout\ $end
$var wire 1 9( \ULA|ALT_INV_ula_and[20]~20_combout\ $end
$var wire 1 :( \ULA|ALT_INV_ula_and[19]~19_combout\ $end
$var wire 1 ;( \ULA|ALT_INV_ula_and[16]~16_combout\ $end
$var wire 1 <( \ULA|ALT_INV_ula_and[15]~15_combout\ $end
$var wire 1 =( \ULA|ALT_INV_ula_and[12]~12_combout\ $end
$var wire 1 >( \ULA|ALT_INV_ula_and[11]~11_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
0G!
1H!
xI!
1J!
1K!
1L!
1M!
1N!
1O!
xP!
xQ!
xv"
xw"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
0-#
0.#
0/#
10#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
1O#
0P#
1Q#
0R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
0o#
1p#
0q#
0r#
1s#
0t#
0u#
0v#
1w#
1x#
1y#
0z#
0{#
0|#
0}#
1~#
1!$
1"$
0#$
0$$
0%$
0&$
1'$
1($
1)$
0*$
0+$
0,$
0-$
1.$
1/$
10$
01$
02$
03$
04$
15$
16$
17$
08$
09$
0:$
1;$
0<$
x=$
1>$
0?$
1@$
1A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
1r$
0s$
0t$
0u$
1v$
1w$
0x$
0y$
0z$
1{$
1|$
0}$
0~$
0!%
1"%
1#%
0$%
0%%
0&%
1'%
1(%
0)%
0*%
0+%
1,%
1-%
0.%
0/%
00%
11%
12%
03%
04%
05%
16%
17%
08%
09%
0:%
1;%
0<%
1=%
1>%
0?%
0@%
0A%
1B%
0C%
1D%
0E%
1F%
0G%
0H%
1I%
0J%
0K%
1L%
0M%
0N%
1O%
0P%
0Q%
0R%
1S%
0T%
0U%
1V%
0W%
0X%
1Y%
0Z%
0[%
1\%
0]%
0^%
0_%
1`%
0a%
0b%
1c%
0d%
0e%
1f%
0g%
0h%
1i%
0j%
0k%
0l%
1m%
0n%
0o%
1p%
0q%
0r%
1s%
0t%
0u%
1v%
0w%
0x%
0y%
1z%
0{%
0|%
1}%
0~%
0!&
1"&
0#&
0$&
1%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
10&
01&
02&
13&
14&
05&
16&
07&
18&
09&
0:&
1;&
1<&
1=&
0>&
1?&
1@&
1A&
1B&
0C&
0D&
0E&
1F&
1G&
1H&
0I&
1J&
1K&
1L&
1M&
0N&
0O&
0P&
1Q&
1R&
1S&
0T&
1U&
1V&
1W&
1X&
0Y&
0Z&
0[&
1\&
1]&
1^&
0_&
1`&
1a&
1b&
1c&
0d&
0e&
0f&
1g&
1h&
1i&
0j&
1k&
1l&
1m&
1n&
0o&
0p&
0q&
14'
05'
16'
17'
08'
19'
0:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
1q'
1r'
1s'
1t'
1u'
1v'
1w'
0x'
1y'
1z'
0{'
1|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
14(
05(
16(
07(
08(
19(
0:(
1;(
0<(
1=(
0>(
xM
xN
xO
0P
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
1&!
xR!
xS!
xT!
0U!
xV!
xW!
xX!
xY!
xZ!
x[!
x\!
x]!
x^!
1_!
0`!
0a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
1*"
0+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
14"
15"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
0H"
1I"
0J"
1K"
0L"
0M"
1N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
1V"
1W"
1X"
0Y"
0Z"
0["
0\"
1]"
1^"
1_"
0`"
0a"
0b"
0c"
1d"
1e"
1f"
0g"
0h"
0i"
0j"
1k"
1l"
1m"
0n"
0o"
0p"
0q"
1r"
1s"
1t"
0u"
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
x2'
x3'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
0#
0$
1%
0&
0'
1(
0)
0*
0+
0,
1-
1.
1/
00
01
02
03
14
15
16
07
08
09
0:
1;
1<
1=
0>
0?
0@
0A
1B
1C
1D
0E
0F
0G
0H
1I
1J
1K
0L
0Q
0R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
0w
1x
0y
1z
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
1E!
0F!
$end
#10000
1P
1U!
1<$
0z'
0>$
0@$
#20000
0P
0U!
0<$
1z'
1>$
1@$
11'
1N$
1s$
1x$
1}$
1$%
1)%
1.%
13%
18%
1<%
1?%
1C%
1G%
1J%
1M%
1P%
1T%
1W%
1Z%
1]%
1a%
1d%
1g%
1j%
1n%
1q%
1t%
1w%
1{%
1~%
1#&
1&&
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0y'
0p'
0A$
1B$
0L$
0M$
0q$
1(&
0r$
0v$
1)&
0w$
0{$
1*&
0|$
0"%
1+&
0#%
0'%
1,&
0(%
0,%
1-&
0-%
01%
1.&
02%
06%
1/&
07%
19%
04&
1:%
0=%
15&
0>%
1@%
00&
1A%
0D%
12&
1E%
1H%
0?&
0I%
1K%
0=&
0L%
1N%
0<&
0O%
1Q%
0;&
1R%
1U%
0J&
0V%
1X%
0H&
0Y%
1[%
0G&
0\%
1^%
0F&
1_%
1b%
0U&
0c%
1e%
0S&
0f%
1h%
0R&
0i%
1k%
0Q&
1l%
1o%
0`&
0p%
1r%
0^&
0s%
1u%
0]&
0v%
1x%
0\&
1y%
1|%
0k&
0}%
1!&
0i&
0"&
1$&
0h&
0%&
1'&
0g&
1"(
18(
1!(
1~'
1}'
09(
1&(
1:(
1%(
1$(
1#(
0;(
1*(
1<(
1)(
1((
1'(
0=(
1.(
1>(
1-(
1,(
1+(
04'
12(
15'
11(
10(
1/(
06'
06(
07'
17(
18'
04(
09'
15(
1:'
1x'
1C$
09%
0:%
0@%
0A%
0H%
0K%
0N%
0Q%
0U%
0X%
0[%
0^%
0b%
0e%
0h%
0k%
0o%
0r%
0u%
0x%
0|%
0!&
0$&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
02&
05&
0;%
0B%
03&
17&
08&
0F%
0@&
0A&
0B&
1E&
0S%
0K&
0L&
0M&
1P&
0`%
0V&
0W&
0X&
1[&
0m%
0a&
0b&
0c&
1f&
0z%
0l&
0m&
0n&
1q&
14(
16(
17'
19'
1F#
0f#
1E#
0e#
1D#
0d#
1C#
1B#
0b#
1A#
0a#
1@#
0`#
1?#
1>#
0^#
1=#
0]#
1<#
0\#
1;#
1:#
0Z#
19#
0Y#
18#
0X#
17#
16#
0V#
15#
0U#
14#
0T#
13#
02#
1R#
11#
0Q#
00#
1P#
1/#
0O#
1N#
0,#
0n#
1M#
0+#
0m#
1L#
0*#
0l#
1K#
0)#
0k#
1J#
0(#
0j#
1I#
0'#
0i#
1H#
0&#
0h#
1G#
0%#
0g#
0S#
0W#
0[#
0_#
0c#
1;%
1B%
07&
1:&
1r!
04"
1s!
05"
1t!
06"
1u!
1v!
08"
1w!
09"
1x!
0:"
1y!
1z!
0<"
1{!
0="
1|!
0>"
1}!
1~!
0@"
1!"
0A"
1""
0B"
1#"
1$"
0D"
1%"
0E"
1&"
0F"
1'"
0("
1H"
1)"
0I"
0*"
1J"
1+"
0K"
1j!
0b!
0,"
1k!
0c!
0-"
1l!
0d!
0."
1m!
0e!
0/"
1n!
0f!
00"
1o!
0g!
01"
1p!
0h!
02"
1q!
0i!
03"
0G"
0C"
0?"
0;"
07"
1F!
0E!
1D!
0C!
1B!
1A!
1@!
1?!
1>!
1=!
1<!
1;!
1:!
19!
18!
17!
16!
15!
14!
13!
12!
11!
10!
1/!
1.!
1-!
1,!
1+!
1*!
1)!
1(!
1'!
0z
1y
0x
1w
0u
0t
0s
0q
0p
0o
0m
0l
0k
0i
0h
0g
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
1:$
07$
06$
05$
13$
00$
0/$
0.$
1,$
0)$
0($
0'$
1%$
0"$
0!$
0~#
1|#
0y#
0x#
0w#
0s#
1r#
0p#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
0R#
01#
0P#
0/#
0v
0r
0n
0j
0f
1o"
0r"
0s"
0t"
1h"
0k"
0l"
0m"
1a"
0d"
0e"
0f"
1Z"
0]"
0^"
0_"
1S"
0V"
0W"
0X"
0N"
1O"
0Q"
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0H"
0)"
0J"
0+"
0K
0J
0I
1F
0D
0C
0B
1?
0=
0<
0;
18
06
05
04
11
0/
0.
0-
1*
0(
1&
0%
0F!
0D!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0y
0w
1u#
0r#
1L"
0O"
0&
1#
#30000
1P
1U!
1<$
0z'
0>$
0@$
#40000
0P
0U!
0<$
1z'
1>$
1@$
01'
10'
0o'
1p'
1A$
0B$
0C$
1D$
1E$
1C$
0D$
0E$
#50000
1P
1U!
1<$
0z'
0>$
0@$
#60000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
0C$
1D$
1E$
#70000
1P
1U!
1<$
0z'
0>$
0@$
#80000
0P
0U!
0<$
1z'
1>$
1@$
01'
00'
1/'
0n'
1o'
1p'
1A$
0B$
1C$
0D$
0E$
1F$
1G$
1E$
0F$
0C$
0G$
#90000
1P
1U!
1<$
0z'
0>$
0@$
#100000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
1C$
#110000
1P
1U!
1<$
0z'
0>$
0@$
#120000
0P
0U!
0<$
1z'
1>$
1@$
01'
10'
0o'
1p'
1A$
0B$
0C$
1D$
0E$
1F$
1C$
0D$
1E$
0F$
1G$
0G$
#130000
1P
1U!
1<$
0z'
0>$
0@$
#140000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
0C$
1D$
0E$
1F$
1G$
#150000
1P
1U!
1<$
0z'
0>$
0@$
#160000
0P
0U!
0<$
1z'
1>$
1@$
01'
00'
0/'
1.'
0m'
1n'
1o'
1p'
1A$
0B$
1C$
0D$
1E$
0F$
0G$
1H$
1I$
1G$
0H$
0E$
0C$
0I$
#170000
1P
1U!
1<$
0z'
0>$
0@$
#180000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
1C$
#190000
1P
1U!
1<$
0z'
0>$
0@$
#200000
0P
0U!
0<$
1z'
1>$
1@$
01'
10'
0o'
1p'
1A$
0B$
0C$
1D$
1E$
1C$
0D$
0E$
#210000
1P
1U!
1<$
0z'
0>$
0@$
#220000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
0C$
1D$
1E$
#230000
1P
1U!
1<$
0z'
0>$
0@$
#240000
0P
0U!
0<$
1z'
1>$
1@$
01'
00'
1/'
0n'
1o'
1p'
1A$
0B$
1C$
0D$
0E$
1F$
0G$
1H$
1E$
0F$
0C$
1G$
0H$
1I$
0I$
#250000
1P
1U!
1<$
0z'
0>$
0@$
#260000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
1C$
#270000
1P
1U!
1<$
0z'
0>$
0@$
#280000
0P
0U!
0<$
1z'
1>$
1@$
01'
10'
0o'
1p'
1A$
0B$
0C$
1D$
0E$
1F$
1C$
0D$
1E$
0F$
0G$
1H$
1I$
1G$
0H$
0I$
#290000
1P
1U!
1<$
0z'
0>$
0@$
#300000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
0C$
1D$
0E$
1F$
0G$
1H$
1I$
#310000
1P
1U!
1<$
0z'
0>$
0@$
#320000
0P
0U!
0<$
1z'
1>$
1@$
01'
00'
0/'
0.'
1-'
0l'
1m'
1n'
1o'
1p'
1A$
0B$
1C$
0D$
1E$
0F$
1G$
0H$
0I$
1J$
1K$
1I$
0J$
0G$
0E$
0C$
0K$
#330000
1P
1U!
1<$
0z'
0>$
0@$
#340000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
1C$
#350000
1P
1U!
1<$
0z'
0>$
0@$
#360000
0P
0U!
0<$
1z'
1>$
1@$
01'
10'
0o'
1p'
1A$
0B$
0C$
1D$
1E$
1C$
0D$
0E$
#370000
1P
1U!
1<$
0z'
0>$
0@$
#380000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
0C$
1D$
1E$
#390000
1P
1U!
1<$
0z'
0>$
0@$
#400000
0P
0U!
0<$
1z'
1>$
1@$
01'
00'
1/'
0n'
1o'
1p'
1A$
0B$
1C$
0D$
0E$
1F$
1G$
1E$
0F$
0C$
0G$
#410000
1P
1U!
1<$
0z'
0>$
0@$
#420000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
1C$
#430000
1P
1U!
1<$
0z'
0>$
0@$
#440000
0P
0U!
0<$
1z'
1>$
1@$
01'
10'
0o'
1p'
1A$
0B$
0C$
1D$
0E$
1F$
1C$
0D$
1E$
0F$
1G$
0G$
#450000
1P
1U!
1<$
0z'
0>$
0@$
#460000
0P
0U!
0<$
1z'
1>$
1@$
11'
0p'
0A$
1B$
0C$
1D$
0E$
1F$
1G$
#470000
1P
1U!
1<$
0z'
0>$
0@$
#480000
0P
0U!
0<$
1z'
1>$
1@$
01'
00'
0/'
1.'
0m'
1n'
1o'
1p'
1A$
0B$
1C$
0D$
1E$
0F$
0G$
1H$
0I$
1J$
1G$
0H$
0E$
0C$
1I$
0J$
1K$
0K$
#490000
1P
1U!
1<$
0z'
0>$
0@$
#500000
