#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr  7 13:19:02 2024
# Process ID: 1896
# Current directory: C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21012 C:\2024_CA_LAB\LAB\week05\lab02_datapath\sim\xsim\lab02_datapath\lab02_datapath.xpr
# Log file: C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/vivado.log
# Journal file: C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1037.398 ; gain = 105.332
update_compile_order -fileset sources_1
add_files -norecurse C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v
update_compile_order -fileset sources_1
set_property top tb_datapath_modified [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xelab -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_behav xil_defaultlib.tb_datapath xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_datapath_behav -key {Behavioral:sim_1:Functional:tb_datapath} -tclbatch {tb_datapath.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_datapath.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
datapath test!!
$stop called at time : 50 ns : File "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench.v" Line 51
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_datapath_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.398 ; gain = 0.000
set_property top tb_datapath_modified [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath_modified' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xelab -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder_4bit.v" Line 1. Module full_adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_4bit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.tb_datapath_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_datapath_modified_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/xsim.dir/tb_datapath_modified_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr  7 13:30:54 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
datapath test!!
$stop called at time : 50 ns : File "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.477 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath_modified' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xelab -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_datapath_modified_behav -key {Behavioral:sim_1:Functional:tb_datapath_modified} -tclbatch {tb_datapath_modified.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_datapath_modified.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
datapath test!!
$stop called at time : 100 ns : File "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_datapath_modified_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.477 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
datapath test!!
$stop called at time : 100 ns : File "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v" Line 55
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath_modified' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xelab -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'result_tb' on this module [C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath_modified' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_modified_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xelab -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'result_tb' on this module [C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_datapath_modified' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_datapath_modified_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_datapath_modified
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2024_CA_LAB/LAB/week05/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim'
"xelab -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 53ac73acd2c846d2ac94a4ca850882f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_datapath_modified_behav xil_defaultlib.tb_datapath_modified xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder_4bit.v" Line 1. Module full_adder_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/2024_CA_LAB/LAB/week05/lab02_datapath/src/rtl/half_adder.v" Line 1. Module half_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_4bit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.tb_datapath_modified
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_datapath_modified_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
datapath test!!
$stop called at time : 100 ns : File "C:/2024_CA_LAB/LAB/week05/lab02_datapath/testbench/testbench_modified.v" Line 55
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 14:58:19 2024...
