//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8BB51_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void) {
    // $[Config Calls]
    // Save the SFRPAGE
    uint8_t SFRPAGE_save = SFRPAGE;
    WDT_0_enter_DefaultMode_from_RESET();
    PORTS_0_enter_DefaultMode_from_RESET();
    PORTS_2_enter_DefaultMode_from_RESET();
    PBCFG_0_enter_DefaultMode_from_RESET();
    AMUXCP_0_enterDefaultMode_from_RESET();
    CLOCK_0_enter_DefaultMode_from_RESET();
    TIMER01_0_enter_DefaultMode_from_RESET();
    TIMER_SETUP_0_enter_DefaultMode_from_RESET();
    UART_0_enter_DefaultMode_from_RESET();
    VREF_0_enter_DefaultMode_from_RESET();
    EXTINT_0_enter_DefaultMode_from_RESET();
    INTERRUPT_0_enter_DefaultMode_from_RESET();
    // Restore the SFRPAGE
    SFRPAGE = SFRPAGE_save;
    // [Config Calls]$
}

//================================================================================
// WDT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void WDT_0_enter_DefaultMode_from_RESET(void) {
    // $[Watchdog Timer Init Variable Declarations]
    // [Watchdog Timer Init Variable Declarations]$
    
    // $[WDTCN - Watchdog Timer Control]
    SFRPAGE = 0x00;
    //Disable Watchdog with key sequence
    WDTCN = 0xDE; //First key
    WDTCN = 0xAD; //Second key
    // [WDTCN - Watchdog Timer Control]$
}

//================================================================================
// PORTS_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_0_enter_DefaultMode_from_RESET(void) {
    // $[P0 - Port 0 Pin Latch]
    // [P0 - Port 0 Pin Latch]$

    // $[P0MDOUT - Port 0 Output Mode]
    /***********************************************************************
     - P0.0 output is open-drain
     - P0.1 output is open-drain
     - P0.2 output is open-drain
     - P0.3 output is open-drain
     - P0.4 output is push-pull
     - P0.5 output is open-drain
     - P0.6 output is open-drain
     - P0.7 output is open-drain
     ***********************************************************************/
    SFRPAGE = 0x00;
    P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__OPEN_DRAIN
            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN
            | P0MDOUT_B4__PUSH_PULL | P0MDOUT_B5__OPEN_DRAIN
            | P0MDOUT_B6__OPEN_DRAIN | P0MDOUT_B7__OPEN_DRAIN;
    // [P0MDOUT - Port 0 Output Mode]$

    // $[P0MDIN - Port 0 Input Mode]
    /***********************************************************************
     - P0.0 pin is configured for analog mode
     - P0.1 pin is configured for digital mode
     - P0.2 pin is configured for digital mode
     - P0.3 pin is configured for digital mode
     - P0.4 pin is configured for digital mode
     - P0.5 pin is configured for digital mode
     - P0.6 pin is configured for digital mode
     - P0.7 pin is configured for digital mode
     ***********************************************************************/
    P0MDIN = P0MDIN_B0__ANALOG | P0MDIN_B1__DIGITAL | P0MDIN_B2__DIGITAL
            | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
            | P0MDIN_B6__DIGITAL | P0MDIN_B7__DIGITAL;
    // [P0MDIN - Port 0 Input Mode]$

    // $[P0SKIP - Port 0 Skip]
    // [P0SKIP - Port 0 Skip]$

    // $[P0MASK - Port 0 Mask]
    // [P0MASK - Port 0 Mask]$

    // $[P0MAT - Port 0 Match]
    // [P0MAT - Port 0 Match]$

}

//================================================================================
// PORTS_2_enter_DefaultMode_from_RESET
//================================================================================
extern void PORTS_2_enter_DefaultMode_from_RESET(void) {
    // $[P2 - Port 2 Pin Latch]
    // [P2 - Port 2 Pin Latch]$

    // $[P2MDOUT - Port 2 Output Mode]
    // [P2MDOUT - Port 2 Output Mode]$

    // $[P2MDIN - Port 2 Input Mode]
    /***********************************************************************
     - P2.0 pin is configured for digital mode
     - P2.1 pin is configured for analog mode
     - P2.2 pin is configured for digital mode
     - P2.3 pin is configured for analog mode
     - P2.4 pin is configured for analog mode
     - P2.5 pin is configured for analog mode
     - P2.6 pin is configured for analog mode
     - P2.7 pin is configured for analog mode
     ***********************************************************************/
    SFRPAGE = 0x20;
    P2MDIN = P2MDIN_B0__DIGITAL;
    // [P2MDIN - Port 2 Input Mode]$
}

//================================================================================
// PBCFG_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PBCFG_0_enter_DefaultMode_from_RESET(void) {
    // $[XBR2 - Port I/O Crossbar 2]
    /***********************************************************************
     - Weak Pullups enabled
     - Crossbar enabled
     - UART1 I/O unavailable at Port pin
     - UART1 RTS1 unavailable at Port pin
     - UART1 CTS1 unavailable at Port pin
     ***********************************************************************/
    SFRPAGE = 0x00;
    XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
            | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
            | XBR2_URT1CTSE__DISABLED;
    // [XBR2 - Port I/O Crossbar 2]$

    // $[PRTDRV - Port Drive Strength]
    // [PRTDRV - Port Drive Strength]$

    // $[XBR0 - Port I/O Crossbar 0]
    /***********************************************************************
     - UART0 TX0, RX0 routed to Port pins P0.4 and P0.5
     - SPI I/O unavailable at Port pins
     - SMBus 0 I/O unavailable at Port pins
     - CP0 unavailable at Port pin
     - Asynchronous CP0 unavailable at Port pin
     - CP1 unavailable at Port pin
     - Asynchronous CP1 unavailable at Port pin
     - SYSCLK unavailable at Port pin
     ***********************************************************************/
    XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__DISABLED
            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
    // [XBR0 - Port I/O Crossbar 0]$

    // $[XBR1 - Port I/O Crossbar 1]
    // [XBR1 - Port I/O Crossbar 1]$

}

//================================================================================
// AMUXCP_0_enter_DefaultMode_from_RESET
//================================================================================
extern void AMUXCP_0_enterDefaultMode_from_RESET(void){
    uint8_t i;

    SFRPAGE = 0x30;
    // $[CLKGRP0 - Clock Group 0]
    CLKGRP0 |= CLKGRP0_EN_CPCLK__ENABLE;
    // [CLKGRP0 - Clock Group 0]$

    // $[CP0CN - AMUXCP Control 0]
    CP0CN |= CP0CN_EN_CPLDO__ENABLED;
    for (i = 0; i < 200; i++);
    CP0CN |= CP0CN_EN_CP__ENABLED;
    while ((CP0CN & CP0CN_CP_STARTUP_DONE__BMASK) == CP0CN_CP_STARTUP_DONE__ONGOING);
    // [CP0CN - AMUXCP Control 0]$
}

//================================================================================
// CLOCK_0_enter_DefaultMode_from_RESET
//================================================================================
extern void CLOCK_0_enter_DefaultMode_from_RESET(void) {
    // $[HFOSC1 Setup]
    // [HFOSC1 Setup]$

    // $[CLKSEL - Clock Select]
    /***********************************************************************
     - Clock derived from the Internal High Frequency Oscillator 0
     - SYSCLK is equal to selected clock source divided by 1
     ***********************************************************************/
    CLKSEL = CLKSEL_CLKSL__HFOSC0_clk24p5 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
    while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY);
    // [CLKSEL - Clock Select]$

    // $[CLKGRP0 - Clock Group 0]
    // [CLKGRP0 - Clock Group 0]$
}

//================================================================================
// TIMER01_0_enter_DefaultMode_from_RESET
//================================================================================
extern void TIMER01_0_enter_DefaultMode_from_RESET(void) {
    // $[Timer Initialization]
    //Save Timer Configuration
    uint8_t TCON_save;

    SFRPAGE = 0x00;
    TCON_save = TCON;
    //Stop Timers
    TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;

    // [Timer Initialization]$

    // $[TH0 - Timer 0 High Byte]
    // [TH0 - Timer 0 High Byte]$

    // $[TL0 - Timer 0 Low Byte]
    // [TL0 - Timer 0 Low Byte]$

    // $[TH1 - Timer 1 High Byte]
    /***********************************************************************
     - Timer 1 High Byte = 0xF7
     ***********************************************************************/
    TH1 = (0xF7 << TH1_TH1__SHIFT);
    // [TH1 - Timer 1 High Byte]$

    // $[TL1 - Timer 1 Low Byte]
    // [TL1 - Timer 1 Low Byte]$

    // $[Timer Restoration]
    //Restore Timer Configuration
    TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);

    // [Timer Restoration]$

}

//================================================================================
// TIMER_SETUP_0_enter_DefaultMode_from_RESET
//================================================================================
extern void TIMER_SETUP_0_enter_DefaultMode_from_RESET(void) {
    // $[CKCON0 - Clock Control 0]
    // [CKCON0 - Clock Control 0]$

    // $[CKCON1 - Clock Control 1]
    // [CKCON1 - Clock Control 1]$

    // $[TMOD - Timer 0/1 Mode]
    /***********************************************************************
     - Mode 0, 13-bit Counter/Timer
     - Mode 2, 8-bit Counter/Timer with Auto-Reload
     - Timer Mode
     - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
     - Timer Mode
     - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
     ***********************************************************************/
    SFRPAGE = 0x00;
    TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
    // [TMOD - Timer 0/1 Mode]$

    // $[TCON - Timer 0/1 Control]
    /***********************************************************************
     - Start Timer 1 running
     ***********************************************************************/
    TCON |= TCON_TR1__RUN | TCON_IT0__EDGE | TCON_IT1__EDGE;
    TCON &= ~0x0A; // Clear IEx
    // [TCON - Timer 0/1 Control]$

}

//================================================================================
// UART_0_enter_DefaultMode_from_RESET
//================================================================================
extern void UART_0_enter_DefaultMode_from_RESET(void) {
    // $[SCON0 - UART0 Serial Port Control]
    // [SCON0 - UART0 Serial Port Control]$

}

//================================================================================
// VREF_0_enter_DefaultMode_from_RESET
//================================================================================
extern void VREF_0_enter_DefaultMode_from_RESET(void) {
    // $[REF0CN - Voltage Reference Control]
    /***********************************************************************
     - Enable on-chip voltage reference to drive VREF pin
     - Configure 1X gain setting for 1.2V output
     ***********************************************************************/
    SFRPAGE = 0x00;
    REF0CN = REF0CN_EN__ENABLE | REF0CN_GAIN__GAIN1X;
    // [REF0CN - Voltage Reference Control]$

}

//================================================================================
// EXTINT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void EXTINT_0_enter_DefaultMode_from_RESET(void) {
    // $[IT01CF - INT0/INT1 Configuration]
    /***********************************************************************
     - INT0 input is active low
     - Select P0.2
     - INT1 input is active low
     - Select P0.3
     ***********************************************************************/
    SFRPAGE = 0x00;
    IT01CF = IT01CF_IN0PL__ACTIVE_LOW | IT01CF_IN0SL__P0_2
            | IT01CF_IN1PL__ACTIVE_LOW | IT01CF_IN1SL__P0_3;
    // [IT01CF - INT0/INT1 Configuration]$

}

//================================================================================
// INTERRUPT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void INTERRUPT_0_enter_DefaultMode_from_RESET(void) {
    // $[EIE1 - Extended Interrupt Enable 1]
    /***********************************************************************
     - Disable interrupt requests generated by the ADINT flag
     - Disable ADC0 Window Comparison interrupt
     - Disable CP0 interrupts
     - Disable CP1 interrupts
     - Disable all Port Match interrupts
     - Disable all PCA0 interrupts
     - Disable all SMB0 interrupts
     - Disable Timer 3 interrupts
     ***********************************************************************/
    SFRPAGE = 0x00;
    EIE1 = EIE1_EADC0__DISABLED | EIE1_EWADC0__DISABLED | EIE1_ECP0__DISABLED
            | EIE1_ECP1__DISABLED | EIE1_EMAT__DISABLED | EIE1_EPCA0__DISABLED
            | EIE1_ESMB0__DISABLED | EIE1_ET3__DISABLED;
    // [EIE1 - Extended Interrupt Enable 1]$

    // $[EIE2 - Extended Interrupt Enable 2]
    // [EIE2 - Extended Interrupt Enable 2]$

    // $[EIP1H - Extended Interrupt Priority 1 High]
    // [EIP1H - Extended Interrupt Priority 1 High]$

    // $[EIP1 - Extended Interrupt Priority 1 Low]
    // [EIP1 - Extended Interrupt Priority 1 Low]$

    // $[EIP2 - Extended Interrupt Priority 2]
    // [EIP2 - Extended Interrupt Priority 2]$

    // $[EIP2H - Extended Interrupt Priority 2 High]
    // [EIP2H - Extended Interrupt Priority 2 High]$

    // $[IE - Interrupt Enable]
    /***********************************************************************
     - Enable each interrupt according to its individual mask setting
     - Disable external interrupt 0
     - Disable external interrupt 1
     - Disable all SPI0 interrupts
     - Disable all Timer 0 interrupt
     - Disable all Timer 1 interrupt
     - Disable Timer 2 interrupt
     - Disable UART0 interrupt
     ***********************************************************************/
    IE = IE_EA__ENABLED | IE_EX0__ENABLED | IE_EX1__ENABLED
            | IE_ESPI0__DISABLED | IE_ET0__DISABLED | IE_ET1__DISABLED
            | IE_ET2__DISABLED | IE_ES0__DISABLED;
    // [IE - Interrupt Enable]$

    // $[IP - Interrupt Priority]
    // [IP - Interrupt Priority]$

    // $[IPH - Interrupt Priority High]
    // [IPH - Interrupt Priority High]$

}
