<?xml version="1.0" encoding="utf-8"?>
<module id="PCI" HW_revision="" XML_version="1" description="The PCI module allows communication with devices complaint to the PCI Local Bus Specification (revision 2.3) via a 32-bit address/data bus operating at speeds up to 33 MHz.">
	<register id="PCISTATSET" acronym="PCISTATSET" offset="0x010" width="32" description="Used to set bits in the internal status register and to read the status of the internal status register.">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved. Always write 0 to this bit." range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT3" width="1" begin="27" end="27" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT3 bit in the internal status register. Writing a 1 to these bits sets the SOFT_INT3 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT2" width="1" begin="26" end="26" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT2 bit in the internal status register. Writing a 1 to these bits sets the SOFT_INT2 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT1" width="1" begin="25" end="25" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT1 bit in the internal status register. Writing a 1 to these bits sets the SOFT_INT1 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT0" width="1" begin="24" end="24" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT0 bit in the internal status register. Writing a 1 to these bits sets the SOFT_INT0 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_8" width="5" begin="20" end="16" resetval="0" description="Reserved. Always write 0 to these bits." range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_9" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity error detect status bit. Reading this bit returns the value of the PERR_DET bit in the internal status register. Writing 1 to this bit sets the PERR_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="System error detect status bit. Reading this bit returns the value of the SERR_DET bit in the internal status register. Writing 1 to this bit sets the SERR_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="_RESV_12" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect status bit. Reading this bit returns the value of the MS_ABRT_DET bit in the internal status register. Writing 1 to this bit sets the MS_ABRT_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Target abort detect status bit. Reading this bit returns the value of the TGT_ABRT_DET bit in the internal status register. Writing 1 to this bit sets the TGT_ABRT_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="_RESV_15" width="1" begin="0" end="0" resetval="0" description="Reserved. Always write 0 to this bit." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCISTATCLR" acronym="PCISTATCLR" offset="0x014" width="32" description="Used to clear bits in the internal status register and to read the status of the internal status register.">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved. Always write 0 to this bit." range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_2" width="3" begin="30" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT3" width="1" begin="27" end="27" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT3 bit in the internal status register. Writing a 1 to these bits clears the SOFT_INT3 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT2" width="1" begin="26" end="26" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT2 bit in the internal status register. Writing a 1 to these bits clears the SOFT_INT2 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT1" width="1" begin="25" end="25" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT1 bit in the internal status register. Writing a 1 to these bits clears the SOFT_INT1 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT0" width="1" begin="24" end="24" resetval="0" description="Software interrupt status bit. Reading these bits returns the value of the SOFT_INT0 bit in the internal status register. Writing a 1 to these bits clears the SOFT_INT0 bit in the internal status register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_8" width="5" begin="20" end="16" resetval="0" description="Reserved. Always write 0 to these bits." range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_9" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Parity error detect status bit. Reading this bit returns the value of the PERR_DET bit in the internal status register. Writing 1 to this bit clears the PERR_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="System error detect status bit. Reading this bit returns the value of the SERR_DET bit in the internal status register. Writing 1 to this bit clears the SERR_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="_RESV_12" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Master abort detect status bit. Reading this bit returns the value of the MS_ABRT_DET bit in the internal status register. Writing 1 to this bit clears the MS_ABRT_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Target abort detect status bit. Reading this bit returns the value of the TGT_ABRT_DET bit in the internal status register. Writing 1 to this bit clears the TGT_ABRT_DET bit in the internal status register." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Status bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Status bit is set." />
		</bitfield>
		<bitfield id="_RESV_15" width="1" begin="0" end="0" resetval="0" description="Reserved. Always write 0 to this bit." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIHINTSET" acronym="PCIHINTSET" offset="0x020" width="32" description="Writing to PCIHINTSET sets bits in the internal host interrupt enable register. Reading from PCIHINTSET returns the status of the internal host interrupt enable register.">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT3" width="1" begin="27" end="27" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT3 bit in the internal host interrupt enable register. Writing a 1 to this bit sets the SOFT_INT3 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT2" width="1" begin="26" end="26" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT2 bit in the internal host interrupt enable register. Writing a 1 to this bit sets the SOFT_INT2 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT1" width="1" begin="25" end="25" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT1 bit in the internal host interrupt enable register. Writing a 1 to this bit sets the SOFT_INT1 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT0" width="1" begin="24" end="24" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT0 bit in the internal host interrupt enable register. Writing a 1 to this bit sets the SOFT_INT0 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_7" width="5" begin="20" end="16" resetval="0" description="Reserved. Always write 0 to these bits." range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_8" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the PERR_DET bit in the internal host interrupt enable register. Writing a 1 to this bit sets the PERR_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SERR_DET bit in the internal host interrupt enable register. Writing a 1 to these bits sets the SERR_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the MS_ABRT_DET bit in the internal host interrupt enable register. Writing a 1 to this bit sets the MS_ABRT_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the TGT_ABRT_DET bit in the internal host interrupt enable register. Writing a 1 to this bit sets the TGT_ABRT_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_14" width="1" begin="0" end="0" resetval="0" description="Reserved. Always wite 0 to this bit." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIHINTCLR" acronym="PCIHINTCLR" offset="0x024" width="32" description="Writing to PCIHINTCLR clears bits in the internal host interrupt enable register. Reading from PCIHINTCLR returns the masked host status that is the bitwise ANDing of the internal status register and the internal host interrupt enable register.">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT3" width="1" begin="27" end="27" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT3 bit in the internal host interrupt enable register ANDed with the SOFT_INT3 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT3 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT2" width="1" begin="26" end="26" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT2 bit in the internal host interrupt enable register ANDed with the SOFT_INT2 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT2 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT1" width="1" begin="25" end="25" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT1 bit in the internal host interrupt enable register ANDed with the SOFT_INT1 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT1 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT0" width="1" begin="24" end="24" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT0 bit in the internal host interrupt enable register ANDed with the SOFT_INT0 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT0 bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_7" width="5" begin="20" end="16" resetval="0" description="Reserved. Always write 0 to these bits." range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_8" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the PERR_DET bit in the internal host interrupt enable register ANDed with the PERR_DET bit in the internal status register. Writing a 1 to this bit clears the PERR_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SERR_DET bit in the internal host interrupt enable register ANDed with the SERR_DET bit in the internal status register. Writing a 1 to this bit clears the SERR_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the MS_ABRT_DET bit in the internal host interrupt enable register ANDed with the MS_ABRT_DET bit in the internal status register. Writing a 1 to this bit clears the MS_ABRT_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the TGT_ABRT_DET bit in the internal host interrupt enable register ANDed with the TGT_ABRT_DET bit in the internal status register. Writing a 1 to this bit clears the TGT_ABRT_DET bit in the internal host interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_14" width="1" begin="0" end="0" resetval="0" description="Reserved. Always write 0 to this bit." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIDINTSET" acronym="PCIDINTSET" offset="0x030" width="32" description="Writing to PCIDINTSET sets bits in the internal DSP interrupt enable register. Reading from PCIDINTSET returns the status of the internal DSP interrupt enable register.">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT3" width="1" begin="27" end="27" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT3 bit in the internal DSP interrupt enable register. Writing a 1 to this bit sets the SOFT_INT3 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT2" width="1" begin="26" end="26" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT2 bit in the internal DSP interrupt enable register. Writing a 1 to this bit sets the SOFT_INT2 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT1" width="1" begin="25" end="25" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT1 bit in the internal DSP interrupt enable register. Writing a 1 to this bit sets the SOFT_INT1 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT0" width="1" begin="24" end="24" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT0 bit in the internal DSP interrupt enable register. Writing a 1 to this bit sets the SOFT_INT0 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_6" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_7" width="5" begin="20" end="16" resetval="0" description="Reserved. Always write 0 to these bits." range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RESV_8" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the PERR_DET bit in the internal DSP interrupt enable register. Writing a 1 to this bit sets the PERR_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SERR_DET bit in the internal DSP interrupt enable register. Writing a 1 to these bits sets the SERR_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_11" width="2" begin="4" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the MS_ABRT_DET bit in the internal DSP interrupt enable register. Writing a 1 to this bit sets the MS_ABRT_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the TGT_ABRT_DET bit in the internal DSP interrupt enable register. Writing a 1 to this bit sets the TGT_ABRT_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_14" width="1" begin="0" end="0" resetval="0" description="Reserved. Always write 0 to this bit." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIDINTCLR" acronym="PCIDINTCLR" offset="0x034" width="32" description="Writing to PCIDINTCLR clears bits in the internal DSP interrupt enable register. Reading from PCIDINTCLR returns the masked DSP status that is the bitwise ANDing of the internal status register and the internal DSP interrupt enable register.">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOFT_INT3" width="1" begin="27" end="27" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT3 bit in the internal DSP interrupt enable register ANDed with the SOFT_INT3 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT3 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT2" width="1" begin="26" end="26" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT2 bit in the internal DSP interrupt enable register ANDed with the SOFT_INT2 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT2 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT1" width="1" begin="25" end="25" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT1 bit in the internal DSP interrupt enable register ANDed with the SOFT_INT1 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT1 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SOFT_INT0" width="1" begin="24" end="24" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SOFT_INT0 bit in the internal DSP interrupt enable register ANDed with the SOFT_INT0 bit in the internal status register. Writing a 1 to this bit clears the SOFT_INT0 bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_6" width="17" begin="23" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PERR_DET" width="1" begin="6" end="6" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the PERR_DET bit in the internal DSP interrupt enable register ANDed with the PERR_DET bit in the internal status register. Writing a 1 to this bit clears the PERR_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="SERR_DET" width="1" begin="5" end="5" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the SERR_DET bit in the internal DSP interrupt enable register ANDed with the SERR_DET bit in the internal status register. Writing a 1 to this bit clears the SERR_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="Reserved" width="2" begin="4" end="3" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MS_ABRT_DET" width="1" begin="2" end="2" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the MS_ABRT_DET bit in the internal DSP interrupt enable register ANDed with the MS_ABRT_DET bit in the internal status register. Writing a 1 to this bit clears the MS_ABRT_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="TGT_ABRT_DET" width="1" begin="1" end="1" resetval="0" description="Software interrupt status bit. Reading this bit returns the value of the TGT_ABRT_DET bit in the internal DSP interrupt enable register ANDed with the TGT_ABRT_DET bit in the internal status register. Writing a 1 to this bit clears the TGT_ABRT_DET bit in the internal DSP interrupt enable register. Writing a 0 has no effect." range="" rwaccess="RW">
			<bitenum id="NOTSET" value="0" token="NOTSET" description="Enable bit is not set." />
			<bitenum id="SET" value="1" token="SET" description="Enable bit is set." />
		</bitfield>
		<bitfield id="_RESV_15" width="1" begin="0" end="0" resetval="0" description="Reserved. Always write 0 to this bit." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIVENDEVMIR" acronym="PCIVENDEVMIR" offset="0x100" width="32" description="This register is used to initialize the Vendor ID and / or Device ID in the PCI Configuration Space.">
		<bitfield id="DEV_ID" width="16" begin="31" end="16" resetval="45056" description="Device ID bits. Identifies a specific device from the manufacturer." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VEN_ID" width="16" begin="15" end="0" resetval="4172" description="Vendor ID bits. Uniquely identifies the manufacturer of the device." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICSRMIR" acronym="PCICSRMIR" offset="0x104" width="32" description="This register is used to initialize certain bits in the PCI Configuration Space Command / Status register.">
		<bitfield id="DET_PAR_ERR" width="1" begin="31" end="31" resetval="0" description="Detected parity error bit. This bit is set by the PCI to indicate that it detected a parity error, which was not necessarily reported on PPERRz if parity reporting is disabled." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="No error has been detected." />
			<bitenum id="SET" value="1" token="SET" description="Error has been detected." />
		</bitfield>
		<bitfield id="SIG_SYS_ERR" width="1" begin="30" end="30" resetval="0" description="Signaled system error (PSERRz) bit. This bit is set by the PCI to indicate that it signaled a system error on the PSERRz pin." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="No error has been detected." />
			<bitenum id="SET" value="1" token="SET" description="Error has been detected." />
		</bitfield>
		<bitfield id="RCV_MS_ABRT" width="1" begin="29" end="29" resetval="0" description="Received master abort bit. This bit is set by the PCI master unit in the PCI to indicate that it terminated a transaction with a master abort." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="No error has been detected." />
			<bitenum id="SET" value="1" token="SET" description="Received master abort." />
		</bitfield>
		<bitfield id="RCV_TGT_ABRT" width="1" begin="28" end="28" resetval="0" description="Received target abort bit. This bit is set by the PCI master unit in the PCI to indicate that it has received a target abort when acting as a bus master." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="No error has been detected." />
			<bitenum id="SET" value="1" token="SET" description="Received target abort." />
		</bitfield>
		<bitfield id="SIG_TGT_ABRT" width="1" begin="27" end="27" resetval="0" description="Signaled target abort bit. This bit is always 0 because the PCI cannot issue a target abort." range="" rwaccess="R">
		</bitfield>
		<bitfield id="DEVSEL_TIM" width="2" begin="26" end="25" resetval="27" description="Device select (PDEVSELz) timing bits. These bits indicate the decode response time capability of the device. The PCI decode logic supports medium PDEVSELz timing; therefore, these bits are hardwired to 01." range="" rwaccess="R">
		</bitfield>
		<bitfield id="MS_DPAR_REP" width="1" begin="24" end="24" resetval="0" description="Master data parity error bit. This bit is set by the PCI when all of the following conditions are met: 1. The PCI asserted PPERRz or observed PPERRz asserted. 2. The PCI was the bus master during the observed PPERRz assertion. 3. The parity error response bit (PAR_ERR_RES) is set." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="No error has been detected." />
			<bitenum id="SET" value="1" token="SET" description="Reported master data parity error." />
		</bitfield>
		<bitfield id="FAST_BTOB_CAP" width="1" begin="23" end="23" resetval="0" description="Fast back-to-back capable bit. This bit indicates that the device is capable of performing fast back-to-back transactions. The PCI does not support fast back-to-back transactions; therefore, this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_66MHZ_CAP" width="1" begin="21" end="21" resetval="0" description="66MHz capable bit. This bit indicates whether or not the interface is capable of meeting the 66MHz PCI timing requirements." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CAP_LIST_IMPL" width="1" begin="20" end="20" resetval="0" description="Capabilities list implemented bit. This bit indicates whether or not the interface provides at least one capabilities list." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT_STAT" width="1" begin="19" end="19" resetval="0" description="Interrupt status bit. This bit indicates the current interrupt status for the function as generated by the interrupt registers in the back end interface. If this bit is set and INT_DIS is cleared, the PINTAz pin will be asserted low. INT_DIS has no effect on the value of this bit." range="" rwaccess="R">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="Interrupt is not set." />
			<bitenum id="SET" value="1" token="SET" description="Interrupt is set." />
		</bitfield>
		<bitfield id="_RESV_13" width="8" begin="18" end="11" resetval="0" description="Reserved. Always return 0." range="" rwaccess="N">
		</bitfield>
		<bitfield id="INT_DIS" width="1" begin="10" end="10" resetval="0" description="PINTAz disable bit. This bit controls whether or not the device can assert the PINTAz pin. This bit is a disable for the output driver on the PINTAz pin. If this bit is set, the interrupt condition will not appear on the external PINTAz pin." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="Device cannot assert PINTAz pin." />
			<bitenum id="SET" value="1" token="SET" description="Device can assert PINTAz pin." />
		</bitfield>
		<bitfield id="FAST_BTOB_EN" width="1" begin="9" end="9" resetval="0" description="Fast back-to-back enable bit. This bit controls whether or not the device is allowed to perform back-to-back writes to different targets. The PCI will not perform fast back-to-back transactions; therefore, this bit is hardwired to a 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SERR_N_EN" width="1" begin="8" end="8" resetval="0" description="PSERRz enable bit. This bit is an enable for the output driver on the PSERRz pin. If this bit is cleared, and a system error condition is set inside the PCI, the error signal will not appear on the SERRz pin." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="Device cannot assert SERRz pin." />
			<bitenum id="SET" value="1" token="SET" description="Device can assert SERRz pin." />
		</bitfield>
		<bitfield id="WAITCYCLECNTL" width="1" begin="7" end="7" resetval="0" description="Waite cycle control bit. This bit indicates whether or not the device performs address stepping. The PCI does not support address stepping; therefore this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="PAR_ERR_RES" width="1" begin="6" end="6" resetval="0" description="Parity error response bit. This bit controls whether or not the device responds to detected parity errors. If this bit is set, the PCI will respond normally to parity errors. If this bit is cleared, the PCI will set its Detected Parity Error bit (DET_PAR_ERR) when an error is detected, but does not assert PPERRz and continues normal operation." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="Device will set the DET_PAR_ERR bit, but it will not assert the PPERRz pin." />
			<bitenum id="SET" value="1" token="SET" description="Device will respond normally to parity errors." />
		</bitfield>
		<bitfield id="VGA_PAL_SNP" width="1" begin="5" end="5" resetval="0" description="VGA Palette Snoop bit. This bit is not applicable for the PCI and is hardwired to a 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="MEM_WRINV_EN" width="1" begin="4" end="4" resetval="0" description="Memory write and invalidate enable bit. This bit enables the device to use the Memory Write and Invalidate command. If this bit is cleared, the PCI will not attempt to use the Memory Write and Invalidate command." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="PCI will not use Memory Write and Invalidate commands." />
			<bitenum id="SET" value="1" token="SET" description="PCI will can use Memory Write and Invalidate commands." />
		</bitfield>
		<bitfield id="SP_CYCL" width="1" begin="3" end="3" resetval="0" description="Special cycle bit. This bit controls the device's response to special cycle commands. If this bit is cleared, the device will ignore all special cycle commands. If this bit is set to 1, the device can monitor special cycle commands." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="Device will ingore special cycle commands." />
			<bitenum id="SET" value="1" token="SET" description="Device will monitor special cycle commands." />
		</bitfield>
		<bitfield id="BUS_MS" width="1" begin="2" end="2" resetval="0" description="Bus master bit. This bit enables the device to act as a PCI bus master. If this bit is cleared, the device will not act as a master on the PCI bus." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="Device cannot act as a bus master." />
			<bitenum id="SET" value="1" token="SET" description="Device can act as a bus master." />
		</bitfield>
		<bitfield id="MEM_SP" width="1" begin="1" end="1" resetval="0" description="Memory access bit. This bit enables the device to respond to memory accesses within its address space. If this bit is cleared, the PCI will not respond to memory mapped accesses." range="" rwaccess="RW">
			<bitenum id="CLEARED" value="0" token="CLEARED" description="Device will not respond to memory accesses." />
			<bitenum id="SET" value="1" token="SET" description="Device will respond to memory accesses." />
		</bitfield>
		<bitfield id="IO_SP" width="1" begin="0" end="0" resetval="0" description="IO access bit. This bit enables the device to respond to I/O accesses within its address space. The PCI does not support IO accesses as a slave; therefore, this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCICLREVMIR" acronym="PCICLREVMIR" offset="0x108" width="32" description="This register is used to initialize the Class Code and / or Revision ID">
		<bitfield id="BASE_CLASS" width="8" begin="31" end="24" resetval="17" description="Base class bits." range="0-FFh" rwaccess="RW">
		</bitfield>
		<bitfield id="SUB_CLASS" width="8" begin="23" end="16" resetval="128" description="Sub-class bits." range="0-FFh" rwaccess="RW">
		</bitfield>
		<bitfield id="REG_LVL" width="8" begin="15" end="8" resetval="0" description="Register-level programming interface bits." range="0-FFh" rwaccess="RW">
		</bitfield>
		<bitfield id="REV_ID" width="8" begin="7" end="0" resetval="1" description="Revision ID bits. Identifies a revision of the specific device." range="0-FFh" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICLINEMIR" acronym="PCICLINEMIR" offset="0x10C" width="32" description="This register is used to set latency timer and cacheline size">
		<bitfield id="BIST" width="8" begin="31" end="24" resetval="0" description="Built-in Self Test bit. Hardwired to 0" range="" rwaccess="R">
		</bitfield>
		<bitfield id="HDR_TYPE" width="8" begin="23" end="16" resetval="0" description="Header Type identifies the layout of bytes 10h through 3Fh and if the device is single or multi-function" range="" rwaccess="R">
		</bitfield>
		<bitfield id="LAT_TMR" width="8" begin="15" end="8" resetval="0" description="Latency timer bits. The latency timer register is provided so that the host can restrict the continued usage of the PCI bus by a master involved in a multiple data cycle transaction after its PGNTz has been removed. The host is required to write a value into this register indicating the maximum number of PCI cycles for which the master can hold the bus (beginning from the assertion of PFRAMEz). If PGNTz is never removed during the transaction, the value in the latency timer value will not be used. Since the PCI will support transactions with multiple data cycles, the latency timer register is implemented. The latency timer register is initialized with all zeroes at reset. This register is not cleared on software reset." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CACHELN_SIZ" width="8" begin="7" end="0" resetval="0" description="Cache line size bits. This register is provided so that the host can inform the device of the cache line size in units of 32 bit words. The value of this register is used by the PCI as a master device to determine whether to use Memory Write, Memory Write and Invalidate, Read, Read Line, or Read Multiple commands for accessing memory. This register is also used by the slave state machine to determine the size of prefetches that are performed on the Slave Back End Interface. Supported values for this register are as listed. Writing an unsupported value to this register will result in the value cleared to 0, as specified in the PCI Local Bus Specification." range="" rwaccess="RW">
			<bitenum id="DIS" value="0" token="DIS" description="Disabled." />
			<bitenum id="16BYTES" value="4" token="16BYTES" description="Cache Line is 16 bytes" />
			<bitenum id="32BYTES" value="8" token="32BYTES" description="Cache Line is 32 bytes" />
			<bitenum id="64BYTES" value="22" token="64BYTES" description="Cache Line is 64 bytes" />
			<bitenum id="128BYTES" value="50" token="128BYTES" description="Cache Line is 128 bytes" />
		</bitfield>
	</register>
	<register id="PCIBAR0MSK" acronym="PCIBAR0MSK" offset="0x110" width="32" description="The Base Address Mask Register 0 controls the size and prefetchability of the PCI Configuration Base Address Register 0">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address mask bits. These bits control the writeability of the corresponding bits in the base address 0 mirror register (PCIBAR0MIR)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable bit. Specifies whether or not the slave memory window controlled by the base address 0 mirror register (PCIBAR0MIR) is prefetchable. This bit is reflected in the PREFETCH bit in PCIBAR0MIR." range="" rwaccess="RW">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR1MSK" acronym="PCIBAR1MSK" offset="0x114" width="32" description="The Base Address Mask Register 1 controls the size and prefetchability of the PCI Configuration Base Address Register 1">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="268431360" description="Address mask bits. These bits control the writeability of the corresponding bits in the base address 1mirror register (PCIBAR1MIR)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="0" description="Prefetchable enable bit. Specifies whether or not the slave memory window controlled by the base address 1 mirror register (PCIBAR1MIR) is prefetchable. This bit is reflected in the PREFETCH bit in PCIBAR1MIR." range="" rwaccess="RW">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR2MSK" acronym="PCIBAR2MSK" offset="0x118" width="32" description="The Base Address Mask Register 2 controls the size and prefetchability of the PCI Configuration Base Address Register 2">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="268173312" description="Address mask bits. These bits control the writeability of the corresponding bits in the base address 2 mirror register (PCIBAR2MIR)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="0" description="Prefetchable enable bit. Specifies whether or not the slave memory window controlled by the base address 2 mirror register (PCIBAR2MIR) is prefetchable. This bit is reflected in the PREFETCH bit in PCIBAR2MIR." range="" rwaccess="RW">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR3MSK" acronym="PCIBAR3MSK" offset="0x11C" width="32" description="The Base Address Mask Register 3 controls the size and prefetchability of the PCI Configuration Base Address Register 3">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address mask bits. These bits control the writeability of the corresponding bits in the base address 3 mirror register (PCIBAR3MIR)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable bit. Specifies whether or not the slave memory window controlled by the base address 3 mirror register (PCIBAR3MIR) is prefetchable. This bit is reflected in the PREFETCH bit in PCIBAR3MIR." range="" rwaccess="RW">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR4MSK" acronym="PCIBAR4MSK" offset="0x120" width="32" description="The Base Address Mask Register 4 controls the size and prefetchability of the PCI Configuration Base Address Register 4">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address mask bits. These bits control the writeability of the corresponding bits in the base address 4 mirror register (PCIBAR4MIR)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable bit. Specifies whether or not the slave memory window controlled by the base address 4 mirror register (PCIBAR4MIR) is prefetchable. This bit is reflected in the PREFETCH bit in PCIBAR4MIR." range="" rwaccess="RW">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR5MSK" acronym="PCIBAR5MSK" offset="0x124" width="32" description="The Base Address Mask Register 5 controls the size and prefetchability of the PCI Configuration Base Address Register 5">
		<bitfield id="ADDRMASK" width="28" begin="31" end="4" resetval="267911168" description="Address mask bits. These bits control the writeability of the corresponding bits in the base address 5 mirror register (PCIBAR5MIR)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH_EN" width="1" begin="3" end="3" resetval="1" description="Prefetchable enable bit. Specifies whether or not the slave memory window controlled by the base address 5 mirror register (PCIBAR5MIR) is prefetchable. This bit is reflected in the PREFETCH bit in PCIBAR5MIR." range="" rwaccess="RW">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="_RESV_3" width="3" begin="2" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCISUBIDMIR" acronym="PCISUBIDMIR" offset="0x12C" width="32" description="PCI Subsystem Vendor ID / Subsystem ID">
		<bitfield id="SUBSYS_ID" width="16" begin="31" end="16" resetval="0" description="Subsystem ID bits. Identifies the board level device. The Subsystem ID is specified by the board level manufacturer." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SUBSYS_VEN_ID" width="16" begin="15" end="0" resetval="0" description="Subsystem Vendor ID bits. Identifies the board level manufacturer. The Subsystem Vendor ID is specified by the PCI Special Interest Group." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICPBPTRMIR" acronym="PCICPBPTRMIR" offset="0x134" width="32" description="Capabilities Pointer ">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CAP" width="8" begin="7" end="0" resetval="64" description="Capabilities pointer bits. Specifies the address in configuration space where the first entry in the capabilities list is located." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCILGINTMIR" acronym="PCILGINTMIR" offset="0x13C" width="32" description="Set Max Latency / Min Grant">
		<bitfield id="MAX_LAT" width="8" begin="31" end="24" resetval="0" description="Maximum latency bits. Specifies how often the device needs to gain access to the PCI bus in 0.25 msec units." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="MIN_GRNT" width="8" begin="23" end="16" resetval="0" description="Minimum grant bits. Specifies the length of the burst period for the device in 0.25 msec units." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INT_PIN" width="8" begin="15" end="8" resetval="1" description="Interrupt pin bits. Specifies the interrupt pin the device uses. This bit is hardwired to 01h in the PCI to indicate that interrupt A (PINTAz) will be used." range="" rwaccess="R">
		</bitfield>
		<bitfield id="INT_LINE" width="8" begin="7" end="0" resetval="0" description="Interrupt line bits. This value is written by the host and indicates to which input of the system interrupt controller the PCI interrupt pin is connected." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCISLVCNTL" acronym="PCISLVCNTL" offset="0x180" width="32" description="PCI Slave Control">
		<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BASE5_EN" width="1" begin="21" end="21" resetval="27" description="Base address 5 enable bit. This bit enables/disables the base address 5 register. When BASE5_EN is cleared to 0 (disabled) any host accesses targeted at the slave memory window covered by the base address register is ignored. Host writes to the base address registers are not affected by BASE5_EN." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable base address 5 register." />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable base address 5 register." />
		</bitfield>
		<bitfield id="BASE4_EN" width="1" begin="20" end="20" resetval="27" description="Base address 4 enable bit. This bit enables/disables the base address 4 register. When BASE4_EN is cleared to 0 (disabled) any host accesses targeted at the slave memory window covered by the base address register is ignored. Host writes to the base address registers are not affected by BASE4_EN." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable base address 4 register." />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable base address 4 register." />
		</bitfield>
		<bitfield id="BASE3_EN" width="1" begin="19" end="19" resetval="27" description="Base address 3 enable bit. This bit enables/disables the base address 3 register. When BASE3_EN is cleared to 0 (disabled) any host accesses targeted at the slave memory window covered by the base address register is ignored. Host writes to the base address registers are not affected by BASE3_EN." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable base address 3 register." />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable base address 3 register." />
		</bitfield>
		<bitfield id="BASE2_EN" width="1" begin="18" end="18" resetval="27" description="Base address 2 enable bit. This bit enables/disables the base address 2 register. When BASE2_EN is cleared to 0 (disabled) any host accesses targeted at the slave memory window covered by the base address register is ignored. Host writes to the base address registers are not affected by BASE2_EN." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable base address 2 register." />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable base address 2 register." />
		</bitfield>
		<bitfield id="BASE1_EN" width="1" begin="17" end="17" resetval="27" description="Base address 1 enable bit. This bit enables/disables the base address 1 register. When BASE1_EN is cleared to 0 (disabled) any host accesses targeted at the slave memory window covered by the base address register is ignored. Host writes to the base address registers are not affected by BASE1_EN." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable base address 1 register." />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable base address 1 register." />
		</bitfield>
		<bitfield id="BASE0_EN" width="1" begin="16" end="16" resetval="27" description="Base address 0 enable bit. This bit enables/disables the base address 0 register. When BASE0_EN is cleared to 0 (disabled) any host accesses targeted at the slave memory window covered by the base address register is ignored. Host writes to the base address registers are not affected by BASE0_EN." range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable base address 0 register." />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable base address 0 register." />
		</bitfield>
		<bitfield id="_RESV_8" width="11" begin="15" end="5" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FORCE_DEL_READ_MUL" width="1" begin="4" end="4" resetval="0" description="Force Delayed Read Multiple bit." range="" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Slave should respond with normal 16 clock cycle timeout and retry mechanism for Memory Read Multiple transactions" />
			<bitenum id="IMMEDIATE" value="1" token="IMMEDIATE" description="Slave should immediately respond with a retry whenever a Memory Read Multiple transaction is decoded for this slave. This bit overrides the DIS_SLV_TOUT bit for Memory Read Multiple transactions." />
		</bitfield>
		<bitfield id="FORCE_DEL_READ_LN" width="1" begin="3" end="3" resetval="0" description="Force Delayed Read Line bit." range="" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Slave should respond with normal 16 clock cycle timeout and retry mechanism for memory Read Line transactions" />
			<bitenum id="IMMEDIATE" value="1" token="IMMEDIATE" description="Slave should immediately respond with a retry whenever a Memory Read Line transaction is decoded for this slave. This bit overrides the DIS_SLV_TOUT bit for Memory Read Line transactions." />
		</bitfield>
		<bitfield id="FORCE_DEL_READ" width="1" begin="2" end="2" resetval="0" description="Force Delayed Read bit." range="" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Slave should respond with normal 16 clock cycle timeout and retry mechanism for memory Read transactions" />
			<bitenum id="IMMEDIATE" value="1" token="IMMEDIATE" description="Slave should immediately respond with a retry whenever a Memory Read transaction is decoded for this slave. This bit overrides DIS_SLV_TOUT for Memory Read transactions." />
		</bitfield>
		<bitfield id="DIS_SLV_TOUT" width="1" begin="1" end="1" resetval="0" description="Disable Slave timeout bit." range="" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="Slave responds with normal 16 clock cycle timeout mechanism" />
			<bitenum id="WAITSTATES" value="1" token="WAITSTATES" description="Slave will insert wait states on the PCI bus indefinitely until the access is ready to complete" />
		</bitfield>
		<bitfield id="CONFIG_DONE" width="1" begin="0" end="0" resetval="0" description="Configuration done bit. Indicates if the configuration registers have been loaded with their proper reset values. Although this bit defaults to 0, the on-chip ROM Boot Loader will set this bit to 1." range="" rwaccess="RW">
			<bitenum id="CLEAR" value="0" token="CLEAR" description="Configuration registers are being loaded. No access allowed into PCI interface." />
			<bitenum id="SET" value="1" token="SET" description="Configuration registers loading is complete. PCI interface will accept accesses." />
		</bitfield>
	</register>
	<register id="PCIBAR0TRL" acronym="PCIBAR0TRL" offset="0x1C0" width="32" description="The slave base address translation registers control the translation of transaction addresses as they flow from the PCI bus to the DSP">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="17301504" description="Translation address bits. These address bits replace the address bits of a PCI slave transaction. The ADDRMASK bits of the base address n mask registers (PCIBAR0MSK) specify which bits are replaced in the original PCI address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR1TRL" acronym="PCIBAR1TRL" offset="0x1C4" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="33554432" description="Translation address bits. These address bits replace the address bits of a PCI slave transaction. The ADDRMASK bits of the base address n mask registers (PCIBAR1MSK) specify which bits are replaced in the original PCI address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR2TRL" acronym="PCIBAR2TRL" offset="0x1C8" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="1835008" description="Translation address bits. These address bits replace the address bits of a PCI slave transaction. The ADDRMASK bits of the base address n mask registers (PCIBAR2MSK) specify which bits are replaced in the original PCI address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR3TRL" acronym="PCIBAR3TRL" offset="0x1CC" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="17301504" description="Translation address bits. These address bits replace the address bits of a PCI slave transaction. The ADDRMASK bits of the base address n mask registers (PCIBAR3MSK) specify which bits are replaced in the original PCI address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR4TRL" acronym="PCIBAR4TRL" offset="0x1D0" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="17301504" description="Translation address bits. These address bits replace the address bits of a PCI slave transaction. The ADDRMASK bits of the base address n mask registers (PCIBAR4MSK) specify which bits are replaced in the original PCI address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR5TRL" acronym="PCIBAR5TRL" offset="0x1D4" width="32" description="This register control the translation of transaction addresses">
		<bitfield id="TRANS_ADDR" width="28" begin="31" end="4" resetval="134217728" description="Translation address bits. These address bits replace the address bits of a PCI slave transaction. The ADDRMASK bits of the base address n mask registers (PCIBAR5MSK) specify which bits are replaced in the original PCI address." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="4" begin="3" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIBAR0MIR" acronym="PCIBAR0MIR" offset="0x1E0" width="32" description="PCI Base Address 0 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bits. These bits can be written by the host to allow initialization of the base address at startup. The writeability of individual bits is determined by the corresponding bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit. Specifies whether or not the memory space controlled by this base address register is prefetchable. This bit reflects the value that is input from the PREFETCH_EN bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="R">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="Type bits. Indicates the size of the base address register/decoder. This version of the PCI only supports 32-bit addressing, so these bits are hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/Memory Space Indicator bit. Indicates whether the base address maps into the host's memory or I/O space. This version of the PCI only supports memory-mapped base address registers, so this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR1MIR" acronym="PCIBAR1MIR" offset="0x1E4" width="32" description="PCI Base Address 1 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bits. These bits can be written by the host to allow initialization of the base address at startup. The writeability of individual bits is determined by the corresponding bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0" description="Prefetchable bit. Specifies whether or not the memory space controlled by this base address register is prefetchable. This bit reflects the value that is input from the PREFETCH_EN bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="R">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="Type bits. Indicates the size of the base address register/decoder. This version of the PCI only supports 32-bit addressing, so these bits are hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/Memory Space Indicator bit. Indicates whether the base address maps into the host's memory or I/O space. This version of the PCI only supports memory-mapped base address registers, so this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR2MIR" acronym="PCIBAR2MIR" offset="0x1E8" width="32" description="PCI Base Address 2 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bits. These bits can be written by the host to allow initialization of the base address at startup. The writeability of individual bits is determined by the corresponding bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="0" description="Prefetchable bit. Specifies whether or not the memory space controlled by this base address register is prefetchable. This bit reflects the value that is input from the PREFETCH_EN bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="R">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="Type bits. Indicates the size of the base address register/decoder. This version of the PCI only supports 32-bit addressing, so these bits are hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/Memory Space Indicator bit. Indicates whether the base address maps into the host's memory or I/O space. This version of the PCI only supports memory-mapped base address registers, so this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR3MIR" acronym="PCIBAR3MIR" offset="0x1EC" width="32" description="PCI Base Address 3 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bits. These bits can be written by the host to allow initialization of the base address at startup. The writeability of individual bits is determined by the corresponding bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit. Specifies whether or not the memory space controlled by this base address register is prefetchable. This bit reflects the value that is input from the PREFETCH_EN bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="R">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="Type bits. Indicates the size of the base address register/decoder. This version of the PCI only supports 32-bit addressing, so these bits are hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/Memory Space Indicator bit. Indicates whether the base address maps into the host's memory or I/O space. This version of the PCI only supports memory-mapped base address registers, so this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR4MIR" acronym="PCIBAR4MIR" offset="0x1F0" width="32" description="PCI Base Address 4 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bits. These bits can be written by the host to allow initialization of the base address at startup. The writeability of individual bits is determined by the corresponding bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit. Specifies whether or not the memory space controlled by this base address register is prefetchable. This bit reflects the value that is input from the PREFETCH_EN bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="R">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="Type bits. Indicates the size of the base address register/decoder. This version of the PCI only supports 32-bit addressing, so these bits are hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/Memory Space Indicator bit. Indicates whether the base address maps into the host's memory or I/O space. This version of the PCI only supports memory-mapped base address registers, so this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIBAR5MIR" acronym="PCIBAR5MIR" offset="0x1F4" width="32" description="PCI Base Address 5 Mirror Register">
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0" description="Address bits. These bits can be written by the host to allow initialization of the base address at startup. The writeability of individual bits is determined by the corresponding bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PREFETCH" width="1" begin="3" end="3" resetval="1" description="Prefetchable bit. Specifies whether or not the memory space controlled by this base address register is prefetchable. This bit reflects the value that is input from the PREFETCH_EN bit in the base address n mask register (PCIBARnMSK)." range="" rwaccess="R">
			<bitenum id="NONPREFETCH" value="0" token="NONPREFETCH" description="Memory space is not prefetchable." />
			<bitenum id="PREFETCH" value="1" token="PREFETCH" description="Memory space is prefetchable." />
		</bitfield>
		<bitfield id="TYPE" width="2" begin="2" end="1" resetval="0" description="Type bits. Indicates the size of the base address register/decoder. This version of the PCI only supports 32-bit addressing, so these bits are hardwired to 0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="IOMEM_SP_IND" width="1" begin="0" end="0" resetval="0" description="IO/Memory Space Indicator bit. Indicates whether the base address maps into the host's memory or I/O space. This version of the PCI only supports memory-mapped base address registers, so this bit is hardwired to 0." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCIMCFGDAT" acronym="PCIMCFGDAT" offset="0x300" width="32" description="PCI Master Configuration / IO Access Data Register">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0" description="Data bits. Software writes the data into this register for a configuration/IO write or reads the data from this register for a configuration/IO read." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMCFGADR" acronym="PCIMCFGADR" offset="0x304" width="32" description="PCI Master Configuration / IO Access Address Register">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Address bits. The address bits provide the address for configuration/IO transactions. Bits 1-0 are ignored for a configuration transaction. Software must ensure that bits 1-0 of the address correspond to the BYTE_EN bits in the master configuration/IO access command register (PCIMCFGCMD) for IO transactions, thus ensuring that the access is valid on the PCI bus." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMCFGCMD" acronym="PCIMCFGCMD" offset="0x308" width="32" description="PCI Master Configuration / IO Access Command Register">
		<bitfield id="READY" width="1" begin="31" end="31" resetval="1" description="Ready bit.This bit should be checked to assure that previous transaction is completed." range="" rwaccess="R">
			<bitenum id="NOTREADY" value="0" token="NOTREADY" description="Register is not ready to accept a new command" />
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="30" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="READY" value="1" token="READY" description="Register is ready to accept a new command" />
		</bitfield>
		<bitfield id="BYTE_EN" width="4" begin="7" end="4" resetval="0" description="Byte Enables. This bit used to determine which bytes within the addressed DWORD are being accessed. Byte enables indicate the size of the transfer and must be consistent with the Bits 1:0 of the Address which is specified using the PCI Master Configuration/IO Access Address Register. " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_4" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TYPE" width="1" begin="2" end="2" resetval="0" description="Type bit. Select Configuration or  IO Transaction." range="" rwaccess="RW">
			<bitenum id="CONFIG_SPACE" value="0" token="CONFIG_SPACE" description="Configuration transaction." />
			<bitenum id="IO_SPACE" value="1" token="IO_SPACE" description="IO transaction." />
		</bitfield>
		<bitfield id="_RESV_6" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RD_WR" width="1" begin="0" end="0" resetval="0" description="Read/write bit.Select read or write operation." range="" rwaccess="RW">
			<bitenum id="WRITE" value="0" token="WRITE" description="Write" />
			<bitenum id="READ" value="1" token="READ" description="Read" />
		</bitfield>
	</register>
	<register id="PCIMSTCFG" acronym="PCIMSTCFG" offset="0x310" width="32" description="PCI Master Configuration Register">
		<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CFG_FLUSH_IF_NOT_ENABLED" width="1" begin="10" end="10" resetval="0" description="Configuration flush bit. Controls whether or not the PCI will flush configuration transactions from the proxy registers, if the PCI is not enabled as a master (BUS_MS = 0 in command/status register)." range="" rwaccess="RW">
			<bitenum id="NO_FLUSH" value="0" token="NO_FLUSH" description="PCI does not flush configuration transactions from the proxy registers." />
			<bitenum id="FLUSH" value="1" token="FLUSH" description="PCI flushes configuration transactions from the proxy registers." />
		</bitfield>
		<bitfield id="IO_FLUSH_IF_NOT_ENABLED" width="1" begin="9" end="9" resetval="0" description="IO flush bit. Controls whether or not the PCI will flush I/O transactions from the proxy registers, if the PCI is not enabled as a master (BUS_MS = 0 in command/status register)." range="" rwaccess="RW">
			<bitenum id="NO_FLUSH" value="0" token="NO_FLUSH" description="PCI does not flush I/O transactions from the proxy registers." />
			<bitenum id="FLUSH" value="1" token="FLUSH" description="PCI flushes I/O transactions from the proxy registers." />
		</bitfield>
		<bitfield id="MEM_FLUSH_IF_NOT_ENABLED" width="1" begin="8" end="8" resetval="0" description="Memory flush bit. Controls whether or not the PCI will flush master transactions from the PCI, if the PCI is not enabled as a master (BUS_MS = 0 in command/status register)." range="" rwaccess="RW">
			<bitenum id="NO_FLUSH" value="0" token="NO_FLUSH" description="PCI does not flush transactions on the PCIM interface." />
			<bitenum id="FLUSH" value="1" token="FLUSH" description="1 PCI flushes transactions on the PCIM interface." />
		</bitfield>
		<bitfield id="_RESV_5" width="5" begin="7" end="3" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SW_MEM_RD_MULT_EN" width="1" begin="2" end="2" resetval="1" description="Memory read multiple enable bit. Controls whether or not the PCI command generation logic is permitted to use the Memory Read Multiple command." range="" rwaccess="RW">
			<bitenum id="DISABLE_MRM" value="0" token="DISABLE_MRM" description="PCI will not generate Memory Read Multiple transactions." />
			<bitenum id="ENABLE_MRM" value="1" token="ENABLE_MRM" description="PCI is enabled to generate Memory Read Multiple transactions for appropriate length bursts." />
		</bitfield>
		<bitfield id="SW_MEM_RD_LINE_EN" width="1" begin="1" end="1" resetval="1" description="Memory read line enable bit. Controls whether or not the PCI command generation logic is permitted to use the Memory Read Line command." range="" rwaccess="RW">
			<bitenum id="DISABLE_MRL" value="0" token="DISABLE_MRL" description="PCI will not generate Memory Read Line transactions." />
			<bitenum id="ENABLE_MRL" value="1" token="ENABLE_MRL" description="PCI is enabled to generate Memory Read Line transactions for appropriate length bursts." />
		</bitfield>
		<bitfield id="SW_MEM_WRINV_EN" width="1" begin="0" end="0" resetval="1" description="Memory write invalid enable bit. Controls whether or not the PCI command generation logic is permitted to use the Memory Write and Invalidate command." range="" rwaccess="RW">
			<bitenum id="DISABLE_MWI" value="0" token="DISABLE_MWI" description="PCI will not generate Memory Write and Invalidate transactions." />
			<bitenum id="ENABLE_MWI" value="1" token="ENABLE_MWI" description="PCI is enabled to generate Memory Write and Invalidate transactions for appropriate length bursts." />
		</bitfield>
	</register>
	<register id="PCIADDSUB_0" acronym="PCIADDSUB_0" offset="788" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_1" acronym="PCIADDSUB_1" offset="792" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_2" acronym="PCIADDSUB_2" offset="796" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_3" acronym="PCIADDSUB_3" offset="800" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_4" acronym="PCIADDSUB_4" offset="804" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_5" acronym="PCIADDSUB_5" offset="808" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_6" acronym="PCIADDSUB_6" offset="812" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_7" acronym="PCIADDSUB_7" offset="816" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_8" acronym="PCIADDSUB_8" offset="820" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_9" acronym="PCIADDSUB_9" offset="824" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_10" acronym="PCIADDSUB_10" offset="828" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_11" acronym="PCIADDSUB_11" offset="832" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_12" acronym="PCIADDSUB_12" offset="836" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_13" acronym="PCIADDSUB_13" offset="840" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_14" acronym="PCIADDSUB_14" offset="844" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_15" acronym="PCIADDSUB_15" offset="848" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_16" acronym="PCIADDSUB_16" offset="852" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_17" acronym="PCIADDSUB_17" offset="856" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_18" acronym="PCIADDSUB_18" offset="860" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_19" acronym="PCIADDSUB_19" offset="864" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_20" acronym="PCIADDSUB_20" offset="868" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_21" acronym="PCIADDSUB_21" offset="872" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_22" acronym="PCIADDSUB_22" offset="876" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_23" acronym="PCIADDSUB_23" offset="880" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_24" acronym="PCIADDSUB_24" offset="884" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_25" acronym="PCIADDSUB_25" offset="888" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_26" acronym="PCIADDSUB_26" offset="892" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_27" acronym="PCIADDSUB_27" offset="896" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_28" acronym="PCIADDSUB_28" offset="900" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_29" acronym="PCIADDSUB_29" offset="904" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_30" acronym="PCIADDSUB_30" offset="908" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIADDSUB_31" acronym="PCIADDSUB_31" offset="912" width="32" description="The DSP-to-PCI Address Translation registers are used for address translation from DSP to PCI domain">
		<bitfield id="ADD_SUBS" width="9" begin="31" end="23" resetval="0" description="Address substitution bits. Substitutes the 9 MSBs of the DSP address during DSP-to-PCI transactions." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV_2" width="23" begin="22" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PCIVENDEVPRG" acronym="PCIVENDEVPRG" offset="0x394" width="32" description="PCI Vendor ID and Device ID Program Register">
		<bitfield id="VENDOR_DEVICE_ID_PROG" width="32" begin="31" end="0" resetval="2952859724" description="This bit provides the default values for VEN_ID  and DEV_ID" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICLREVPRG" acronym="PCICLREVPRG" offset="0x39C" width="32" description="Provides default values to Class code/Revision ID mirror register ">
		<bitfield id="CLASS_CODE_REV_ID_PROG" width="32" begin="31" end="0" resetval="293601281" description="This bit provides default values to CL_ CODE and REV_ID" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCISUBIDPRG" acronym="PCISUBIDPRG" offset="0x3A0" width="32" description="Provides default values to subsystem vendor id and subsystem id">
		<bitfield id="SUBSYS_VENDOR_ID_SUBSYS_ID_PROG" width="32" begin="31" end="0" resetval="0" description="This bit provides default value to SUBSYS_VEN_ID and SUBSYS_ID" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCIMAXLGPRG" acronym="PCIMAXLGPRG" offset="0x3A4" width="32" description="Provides default values for max latency and min grant">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MAX_LAT_MIN_GRANT_PROG" width="16" begin="15" end="0" resetval="0" description="This bit Provides default values for MAX_LAT,MIN_GRNT" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PCICFGDONE" acronym="PCICFGDONE" offset="0x3AC" width="32" description="Supplies configuration done to PCI core">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CONFIG_DONE" width="1" begin="0" end="0" resetval="0" description="Configuration done bit. Holds off accesses by external hosts to the PCI until configuration by the on-chip ROM Boot Loader is complete." range="" rwaccess="RW">
			<bitenum id="NOTDONE" value="0" token="NOTDONE" description="Configuration in progress, accesses to the PCI are not permitted." />
			<bitenum id="DONE" value="1" token="DONE" description="Configuration complete, accesses to the PCI are allowed." />
		</bitfield>
	</register>
</module>
