# do full_uart.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_uart
# 
# Top level modules:
# 	full_uart
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_uart_vlg_sample_tst
# -- Compiling module full_uart_vlg_check_tst
# -- Compiling module full_uart_vlg_vec_tst
# 
# Top level modules:
# 	full_uart_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.full_uart_vlg_vec_tst 
# //  ModelSim ALTERA 10.1d Nov  2 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.full_uart_vlg_vec_tst
# Loading work.full_uart
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.full_uart_vlg_sample_tst
# Loading work.full_uart_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port HEX0[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port HEX1[0] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port HEX1[3] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port HEX1[4] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port HEX4[3] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port HEX4[4] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port HEX4[5] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port HEX4[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port HEX5[2] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port HEX5[5] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 0100100
# ERROR! Vector Mismatch for output port LEDR :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port HEX1[1] :: @time = 1220000.000 ps
#      Expected value = 0000000
#      Real value = 0000010
# ERROR! Vector Mismatch for output port HEX1[5] :: @time = 1540000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port HEX1[6] :: @time = 1540000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port HEX0[1] :: @time = 2180000.000 ps
#      Expected value = 0000000
#      Real value = 1000110
# ERROR! Vector Mismatch for output port HEX0[2] :: @time = 2180000.000 ps
#      Expected value = 0000000
#      Real value = 1000110
# ERROR! Vector Mismatch for output port HEX0[3] :: @time = 2820000.000 ps
#      Expected value = 0000000
#      Real value = 0001110
#          17 mismatched vectors : Simulation failed !
# ** Note: $finish    : full_uart.vt(828)
#    Time: 3 us  Iteration: 0  Instance: /full_uart_vlg_vec_tst/tb_out
