.include "macros.inc"

.section .text, "ax"  # 0x800065A0 - 0x80063CE0 ; 0x0005D740

.fn ARRegisterDMACallback, global
/* 80037D58 00033CD8  7C 08 02 A6 */	mflr r0
/* 80037D5C 00033CDC  90 01 00 04 */	stw r0, 0x4(r1)
/* 80037D60 00033CE0  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 80037D64 00033CE4  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80037D68 00033CE8  93 C1 00 10 */	stw r30, 0x10(r1)
/* 80037D6C 00033CEC  7C 7E 1B 78 */	mr r30, r3
/* 80037D70 00033CF0  83 ED 86 68 */	lwz r31, __AR_Callback@sda21(r13)
/* 80037D74 00033CF4  4B FF 32 71 */	bl OSDisableInterrupts
/* 80037D78 00033CF8  93 CD 86 68 */	stw r30, __AR_Callback@sda21(r13)
/* 80037D7C 00033CFC  4B FF 32 91 */	bl OSRestoreInterrupts
/* 80037D80 00033D00  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 80037D84 00033D04  7F E3 FB 78 */	mr r3, r31
/* 80037D88 00033D08  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 80037D8C 00033D0C  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 80037D90 00033D10  7C 08 03 A6 */	mtlr r0
/* 80037D94 00033D14  38 21 00 18 */	addi r1, r1, 0x18
/* 80037D98 00033D18  4E 80 00 20 */	blr
.endfn ARRegisterDMACallback

.fn ARStartDMA, global
/* 80037D9C 00033D1C  7C 08 02 A6 */	mflr r0
/* 80037DA0 00033D20  90 01 00 04 */	stw r0, 0x4(r1)
/* 80037DA4 00033D24  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 80037DA8 00033D28  93 E1 00 24 */	stw r31, 0x24(r1)
/* 80037DAC 00033D2C  3B E6 00 00 */	addi r31, r6, 0x0
/* 80037DB0 00033D30  93 C1 00 20 */	stw r30, 0x20(r1)
/* 80037DB4 00033D34  3B C5 00 00 */	addi r30, r5, 0x0
/* 80037DB8 00033D38  93 A1 00 1C */	stw r29, 0x1c(r1)
/* 80037DBC 00033D3C  3B A3 00 00 */	addi r29, r3, 0x0
/* 80037DC0 00033D40  93 81 00 18 */	stw r28, 0x18(r1)
/* 80037DC4 00033D44  3B 84 00 00 */	addi r28, r4, 0x0
/* 80037DC8 00033D48  4B FF 32 1D */	bl OSDisableInterrupts
/* 80037DCC 00033D4C  3C C0 CC 00 */	lis r6, 0xCC005020@ha
/* 80037DD0 00033D50  A0 06 50 20 */	lhz r0, 0xCC005020@l(r6)
/* 80037DD4 00033D54  39 06 50 00 */	addi r8, r6, 0x5000
/* 80037DD8 00033D58  39 26 50 00 */	addi r9, r6, 0x5000
/* 80037DDC 00033D5C  54 04 00 2A */	clrrwi r4, r0, 10
/* 80037DE0 00033D60  57 80 84 3E */	srwi r0, r28, 16
/* 80037DE4 00033D64  7C 80 03 78 */	or r0, r4, r0
/* 80037DE8 00033D68  B0 06 50 20 */	sth r0, 0x5020(r6)
/* 80037DEC 00033D6C  57 80 04 3E */	clrlwi r0, r28, 16
/* 80037DF0 00033D70  38 86 50 00 */	addi r4, r6, 0x5000
/* 80037DF4 00033D74  A0 A6 50 22 */	lhz r5, 0x5022(r6)
/* 80037DF8 00033D78  54 A5 06 DE */	rlwinm r5, r5, 0, 27, 15
/* 80037DFC 00033D7C  7C A0 03 78 */	or r0, r5, r0
/* 80037E00 00033D80  B0 06 50 22 */	sth r0, 0x5022(r6)
/* 80037E04 00033D84  38 A6 50 00 */	addi r5, r6, 0x5000
/* 80037E08 00033D88  57 C0 84 3E */	srwi r0, r30, 16
/* 80037E0C 00033D8C  A0 C6 50 24 */	lhz r6, 0x5024(r6)
/* 80037E10 00033D90  54 C6 00 2A */	clrrwi r6, r6, 10
/* 80037E14 00033D94  7C C0 03 78 */	or r0, r6, r0
/* 80037E18 00033D98  B0 08 00 24 */	sth r0, 0x24(r8)
/* 80037E1C 00033D9C  57 C0 04 3E */	clrlwi r0, r30, 16
/* 80037E20 00033DA0  A0 C9 00 26 */	lhz r6, 0x26(r9)
/* 80037E24 00033DA4  54 C6 06 DE */	rlwinm r6, r6, 0, 27, 15
/* 80037E28 00033DA8  7C C0 03 78 */	or r0, r6, r0
/* 80037E2C 00033DAC  B0 09 00 26 */	sth r0, 0x26(r9)
/* 80037E30 00033DB0  57 E6 84 3E */	srwi r6, r31, 16
/* 80037E34 00033DB4  57 E0 04 3E */	clrlwi r0, r31, 16
/* 80037E38 00033DB8  A0 E4 00 28 */	lhz r7, 0x28(r4)
/* 80037E3C 00033DBC  54 E7 04 5E */	rlwinm r7, r7, 0, 17, 15
/* 80037E40 00033DC0  53 A7 78 20 */	rlwimi r7, r29, 15, 0, 16
/* 80037E44 00033DC4  B0 E4 00 28 */	sth r7, 0x28(r4)
/* 80037E48 00033DC8  A0 E4 00 28 */	lhz r7, 0x28(r4)
/* 80037E4C 00033DCC  54 E7 00 2A */	clrrwi r7, r7, 10
/* 80037E50 00033DD0  7C E6 33 78 */	or r6, r7, r6
/* 80037E54 00033DD4  B0 C4 00 28 */	sth r6, 0x28(r4)
/* 80037E58 00033DD8  A0 85 00 2A */	lhz r4, 0x2a(r5)
/* 80037E5C 00033DDC  54 84 06 DE */	rlwinm r4, r4, 0, 27, 15
/* 80037E60 00033DE0  7C 80 03 78 */	or r0, r4, r0
/* 80037E64 00033DE4  B0 05 00 2A */	sth r0, 0x2a(r5)
/* 80037E68 00033DE8  4B FF 31 A5 */	bl OSRestoreInterrupts
/* 80037E6C 00033DEC  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 80037E70 00033DF0  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 80037E74 00033DF4  83 C1 00 20 */	lwz r30, 0x20(r1)
/* 80037E78 00033DF8  7C 08 03 A6 */	mtlr r0
/* 80037E7C 00033DFC  83 A1 00 1C */	lwz r29, 0x1c(r1)
/* 80037E80 00033E00  83 81 00 18 */	lwz r28, 0x18(r1)
/* 80037E84 00033E04  38 21 00 28 */	addi r1, r1, 0x28
/* 80037E88 00033E08  4E 80 00 20 */	blr
.endfn ARStartDMA

.fn ARInit, global
/* 80037E8C 00033E0C  7C 08 02 A6 */	mflr r0
/* 80037E90 00033E10  90 01 00 04 */	stw r0, 0x4(r1)
/* 80037E94 00033E14  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80037E98 00033E18  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 80037E9C 00033E1C  93 C1 00 28 */	stw r30, 0x28(r1)
/* 80037EA0 00033E20  3B C4 00 00 */	addi r30, r4, 0x0
/* 80037EA4 00033E24  93 A1 00 24 */	stw r29, 0x24(r1)
/* 80037EA8 00033E28  3B A3 00 00 */	addi r29, r3, 0x0
/* 80037EAC 00033E2C  80 0D 86 7C */	lwz r0, __AR_init_flag@sda21(r13)
/* 80037EB0 00033E30  2C 00 00 01 */	cmpwi r0, 0x1
/* 80037EB4 00033E34  40 82 00 0C */	bne .L_80037EC0
/* 80037EB8 00033E38  38 60 40 00 */	li r3, 0x4000
/* 80037EBC 00033E3C  48 00 00 A8 */	b .L_80037F64
.L_80037EC0:
/* 80037EC0 00033E40  4B FF 31 25 */	bl OSDisableInterrupts
/* 80037EC4 00033E44  38 00 00 00 */	li r0, 0x0
/* 80037EC8 00033E48  3C 80 80 03 */	lis r4, __ARHandler@ha
/* 80037ECC 00033E4C  90 0D 86 68 */	stw r0, __AR_Callback@sda21(r13)
/* 80037ED0 00033E50  3B E3 00 00 */	addi r31, r3, 0x0
/* 80037ED4 00033E54  38 84 7F 90 */	addi r4, r4, __ARHandler@l
/* 80037ED8 00033E58  38 60 00 06 */	li r3, 0x6
/* 80037EDC 00033E5C  4B FF 31 55 */	bl __OSSetInterruptHandler
/* 80037EE0 00033E60  3C 60 02 00 */	lis r3, 0x200
/* 80037EE4 00033E64  4B FF 35 51 */	bl __OSUnmaskInterrupts
/* 80037EE8 00033E68  3C 60 80 00 */	lis r3, 0x800000F8@ha
/* 80037EEC 00033E6C  C8 42 85 08 */	lfd f2, lbl_800A9888@sda21(r2)
/* 80037EF0 00033E70  80 03 00 F8 */	lwz r0, 0x800000F8@l(r3)
/* 80037EF4 00033E74  38 80 40 00 */	li r4, 0x4000
/* 80037EF8 00033E78  3C 60 CC 00 */	lis r3, 0xCC005000@ha
/* 80037EFC 00033E7C  C0 02 85 04 */	lfs f0, lbl_800A9884@sda21(r2)
/* 80037F00 00033E80  90 01 00 1C */	stw r0, 0x1c(r1)
/* 80037F04 00033E84  3C 00 43 30 */	lis r0, 0x4330
/* 80037F08 00033E88  C0 62 85 00 */	lfs f3, lbl_800A9880@sda21(r2)
/* 80037F0C 00033E8C  90 01 00 18 */	stw r0, 0x18(r1)
/* 80037F10 00033E90  38 A3 50 00 */	addi r5, r3, 0xCC005000@l
/* 80037F14 00033E94  C8 21 00 18 */	lfd f1, 0x18(r1)
/* 80037F18 00033E98  90 8D 86 70 */	stw r4, __AR_StackPointer@sda21(r13)
/* 80037F1C 00033E9C  EC 21 10 28 */	fsubs f1, f1, f2
/* 80037F20 00033EA0  93 CD 86 74 */	stw r30, __AR_FreeBlocks@sda21(r13)
/* 80037F24 00033EA4  EC 01 00 24 */	fdivs f0, f1, f0
/* 80037F28 00033EA8  93 AD 86 78 */	stw r29, __AR_BlockLength@sda21(r13)
/* 80037F2C 00033EAC  A0 63 50 1A */	lhz r3, 0x501a(r3)
/* 80037F30 00033EB0  EC 03 00 32 */	fmuls f0, f3, f0
/* 80037F34 00033EB4  FC 00 00 1E */	fctiwz f0, f0
/* 80037F38 00033EB8  D8 01 00 10 */	stfd f0, 0x10(r1)
/* 80037F3C 00033EBC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80037F40 00033EC0  54 00 06 3E */	clrlwi r0, r0, 24
/* 80037F44 00033EC4  50 60 04 2E */	rlwimi r0, r3, 0, 16, 23
/* 80037F48 00033EC8  B0 05 00 1A */	sth r0, 0x1a(r5)
/* 80037F4C 00033ECC  48 00 00 BD */	bl __ARChecksize
/* 80037F50 00033ED0  38 00 00 01 */	li r0, 0x1
/* 80037F54 00033ED4  90 0D 86 7C */	stw r0, __AR_init_flag@sda21(r13)
/* 80037F58 00033ED8  7F E3 FB 78 */	mr r3, r31
/* 80037F5C 00033EDC  4B FF 30 B1 */	bl OSRestoreInterrupts
/* 80037F60 00033EE0  80 6D 86 70 */	lwz r3, __AR_StackPointer@sda21(r13)
.L_80037F64:
/* 80037F64 00033EE4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80037F68 00033EE8  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 80037F6C 00033EEC  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 80037F70 00033EF0  7C 08 03 A6 */	mtlr r0
/* 80037F74 00033EF4  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 80037F78 00033EF8  38 21 00 30 */	addi r1, r1, 0x30
/* 80037F7C 00033EFC  4E 80 00 20 */	blr
.endfn ARInit

.fn ARGetBaseAddress, global
/* 80037F80 00033F00  38 60 40 00 */	li r3, 0x4000
/* 80037F84 00033F04  4E 80 00 20 */	blr
.endfn ARGetBaseAddress

.fn ARGetSize, global
/* 80037F88 00033F08  80 6D 86 6C */	lwz r3, __AR_Size@sda21(r13)
/* 80037F8C 00033F0C  4E 80 00 20 */	blr
.endfn ARGetSize

.fn __ARHandler, local
/* 80037F90 00033F10  7C 08 02 A6 */	mflr r0
/* 80037F94 00033F14  3C 60 CC 00 */	lis r3, 0xCC005000@ha
/* 80037F98 00033F18  90 01 00 04 */	stw r0, 0x4(r1)
/* 80037F9C 00033F1C  38 63 50 00 */	addi r3, r3, 0xCC005000@l
/* 80037FA0 00033F20  38 00 FF 77 */	li r0, -0x89
/* 80037FA4 00033F24  94 21 FD 20 */	stwu r1, -0x2e0(r1)
/* 80037FA8 00033F28  93 E1 02 DC */	stw r31, 0x2dc(r1)
/* 80037FAC 00033F2C  3B E4 00 00 */	addi r31, r4, 0x0
/* 80037FB0 00033F30  A0 A3 00 0A */	lhz r5, 0xa(r3)
/* 80037FB4 00033F34  7C A0 00 38 */	and r0, r5, r0
/* 80037FB8 00033F38  60 00 00 20 */	ori r0, r0, 0x20
/* 80037FBC 00033F3C  B0 03 00 0A */	sth r0, 0xa(r3)
/* 80037FC0 00033F40  38 61 00 10 */	addi r3, r1, 0x10
/* 80037FC4 00033F44  4B FF 17 CD */	bl OSClearContext
/* 80037FC8 00033F48  38 61 00 10 */	addi r3, r1, 0x10
/* 80037FCC 00033F4C  4B FF 15 FD */	bl OSSetCurrentContext
/* 80037FD0 00033F50  81 8D 86 68 */	lwz r12, __AR_Callback@sda21(r13)
/* 80037FD4 00033F54  28 0C 00 00 */	cmplwi r12, 0x0
/* 80037FD8 00033F58  41 82 00 0C */	beq .L_80037FE4
/* 80037FDC 00033F5C  7D 88 03 A6 */	mtlr r12
/* 80037FE0 00033F60  4E 80 00 21 */	blrl
.L_80037FE4:
/* 80037FE4 00033F64  38 61 00 10 */	addi r3, r1, 0x10
/* 80037FE8 00033F68  4B FF 17 A9 */	bl OSClearContext
/* 80037FEC 00033F6C  7F E3 FB 78 */	mr r3, r31
/* 80037FF0 00033F70  4B FF 15 D9 */	bl OSSetCurrentContext
/* 80037FF4 00033F74  80 01 02 E4 */	lwz r0, 0x2e4(r1)
/* 80037FF8 00033F78  83 E1 02 DC */	lwz r31, 0x2dc(r1)
/* 80037FFC 00033F7C  38 21 02 E0 */	addi r1, r1, 0x2e0
/* 80038000 00033F80  7C 08 03 A6 */	mtlr r0
/* 80038004 00033F84  4E 80 00 20 */	blr
.endfn __ARHandler

.fn __ARChecksize, local
/* 80038008 00033F88  7C 08 02 A6 */	mflr r0
/* 8003800C 00033F8C  3C 60 DE AE */	lis r3, 0xDEADBEEF@ha
/* 80038010 00033F90  90 01 00 04 */	stw r0, 0x4(r1)
/* 80038014 00033F94  38 A3 BE EF */	addi r5, r3, 0xDEADBEEF@l
/* 80038018 00033F98  3C 60 BA D1 */	lis r3, 0xBAD0BAD0@ha
/* 8003801C 00033F9C  94 21 FE C0 */	stwu r1, -0x140(r1)
/* 80038020 00033FA0  BD C1 00 F8 */	stmw r14, 0xf8(r1)
/* 80038024 00033FA4  38 01 00 B3 */	addi r0, r1, 0xb3
/* 80038028 00033FA8  54 17 00 34 */	clrrwi r23, r0, 5
/* 8003802C 00033FAC  38 01 00 73 */	addi r0, r1, 0x73
/* 80038030 00033FB0  54 1F 00 34 */	clrrwi r31, r0, 5
/* 80038034 00033FB4  38 03 BA D0 */	addi r0, r3, 0xBAD0BAD0@l
/* 80038038 00033FB8  38 81 00 33 */	addi r4, r1, 0x33
/* 8003803C 00033FBC  54 98 00 34 */	clrrwi r24, r4, 5
/* 80038040 00033FC0  38 77 00 00 */	addi r3, r23, 0x0
/* 80038044 00033FC4  3A 20 00 00 */	li r17, 0x0
/* 80038048 00033FC8  3A C0 00 00 */	li r22, 0x0
/* 8003804C 00033FCC  38 80 00 20 */	li r4, 0x20
/* 80038050 00033FD0  90 B7 00 00 */	stw r5, 0x0(r23)
/* 80038054 00033FD4  90 1F 00 00 */	stw r0, 0x0(r31)
/* 80038058 00033FD8  90 B7 00 04 */	stw r5, 0x4(r23)
/* 8003805C 00033FDC  90 1F 00 04 */	stw r0, 0x4(r31)
/* 80038060 00033FE0  90 B7 00 08 */	stw r5, 0x8(r23)
/* 80038064 00033FE4  90 1F 00 08 */	stw r0, 0x8(r31)
/* 80038068 00033FE8  90 B7 00 0C */	stw r5, 0xc(r23)
/* 8003806C 00033FEC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80038070 00033FF0  90 B7 00 10 */	stw r5, 0x10(r23)
/* 80038074 00033FF4  90 1F 00 10 */	stw r0, 0x10(r31)
/* 80038078 00033FF8  90 B7 00 14 */	stw r5, 0x14(r23)
/* 8003807C 00033FFC  90 1F 00 14 */	stw r0, 0x14(r31)
/* 80038080 00034000  90 B7 00 18 */	stw r5, 0x18(r23)
/* 80038084 00034004  90 1F 00 18 */	stw r0, 0x18(r31)
/* 80038088 00034008  90 B7 00 1C */	stw r5, 0x1c(r23)
/* 8003808C 0003400C  90 1F 00 1C */	stw r0, 0x1c(r31)
/* 80038090 00034010  4B FF 0E B5 */	bl DCFlushRange
/* 80038094 00034014  38 7F 00 00 */	addi r3, r31, 0x0
/* 80038098 00034018  38 80 00 20 */	li r4, 0x20
/* 8003809C 0003401C  4B FF 0E A9 */	bl DCFlushRange
/* 800380A0 00034020  3C 60 CC 00 */	lis r3, 0xCC005000@ha
/* 800380A4 00034024  38 63 50 00 */	addi r3, r3, 0xCC005000@l
.L_800380A8:
/* 800380A8 00034028  A0 03 00 16 */	lhz r0, 0x16(r3)
/* 800380AC 0003402C  54 00 07 FF */	clrlwi. r0, r0, 31
/* 800380B0 00034030  41 82 FF F8 */	beq .L_800380A8
/* 800380B4 00034034  3C 60 CC 00 */	lis r3, 0xCC005012@ha
/* 800380B8 00034038  A0 03 50 12 */	lhz r0, 0xCC005012@l(r3)
/* 800380BC 0003403C  39 C3 50 00 */	addi r14, r3, 0x5000
/* 800380C0 00034040  57 F4 84 3E */	srwi r20, r31, 16
/* 800380C4 00034044  54 00 00 32 */	clrrwi r0, r0, 6
/* 800380C8 00034048  60 00 00 24 */	ori r0, r0, 0x24
/* 800380CC 0003404C  B4 0E 00 12 */	sthu r0, 0x12(r14)
/* 800380D0 00034050  3B 23 50 00 */	addi r25, r3, 0x5000
/* 800380D4 00034054  57 F5 04 3E */	clrlwi r21, r31, 16
/* 800380D8 00034058  A0 03 50 20 */	lhz r0, 0x5020(r3)
/* 800380DC 0003405C  3B 43 50 00 */	addi r26, r3, 0x5000
/* 800380E0 00034060  3B 63 50 00 */	addi r27, r3, 0x5000
/* 800380E4 00034064  54 00 00 2A */	clrrwi r0, r0, 10
/* 800380E8 00034068  7C 00 A3 78 */	or r0, r0, r20
/* 800380EC 0003406C  B4 19 00 20 */	sthu r0, 0x20(r25)
/* 800380F0 00034070  3B 83 50 00 */	addi r28, r3, 0x5000
/* 800380F4 00034074  3B C3 50 00 */	addi r30, r3, 0x5000
/* 800380F8 00034078  A0 03 50 22 */	lhz r0, 0x5022(r3)
/* 800380FC 0003407C  3B A3 50 00 */	addi r29, r3, 0x5000
/* 80038100 00034080  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038104 00034084  7C 00 AB 78 */	or r0, r0, r21
/* 80038108 00034088  B4 1A 00 22 */	sthu r0, 0x22(r26)
/* 8003810C 0003408C  A0 03 50 24 */	lhz r0, 0x5024(r3)
/* 80038110 00034090  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038114 00034094  60 00 00 00 */	nop
/* 80038118 00034098  B4 1B 00 24 */	sthu r0, 0x24(r27)
/* 8003811C 0003409C  A0 03 50 26 */	lhz r0, 0x5026(r3)
/* 80038120 000340A0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038124 000340A4  60 00 00 00 */	nop
/* 80038128 000340A8  B4 1C 00 26 */	sthu r0, 0x26(r28)
/* 8003812C 000340AC  A0 03 50 28 */	lhz r0, 0x5028(r3)
/* 80038130 000340B0  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 80038134 000340B4  B0 03 50 28 */	sth r0, 0x5028(r3)
/* 80038138 000340B8  A0 03 50 28 */	lhz r0, 0x5028(r3)
/* 8003813C 000340BC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038140 000340C0  60 00 00 00 */	nop
/* 80038144 000340C4  B4 1E 00 28 */	sthu r0, 0x28(r30)
/* 80038148 000340C8  A0 03 50 2A */	lhz r0, 0x502a(r3)
/* 8003814C 000340CC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038150 000340D0  60 00 00 20 */	ori r0, r0, 0x20
/* 80038154 000340D4  B4 1D 00 2A */	sthu r0, 0x2a(r29)
.L_80038158:
/* 80038158 000340D8  3B E3 50 00 */	addi r31, r3, 0x5000
/* 8003815C 000340DC  A4 1F 00 0A */	lhzu r0, 0xa(r31)
/* 80038160 000340E0  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038164 000340E4  40 82 FF F4 */	bne .L_80038158
/* 80038168 000340E8  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 8003816C 000340EC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038170 000340F0  7C 00 A3 78 */	or r0, r0, r20
/* 80038174 000340F4  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038178 000340F8  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 8003817C 000340FC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038180 00034100  7C 00 AB 78 */	or r0, r0, r21
/* 80038184 00034104  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038188 00034108  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 8003818C 0003410C  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038190 00034110  60 00 00 20 */	ori r0, r0, 0x20
/* 80038194 00034114  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038198 00034118  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 8003819C 0003411C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800381A0 00034120  60 00 00 00 */	nop
/* 800381A4 00034124  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 800381A8 00034128  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800381AC 0003412C  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 800381B0 00034130  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800381B4 00034134  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800381B8 00034138  54 00 00 2A */	clrrwi r0, r0, 10
/* 800381BC 0003413C  60 00 00 00 */	nop
/* 800381C0 00034140  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800381C4 00034144  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 800381C8 00034148  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800381CC 0003414C  60 00 00 20 */	ori r0, r0, 0x20
/* 800381D0 00034150  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_800381D4:
/* 800381D4 00034154  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 800381D8 00034158  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 800381DC 0003415C  40 82 FF F8 */	bne .L_800381D4
/* 800381E0 00034160  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 800381E4 00034164  54 00 00 2A */	clrrwi r0, r0, 10
/* 800381E8 00034168  7C 00 A3 78 */	or r0, r0, r20
/* 800381EC 0003416C  B0 19 00 00 */	sth r0, 0x0(r25)
/* 800381F0 00034170  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 800381F4 00034174  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800381F8 00034178  7C 00 AB 78 */	or r0, r0, r21
/* 800381FC 0003417C  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038200 00034180  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038204 00034184  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038208 00034188  60 00 00 00 */	nop
/* 8003820C 0003418C  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038210 00034190  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038214 00034194  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038218 00034198  60 00 02 00 */	ori r0, r0, 0x200
/* 8003821C 0003419C  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038220 000341A0  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038224 000341A4  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 80038228 000341A8  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 8003822C 000341AC  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038230 000341B0  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038234 000341B4  60 00 00 00 */	nop
/* 80038238 000341B8  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 8003823C 000341BC  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038240 000341C0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038244 000341C4  60 00 00 20 */	ori r0, r0, 0x20
/* 80038248 000341C8  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_8003824C:
/* 8003824C 000341CC  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038250 000341D0  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038254 000341D4  40 82 FF F8 */	bne .L_8003824C
/* 80038258 000341D8  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 8003825C 000341DC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038260 000341E0  7C 00 A3 78 */	or r0, r0, r20
/* 80038264 000341E4  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038268 000341E8  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 8003826C 000341EC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038270 000341F0  7C 00 AB 78 */	or r0, r0, r21
/* 80038274 000341F4  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038278 000341F8  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 8003827C 000341FC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038280 00034200  60 00 01 00 */	ori r0, r0, 0x100
/* 80038284 00034204  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038288 00034208  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 8003828C 0003420C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038290 00034210  60 00 00 00 */	nop
/* 80038294 00034214  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038298 00034218  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 8003829C 0003421C  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 800382A0 00034220  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800382A4 00034224  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800382A8 00034228  54 00 00 2A */	clrrwi r0, r0, 10
/* 800382AC 0003422C  60 00 00 00 */	nop
/* 800382B0 00034230  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800382B4 00034234  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 800382B8 00034238  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800382BC 0003423C  60 00 00 20 */	ori r0, r0, 0x20
/* 800382C0 00034240  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_800382C4:
/* 800382C4 00034244  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 800382C8 00034248  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 800382CC 0003424C  40 82 FF F8 */	bne .L_800382C4
/* 800382D0 00034250  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 800382D4 00034254  54 00 00 2A */	clrrwi r0, r0, 10
/* 800382D8 00034258  7C 00 A3 78 */	or r0, r0, r20
/* 800382DC 0003425C  B0 19 00 00 */	sth r0, 0x0(r25)
/* 800382E0 00034260  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 800382E4 00034264  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800382E8 00034268  7C 00 AB 78 */	or r0, r0, r21
/* 800382EC 0003426C  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 800382F0 00034270  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 800382F4 00034274  54 00 00 2A */	clrrwi r0, r0, 10
/* 800382F8 00034278  60 00 00 40 */	ori r0, r0, 0x40
/* 800382FC 0003427C  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038300 00034280  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038304 00034284  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038308 00034288  60 00 00 00 */	nop
/* 8003830C 0003428C  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038310 00034290  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038314 00034294  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 80038318 00034298  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 8003831C 0003429C  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038320 000342A0  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038324 000342A4  60 00 00 00 */	nop
/* 80038328 000342A8  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 8003832C 000342AC  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038330 000342B0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038334 000342B4  60 00 00 20 */	ori r0, r0, 0x20
/* 80038338 000342B8  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_8003833C:
/* 8003833C 000342BC  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038340 000342C0  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038344 000342C4  40 82 FF F8 */	bne .L_8003833C
/* 80038348 000342C8  38 78 00 00 */	addi r3, r24, 0x0
/* 8003834C 000342CC  38 80 00 00 */	li r4, 0x0
/* 80038350 000342D0  38 A0 00 20 */	li r5, 0x20
/* 80038354 000342D4  4B FC CF D9 */	bl memset
/* 80038358 000342D8  38 78 00 00 */	addi r3, r24, 0x0
/* 8003835C 000342DC  38 80 00 20 */	li r4, 0x20
/* 80038360 000342E0  4B FF 0B E5 */	bl DCFlushRange
/* 80038364 000342E4  56 E0 84 3E */	srwi r0, r23, 16
/* 80038368 000342E8  A0 79 00 00 */	lhz r3, 0x0(r25)
/* 8003836C 000342EC  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80038370 000342F0  54 63 00 2A */	clrrwi r3, r3, 10
/* 80038374 000342F4  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 80038378 000342F8  7C 60 03 78 */	or r0, r3, r0
/* 8003837C 000342FC  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038380 00034300  56 E0 04 3E */	clrlwi r0, r23, 16
/* 80038384 00034304  90 01 00 E8 */	stw r0, 0xe8(r1)
/* 80038388 00034308  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 8003838C 0003430C  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 80038390 00034310  80 01 00 E8 */	lwz r0, 0xe8(r1)
/* 80038394 00034314  7C 60 03 78 */	or r0, r3, r0
/* 80038398 00034318  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 8003839C 0003431C  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 800383A0 00034320  54 00 00 2A */	clrrwi r0, r0, 10
/* 800383A4 00034324  60 00 00 00 */	nop
/* 800383A8 00034328  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 800383AC 0003432C  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 800383B0 00034330  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800383B4 00034334  60 00 00 00 */	nop
/* 800383B8 00034338  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 800383BC 0003433C  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800383C0 00034340  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 800383C4 00034344  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800383C8 00034348  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800383CC 0003434C  54 00 00 2A */	clrrwi r0, r0, 10
/* 800383D0 00034350  60 00 00 00 */	nop
/* 800383D4 00034354  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800383D8 00034358  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 800383DC 0003435C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800383E0 00034360  60 00 00 20 */	ori r0, r0, 0x20
/* 800383E4 00034364  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_800383E8:
/* 800383E8 00034368  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 800383EC 0003436C  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 800383F0 00034370  40 82 FF F8 */	bne .L_800383E8
/* 800383F4 00034374  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 800383F8 00034378  57 13 84 3E */	srwi r19, r24, 16
/* 800383FC 0003437C  57 12 04 3E */	clrlwi r18, r24, 16
/* 80038400 00034380  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038404 00034384  7C 00 9B 78 */	or r0, r0, r19
/* 80038408 00034388  B0 19 00 00 */	sth r0, 0x0(r25)
/* 8003840C 0003438C  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038410 00034390  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038414 00034394  7C 00 93 78 */	or r0, r0, r18
/* 80038418 00034398  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 8003841C 0003439C  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038420 000343A0  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038424 000343A4  60 00 00 00 */	nop
/* 80038428 000343A8  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 8003842C 000343AC  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038430 000343B0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038434 000343B4  60 00 00 00 */	nop
/* 80038438 000343B8  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 8003843C 000343BC  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038440 000343C0  60 00 80 00 */	ori r0, r0, 0x8000
/* 80038444 000343C4  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038448 000343C8  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 8003844C 000343CC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038450 000343D0  60 00 00 00 */	nop
/* 80038454 000343D4  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038458 000343D8  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 8003845C 000343DC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038460 000343E0  60 00 00 20 */	ori r0, r0, 0x20
/* 80038464 000343E4  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038468:
/* 80038468 000343E8  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 8003846C 000343EC  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038470 000343F0  40 82 FF F8 */	bne .L_80038468
/* 80038474 000343F4  38 78 00 00 */	addi r3, r24, 0x0
/* 80038478 000343F8  38 80 00 20 */	li r4, 0x20
/* 8003847C 000343FC  4B FF 0A 99 */	bl DCInvalidateRange
/* 80038480 00034400  80 18 00 00 */	lwz r0, 0x0(r24)
/* 80038484 00034404  80 77 00 00 */	lwz r3, 0x0(r23)
/* 80038488 00034408  7C 00 18 40 */	cmplw r0, r3
/* 8003848C 0003440C  40 82 02 FC */	bne .L_80038788
/* 80038490 00034410  38 78 00 00 */	addi r3, r24, 0x0
/* 80038494 00034414  38 80 00 00 */	li r4, 0x0
/* 80038498 00034418  38 A0 00 20 */	li r5, 0x20
/* 8003849C 0003441C  4B FC CE 91 */	bl memset
/* 800384A0 00034420  38 78 00 00 */	addi r3, r24, 0x0
/* 800384A4 00034424  38 80 00 20 */	li r4, 0x20
/* 800384A8 00034428  4B FF 0A 9D */	bl DCFlushRange
/* 800384AC 0003442C  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 800384B0 00034430  54 00 00 2A */	clrrwi r0, r0, 10
/* 800384B4 00034434  7C 00 9B 78 */	or r0, r0, r19
/* 800384B8 00034438  B0 19 00 00 */	sth r0, 0x0(r25)
/* 800384BC 0003443C  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 800384C0 00034440  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800384C4 00034444  7C 00 93 78 */	or r0, r0, r18
/* 800384C8 00034448  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 800384CC 0003444C  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 800384D0 00034450  54 00 00 2A */	clrrwi r0, r0, 10
/* 800384D4 00034454  60 00 00 20 */	ori r0, r0, 0x20
/* 800384D8 00034458  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 800384DC 0003445C  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 800384E0 00034460  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800384E4 00034464  60 00 00 00 */	nop
/* 800384E8 00034468  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 800384EC 0003446C  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800384F0 00034470  60 00 80 00 */	ori r0, r0, 0x8000
/* 800384F4 00034474  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800384F8 00034478  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800384FC 0003447C  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038500 00034480  60 00 00 00 */	nop
/* 80038504 00034484  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038508 00034488  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 8003850C 0003448C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038510 00034490  60 00 00 20 */	ori r0, r0, 0x20
/* 80038514 00034494  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038518:
/* 80038518 00034498  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 8003851C 0003449C  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038520 000344A0  40 82 FF F8 */	bne .L_80038518
/* 80038524 000344A4  38 78 00 00 */	addi r3, r24, 0x0
/* 80038528 000344A8  38 80 00 20 */	li r4, 0x20
/* 8003852C 000344AC  4B FF 09 E9 */	bl DCInvalidateRange
/* 80038530 000344B0  80 18 00 00 */	lwz r0, 0x0(r24)
/* 80038534 000344B4  80 77 00 00 */	lwz r3, 0x0(r23)
/* 80038538 000344B8  7C 00 18 40 */	cmplw r0, r3
/* 8003853C 000344BC  40 82 00 10 */	bne .L_8003854C
/* 80038540 000344C0  3A 20 00 00 */	li r17, 0x0
/* 80038544 000344C4  3E C0 00 20 */	lis r22, 0x20
/* 80038548 000344C8  48 00 02 40 */	b .L_80038788
.L_8003854C:
/* 8003854C 000344CC  38 78 00 00 */	addi r3, r24, 0x0
/* 80038550 000344D0  38 80 00 00 */	li r4, 0x0
/* 80038554 000344D4  38 A0 00 20 */	li r5, 0x20
/* 80038558 000344D8  4B FC CD D5 */	bl memset
/* 8003855C 000344DC  38 78 00 00 */	addi r3, r24, 0x0
/* 80038560 000344E0  38 80 00 20 */	li r4, 0x20
/* 80038564 000344E4  4B FF 09 E1 */	bl DCFlushRange
/* 80038568 000344E8  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 8003856C 000344EC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038570 000344F0  7C 00 9B 78 */	or r0, r0, r19
/* 80038574 000344F4  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038578 000344F8  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 8003857C 000344FC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038580 00034500  7C 00 93 78 */	or r0, r0, r18
/* 80038584 00034504  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038588 00034508  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 8003858C 0003450C  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038590 00034510  60 00 01 00 */	ori r0, r0, 0x100
/* 80038594 00034514  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038598 00034518  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 8003859C 0003451C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800385A0 00034520  60 00 00 00 */	nop
/* 800385A4 00034524  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 800385A8 00034528  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800385AC 0003452C  60 00 80 00 */	ori r0, r0, 0x8000
/* 800385B0 00034530  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800385B4 00034534  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800385B8 00034538  54 00 00 2A */	clrrwi r0, r0, 10
/* 800385BC 0003453C  60 00 00 00 */	nop
/* 800385C0 00034540  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800385C4 00034544  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 800385C8 00034548  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800385CC 0003454C  60 00 00 20 */	ori r0, r0, 0x20
/* 800385D0 00034550  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_800385D4:
/* 800385D4 00034554  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 800385D8 00034558  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 800385DC 0003455C  40 82 FF F8 */	bne .L_800385D4
/* 800385E0 00034560  38 78 00 00 */	addi r3, r24, 0x0
/* 800385E4 00034564  38 80 00 20 */	li r4, 0x20
/* 800385E8 00034568  4B FF 09 2D */	bl DCInvalidateRange
/* 800385EC 0003456C  80 18 00 00 */	lwz r0, 0x0(r24)
/* 800385F0 00034570  80 77 00 00 */	lwz r3, 0x0(r23)
/* 800385F4 00034574  7C 00 18 40 */	cmplw r0, r3
/* 800385F8 00034578  40 82 00 10 */	bne .L_80038608
/* 800385FC 0003457C  3A 20 00 01 */	li r17, 0x1
/* 80038600 00034580  3E C0 00 40 */	lis r22, 0x40
/* 80038604 00034584  48 00 01 84 */	b .L_80038788
.L_80038608:
/* 80038608 00034588  38 78 00 00 */	addi r3, r24, 0x0
/* 8003860C 0003458C  38 80 00 00 */	li r4, 0x0
/* 80038610 00034590  38 A0 00 20 */	li r5, 0x20
/* 80038614 00034594  4B FC CD 19 */	bl memset
/* 80038618 00034598  38 78 00 00 */	addi r3, r24, 0x0
/* 8003861C 0003459C  38 80 00 20 */	li r4, 0x20
/* 80038620 000345A0  4B FF 09 25 */	bl DCFlushRange
/* 80038624 000345A4  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 80038628 000345A8  54 00 00 2A */	clrrwi r0, r0, 10
/* 8003862C 000345AC  7C 00 9B 78 */	or r0, r0, r19
/* 80038630 000345B0  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038634 000345B4  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038638 000345B8  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 8003863C 000345BC  7C 00 93 78 */	or r0, r0, r18
/* 80038640 000345C0  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038644 000345C4  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038648 000345C8  54 00 00 2A */	clrrwi r0, r0, 10
/* 8003864C 000345CC  60 00 00 00 */	nop
/* 80038650 000345D0  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038654 000345D4  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038658 000345D8  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 8003865C 000345DC  60 00 02 00 */	ori r0, r0, 0x200
/* 80038660 000345E0  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038664 000345E4  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038668 000345E8  60 00 80 00 */	ori r0, r0, 0x8000
/* 8003866C 000345EC  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038670 000345F0  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038674 000345F4  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038678 000345F8  60 00 00 00 */	nop
/* 8003867C 000345FC  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038680 00034600  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038684 00034604  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038688 00034608  60 00 00 20 */	ori r0, r0, 0x20
/* 8003868C 0003460C  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038690:
/* 80038690 00034610  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038694 00034614  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038698 00034618  40 82 FF F8 */	bne .L_80038690
/* 8003869C 0003461C  38 78 00 00 */	addi r3, r24, 0x0
/* 800386A0 00034620  38 80 00 20 */	li r4, 0x20
/* 800386A4 00034624  4B FF 08 71 */	bl DCInvalidateRange
/* 800386A8 00034628  80 18 00 00 */	lwz r0, 0x0(r24)
/* 800386AC 0003462C  80 77 00 00 */	lwz r3, 0x0(r23)
/* 800386B0 00034630  7C 00 18 40 */	cmplw r0, r3
/* 800386B4 00034634  40 82 00 10 */	bne .L_800386C4
/* 800386B8 00034638  3A 20 00 02 */	li r17, 0x2
/* 800386BC 0003463C  3E C0 00 80 */	lis r22, 0x80
/* 800386C0 00034640  48 00 00 C8 */	b .L_80038788
.L_800386C4:
/* 800386C4 00034644  38 78 00 00 */	addi r3, r24, 0x0
/* 800386C8 00034648  38 80 00 00 */	li r4, 0x0
/* 800386CC 0003464C  38 A0 00 20 */	li r5, 0x20
/* 800386D0 00034650  4B FC CC 5D */	bl memset
/* 800386D4 00034654  38 78 00 00 */	addi r3, r24, 0x0
/* 800386D8 00034658  38 80 00 20 */	li r4, 0x20
/* 800386DC 0003465C  4B FF 08 69 */	bl DCFlushRange
/* 800386E0 00034660  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 800386E4 00034664  54 00 00 2A */	clrrwi r0, r0, 10
/* 800386E8 00034668  7C 00 9B 78 */	or r0, r0, r19
/* 800386EC 0003466C  B0 19 00 00 */	sth r0, 0x0(r25)
/* 800386F0 00034670  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 800386F4 00034674  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800386F8 00034678  7C 00 93 78 */	or r0, r0, r18
/* 800386FC 0003467C  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038700 00034680  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038704 00034684  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038708 00034688  60 00 00 40 */	ori r0, r0, 0x40
/* 8003870C 0003468C  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038710 00034690  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038714 00034694  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038718 00034698  60 00 00 00 */	nop
/* 8003871C 0003469C  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038720 000346A0  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038724 000346A4  60 00 80 00 */	ori r0, r0, 0x8000
/* 80038728 000346A8  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 8003872C 000346AC  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038730 000346B0  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038734 000346B4  60 00 00 00 */	nop
/* 80038738 000346B8  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 8003873C 000346BC  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038740 000346C0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038744 000346C4  60 00 00 20 */	ori r0, r0, 0x20
/* 80038748 000346C8  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_8003874C:
/* 8003874C 000346CC  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038750 000346D0  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038754 000346D4  40 82 FF F8 */	bne .L_8003874C
/* 80038758 000346D8  38 78 00 00 */	addi r3, r24, 0x0
/* 8003875C 000346DC  38 80 00 20 */	li r4, 0x20
/* 80038760 000346E0  4B FF 07 B5 */	bl DCInvalidateRange
/* 80038764 000346E4  80 18 00 00 */	lwz r0, 0x0(r24)
/* 80038768 000346E8  80 77 00 00 */	lwz r3, 0x0(r23)
/* 8003876C 000346EC  7C 00 18 40 */	cmplw r0, r3
/* 80038770 000346F0  40 82 00 10 */	bne .L_80038780
/* 80038774 000346F4  3A 20 00 03 */	li r17, 0x3
/* 80038778 000346F8  3E C0 01 00 */	lis r22, 0x100
/* 8003877C 000346FC  48 00 00 0C */	b .L_80038788
.L_80038780:
/* 80038780 00034700  3A 20 00 04 */	li r17, 0x4
/* 80038784 00034704  3E C0 02 00 */	lis r22, 0x200
.L_80038788:
/* 80038788 00034708  A0 0E 00 00 */	lhz r0, 0x0(r14)
/* 8003878C 0003470C  56 CF 84 3E */	srwi r15, r22, 16
/* 80038790 00034710  56 D0 04 3E */	clrlwi r16, r22, 16
/* 80038794 00034714  54 00 00 32 */	clrrwi r0, r0, 6
/* 80038798 00034718  60 00 00 20 */	ori r0, r0, 0x20
/* 8003879C 0003471C  7C 00 8B 78 */	or r0, r0, r17
/* 800387A0 00034720  B0 0E 00 00 */	sth r0, 0x0(r14)
/* 800387A4 00034724  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 800387A8 00034728  54 00 00 2A */	clrrwi r0, r0, 10
/* 800387AC 0003472C  7C 00 A3 78 */	or r0, r0, r20
/* 800387B0 00034730  B0 19 00 00 */	sth r0, 0x0(r25)
/* 800387B4 00034734  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 800387B8 00034738  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800387BC 0003473C  7C 00 AB 78 */	or r0, r0, r21
/* 800387C0 00034740  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 800387C4 00034744  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 800387C8 00034748  54 00 00 2A */	clrrwi r0, r0, 10
/* 800387CC 0003474C  7C 00 7B 78 */	or r0, r0, r15
/* 800387D0 00034750  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 800387D4 00034754  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 800387D8 00034758  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800387DC 0003475C  7C 00 83 78 */	or r0, r0, r16
/* 800387E0 00034760  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 800387E4 00034764  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800387E8 00034768  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 800387EC 0003476C  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800387F0 00034770  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800387F4 00034774  54 00 00 2A */	clrrwi r0, r0, 10
/* 800387F8 00034778  60 00 00 00 */	nop
/* 800387FC 0003477C  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038800 00034780  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038804 00034784  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038808 00034788  60 00 00 20 */	ori r0, r0, 0x20
/* 8003880C 0003478C  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038810:
/* 80038810 00034790  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038814 00034794  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038818 00034798  40 82 FF F8 */	bne .L_80038810
/* 8003881C 0003479C  3C 76 00 20 */	addis r3, r22, 0x20
/* 80038820 000347A0  A0 99 00 00 */	lhz r4, 0x0(r25)
/* 80038824 000347A4  54 60 84 3E */	srwi r0, r3, 16
/* 80038828 000347A8  90 01 00 E0 */	stw r0, 0xe0(r1)
/* 8003882C 000347AC  54 80 00 2A */	clrrwi r0, r4, 10
/* 80038830 000347B0  7C 00 A3 78 */	or r0, r0, r20
/* 80038834 000347B4  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038838 000347B8  54 60 04 3E */	clrlwi r0, r3, 16
/* 8003883C 000347BC  90 01 00 EC */	stw r0, 0xec(r1)
/* 80038840 000347C0  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038844 000347C4  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038848 000347C8  7C 00 AB 78 */	or r0, r0, r21
/* 8003884C 000347CC  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038850 000347D0  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038854 000347D4  54 03 00 2A */	clrrwi r3, r0, 10
/* 80038858 000347D8  80 01 00 E0 */	lwz r0, 0xe0(r1)
/* 8003885C 000347DC  7C 60 03 78 */	or r0, r3, r0
/* 80038860 000347E0  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038864 000347E4  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038868 000347E8  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 8003886C 000347EC  80 01 00 EC */	lwz r0, 0xec(r1)
/* 80038870 000347F0  7C 60 03 78 */	or r0, r3, r0
/* 80038874 000347F4  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038878 000347F8  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 8003887C 000347FC  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 80038880 00034800  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038884 00034804  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038888 00034808  54 00 00 2A */	clrrwi r0, r0, 10
/* 8003888C 0003480C  60 00 00 00 */	nop
/* 80038890 00034810  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038894 00034814  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038898 00034818  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 8003889C 0003481C  60 00 00 20 */	ori r0, r0, 0x20
/* 800388A0 00034820  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_800388A4:
/* 800388A4 00034824  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 800388A8 00034828  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 800388AC 0003482C  40 82 FF F8 */	bne .L_800388A4
/* 800388B0 00034830  3C 76 01 00 */	addis r3, r22, 0x100
/* 800388B4 00034834  A0 99 00 00 */	lhz r4, 0x0(r25)
/* 800388B8 00034838  54 60 84 3E */	srwi r0, r3, 16
/* 800388BC 0003483C  90 01 00 DC */	stw r0, 0xdc(r1)
/* 800388C0 00034840  54 80 00 2A */	clrrwi r0, r4, 10
/* 800388C4 00034844  7C 00 A3 78 */	or r0, r0, r20
/* 800388C8 00034848  B0 19 00 00 */	sth r0, 0x0(r25)
/* 800388CC 0003484C  54 60 04 3E */	clrlwi r0, r3, 16
/* 800388D0 00034850  90 01 00 F0 */	stw r0, 0xf0(r1)
/* 800388D4 00034854  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 800388D8 00034858  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800388DC 0003485C  7C 00 AB 78 */	or r0, r0, r21
/* 800388E0 00034860  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 800388E4 00034864  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 800388E8 00034868  54 03 00 2A */	clrrwi r3, r0, 10
/* 800388EC 0003486C  80 01 00 DC */	lwz r0, 0xdc(r1)
/* 800388F0 00034870  7C 60 03 78 */	or r0, r3, r0
/* 800388F4 00034874  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 800388F8 00034878  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 800388FC 0003487C  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 80038900 00034880  80 01 00 F0 */	lwz r0, 0xf0(r1)
/* 80038904 00034884  7C 60 03 78 */	or r0, r3, r0
/* 80038908 00034888  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 8003890C 0003488C  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038910 00034890  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 80038914 00034894  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038918 00034898  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 8003891C 0003489C  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038920 000348A0  60 00 00 00 */	nop
/* 80038924 000348A4  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038928 000348A8  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 8003892C 000348AC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038930 000348B0  60 00 00 20 */	ori r0, r0, 0x20
/* 80038934 000348B4  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038938:
/* 80038938 000348B8  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 8003893C 000348BC  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038940 000348C0  40 82 FF F8 */	bne .L_80038938
/* 80038944 000348C4  38 76 02 00 */	addi r3, r22, 0x200
/* 80038948 000348C8  A0 99 00 00 */	lhz r4, 0x0(r25)
/* 8003894C 000348CC  54 60 84 3E */	srwi r0, r3, 16
/* 80038950 000348D0  90 01 00 D8 */	stw r0, 0xd8(r1)
/* 80038954 000348D4  54 80 00 2A */	clrrwi r0, r4, 10
/* 80038958 000348D8  7C 00 A3 78 */	or r0, r0, r20
/* 8003895C 000348DC  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038960 000348E0  54 60 04 3E */	clrlwi r0, r3, 16
/* 80038964 000348E4  90 01 00 F4 */	stw r0, 0xf4(r1)
/* 80038968 000348E8  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 8003896C 000348EC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038970 000348F0  7C 00 AB 78 */	or r0, r0, r21
/* 80038974 000348F4  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038978 000348F8  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 8003897C 000348FC  54 03 00 2A */	clrrwi r3, r0, 10
/* 80038980 00034900  80 01 00 D8 */	lwz r0, 0xd8(r1)
/* 80038984 00034904  7C 60 03 78 */	or r0, r3, r0
/* 80038988 00034908  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 8003898C 0003490C  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038990 00034910  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 80038994 00034914  80 01 00 F4 */	lwz r0, 0xf4(r1)
/* 80038998 00034918  7C 60 03 78 */	or r0, r3, r0
/* 8003899C 0003491C  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 800389A0 00034920  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800389A4 00034924  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 800389A8 00034928  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800389AC 0003492C  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 800389B0 00034930  54 00 00 2A */	clrrwi r0, r0, 10
/* 800389B4 00034934  60 00 00 00 */	nop
/* 800389B8 00034938  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 800389BC 0003493C  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 800389C0 00034940  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 800389C4 00034944  60 00 00 20 */	ori r0, r0, 0x20
/* 800389C8 00034948  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_800389CC:
/* 800389CC 0003494C  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 800389D0 00034950  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 800389D4 00034954  40 82 FF F8 */	bne .L_800389CC
/* 800389D8 00034958  3C 76 00 40 */	addis r3, r22, 0x40
/* 800389DC 0003495C  A0 99 00 00 */	lhz r4, 0x0(r25)
/* 800389E0 00034960  54 60 84 3E */	srwi r0, r3, 16
/* 800389E4 00034964  90 01 00 D4 */	stw r0, 0xd4(r1)
/* 800389E8 00034968  54 80 00 2A */	clrrwi r0, r4, 10
/* 800389EC 0003496C  7C 00 A3 78 */	or r0, r0, r20
/* 800389F0 00034970  B0 19 00 00 */	sth r0, 0x0(r25)
/* 800389F4 00034974  54 74 04 3E */	clrlwi r20, r3, 16
/* 800389F8 00034978  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 800389FC 0003497C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038A00 00034980  7C 00 AB 78 */	or r0, r0, r21
/* 80038A04 00034984  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038A08 00034988  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038A0C 0003498C  54 03 00 2A */	clrrwi r3, r0, 10
/* 80038A10 00034990  80 01 00 D4 */	lwz r0, 0xd4(r1)
/* 80038A14 00034994  7C 60 03 78 */	or r0, r3, r0
/* 80038A18 00034998  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038A1C 0003499C  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038A20 000349A0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038A24 000349A4  7C 00 A3 78 */	or r0, r0, r20
/* 80038A28 000349A8  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038A2C 000349AC  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038A30 000349B0  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 80038A34 000349B4  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038A38 000349B8  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038A3C 000349BC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038A40 000349C0  60 00 00 00 */	nop
/* 80038A44 000349C4  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038A48 000349C8  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038A4C 000349CC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038A50 000349D0  60 00 00 20 */	ori r0, r0, 0x20
/* 80038A54 000349D4  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038A58:
/* 80038A58 000349D8  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038A5C 000349DC  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038A60 000349E0  40 82 FF F8 */	bne .L_80038A58
/* 80038A64 000349E4  38 78 00 00 */	addi r3, r24, 0x0
/* 80038A68 000349E8  38 80 00 00 */	li r4, 0x0
/* 80038A6C 000349EC  38 A0 00 20 */	li r5, 0x20
/* 80038A70 000349F0  4B FC C8 BD */	bl memset
/* 80038A74 000349F4  38 78 00 00 */	addi r3, r24, 0x0
/* 80038A78 000349F8  38 80 00 20 */	li r4, 0x20
/* 80038A7C 000349FC  4B FF 04 C9 */	bl DCFlushRange
/* 80038A80 00034A00  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 80038A84 00034A04  54 03 00 2A */	clrrwi r3, r0, 10
/* 80038A88 00034A08  80 01 00 E4 */	lwz r0, 0xe4(r1)
/* 80038A8C 00034A0C  7C 60 03 78 */	or r0, r3, r0
/* 80038A90 00034A10  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038A94 00034A14  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038A98 00034A18  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 80038A9C 00034A1C  80 01 00 E8 */	lwz r0, 0xe8(r1)
/* 80038AA0 00034A20  7C 60 03 78 */	or r0, r3, r0
/* 80038AA4 00034A24  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038AA8 00034A28  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038AAC 00034A2C  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038AB0 00034A30  7C 00 7B 78 */	or r0, r0, r15
/* 80038AB4 00034A34  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038AB8 00034A38  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038ABC 00034A3C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038AC0 00034A40  7C 00 83 78 */	or r0, r0, r16
/* 80038AC4 00034A44  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038AC8 00034A48  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038ACC 00034A4C  54 00 04 5E */	rlwinm r0, r0, 0, 17, 15
/* 80038AD0 00034A50  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038AD4 00034A54  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038AD8 00034A58  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038ADC 00034A5C  60 00 00 00 */	nop
/* 80038AE0 00034A60  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038AE4 00034A64  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038AE8 00034A68  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038AEC 00034A6C  60 00 00 20 */	ori r0, r0, 0x20
/* 80038AF0 00034A70  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038AF4:
/* 80038AF4 00034A74  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038AF8 00034A78  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038AFC 00034A7C  40 82 FF F8 */	bne .L_80038AF4
/* 80038B00 00034A80  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 80038B04 00034A84  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038B08 00034A88  7C 00 9B 78 */	or r0, r0, r19
/* 80038B0C 00034A8C  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038B10 00034A90  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038B14 00034A94  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038B18 00034A98  7C 00 93 78 */	or r0, r0, r18
/* 80038B1C 00034A9C  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038B20 00034AA0  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038B24 00034AA4  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038B28 00034AA8  7C 00 7B 78 */	or r0, r0, r15
/* 80038B2C 00034AAC  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038B30 00034AB0  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038B34 00034AB4  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038B38 00034AB8  7C 00 83 78 */	or r0, r0, r16
/* 80038B3C 00034ABC  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038B40 00034AC0  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038B44 00034AC4  60 00 80 00 */	ori r0, r0, 0x8000
/* 80038B48 00034AC8  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038B4C 00034ACC  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038B50 00034AD0  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038B54 00034AD4  60 00 00 00 */	nop
/* 80038B58 00034AD8  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038B5C 00034ADC  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038B60 00034AE0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038B64 00034AE4  60 00 00 20 */	ori r0, r0, 0x20
/* 80038B68 00034AE8  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038B6C:
/* 80038B6C 00034AEC  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038B70 00034AF0  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038B74 00034AF4  40 82 FF F8 */	bne .L_80038B6C
/* 80038B78 00034AF8  38 78 00 00 */	addi r3, r24, 0x0
/* 80038B7C 00034AFC  38 80 00 20 */	li r4, 0x20
/* 80038B80 00034B00  4B FF 03 95 */	bl DCInvalidateRange
/* 80038B84 00034B04  80 18 00 00 */	lwz r0, 0x0(r24)
/* 80038B88 00034B08  80 77 00 00 */	lwz r3, 0x0(r23)
/* 80038B8C 00034B0C  7C 00 18 40 */	cmplw r0, r3
/* 80038B90 00034B10  40 82 03 24 */	bne .L_80038EB4
/* 80038B94 00034B14  38 78 00 00 */	addi r3, r24, 0x0
/* 80038B98 00034B18  38 80 00 00 */	li r4, 0x0
/* 80038B9C 00034B1C  38 A0 00 20 */	li r5, 0x20
/* 80038BA0 00034B20  4B FC C7 8D */	bl memset
/* 80038BA4 00034B24  38 78 00 00 */	addi r3, r24, 0x0
/* 80038BA8 00034B28  38 80 00 20 */	li r4, 0x20
/* 80038BAC 00034B2C  4B FF 03 99 */	bl DCFlushRange
/* 80038BB0 00034B30  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 80038BB4 00034B34  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038BB8 00034B38  7C 00 9B 78 */	or r0, r0, r19
/* 80038BBC 00034B3C  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038BC0 00034B40  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038BC4 00034B44  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038BC8 00034B48  7C 00 93 78 */	or r0, r0, r18
/* 80038BCC 00034B4C  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038BD0 00034B50  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038BD4 00034B54  54 03 00 2A */	clrrwi r3, r0, 10
/* 80038BD8 00034B58  80 01 00 E0 */	lwz r0, 0xe0(r1)
/* 80038BDC 00034B5C  7C 60 03 78 */	or r0, r3, r0
/* 80038BE0 00034B60  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038BE4 00034B64  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038BE8 00034B68  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 80038BEC 00034B6C  80 01 00 EC */	lwz r0, 0xec(r1)
/* 80038BF0 00034B70  7C 60 03 78 */	or r0, r3, r0
/* 80038BF4 00034B74  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038BF8 00034B78  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038BFC 00034B7C  60 00 80 00 */	ori r0, r0, 0x8000
/* 80038C00 00034B80  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038C04 00034B84  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038C08 00034B88  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038C0C 00034B8C  60 00 00 00 */	nop
/* 80038C10 00034B90  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038C14 00034B94  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038C18 00034B98  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038C1C 00034B9C  60 00 00 20 */	ori r0, r0, 0x20
/* 80038C20 00034BA0  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038C24:
/* 80038C24 00034BA4  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038C28 00034BA8  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038C2C 00034BAC  40 82 FF F8 */	bne .L_80038C24
/* 80038C30 00034BB0  38 78 00 00 */	addi r3, r24, 0x0
/* 80038C34 00034BB4  38 80 00 20 */	li r4, 0x20
/* 80038C38 00034BB8  4B FF 02 DD */	bl DCInvalidateRange
/* 80038C3C 00034BBC  80 18 00 00 */	lwz r0, 0x0(r24)
/* 80038C40 00034BC0  80 77 00 00 */	lwz r3, 0x0(r23)
/* 80038C44 00034BC4  7C 00 18 40 */	cmplw r0, r3
/* 80038C48 00034BC8  40 82 00 0C */	bne .L_80038C54
/* 80038C4C 00034BCC  3E D6 00 20 */	addis r22, r22, 0x20
/* 80038C50 00034BD0  48 00 02 54 */	b .L_80038EA4
.L_80038C54:
/* 80038C54 00034BD4  38 78 00 00 */	addi r3, r24, 0x0
/* 80038C58 00034BD8  38 80 00 00 */	li r4, 0x0
/* 80038C5C 00034BDC  38 A0 00 20 */	li r5, 0x20
/* 80038C60 00034BE0  4B FC C6 CD */	bl memset
/* 80038C64 00034BE4  38 78 00 00 */	addi r3, r24, 0x0
/* 80038C68 00034BE8  38 80 00 20 */	li r4, 0x20
/* 80038C6C 00034BEC  4B FF 02 D9 */	bl DCFlushRange
/* 80038C70 00034BF0  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 80038C74 00034BF4  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038C78 00034BF8  7C 00 9B 78 */	or r0, r0, r19
/* 80038C7C 00034BFC  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038C80 00034C00  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038C84 00034C04  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038C88 00034C08  7C 00 93 78 */	or r0, r0, r18
/* 80038C8C 00034C0C  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038C90 00034C10  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038C94 00034C14  54 03 00 2A */	clrrwi r3, r0, 10
/* 80038C98 00034C18  80 01 00 DC */	lwz r0, 0xdc(r1)
/* 80038C9C 00034C1C  7C 60 03 78 */	or r0, r3, r0
/* 80038CA0 00034C20  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038CA4 00034C24  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038CA8 00034C28  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 80038CAC 00034C2C  80 01 00 F0 */	lwz r0, 0xf0(r1)
/* 80038CB0 00034C30  7C 60 03 78 */	or r0, r3, r0
/* 80038CB4 00034C34  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038CB8 00034C38  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038CBC 00034C3C  60 00 80 00 */	ori r0, r0, 0x8000
/* 80038CC0 00034C40  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038CC4 00034C44  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038CC8 00034C48  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038CCC 00034C4C  60 00 00 00 */	nop
/* 80038CD0 00034C50  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038CD4 00034C54  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038CD8 00034C58  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038CDC 00034C5C  60 00 00 20 */	ori r0, r0, 0x20
/* 80038CE0 00034C60  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038CE4:
/* 80038CE4 00034C64  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038CE8 00034C68  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038CEC 00034C6C  40 82 FF F8 */	bne .L_80038CE4
/* 80038CF0 00034C70  38 78 00 00 */	addi r3, r24, 0x0
/* 80038CF4 00034C74  38 80 00 20 */	li r4, 0x20
/* 80038CF8 00034C78  4B FF 02 1D */	bl DCInvalidateRange
/* 80038CFC 00034C7C  80 18 00 00 */	lwz r0, 0x0(r24)
/* 80038D00 00034C80  80 77 00 00 */	lwz r3, 0x0(r23)
/* 80038D04 00034C84  7C 00 18 40 */	cmplw r0, r3
/* 80038D08 00034C88  40 82 00 10 */	bne .L_80038D18
/* 80038D0C 00034C8C  62 31 00 08 */	ori r17, r17, 0x8
/* 80038D10 00034C90  3E D6 00 40 */	addis r22, r22, 0x40
/* 80038D14 00034C94  48 00 01 90 */	b .L_80038EA4
.L_80038D18:
/* 80038D18 00034C98  38 78 00 00 */	addi r3, r24, 0x0
/* 80038D1C 00034C9C  38 80 00 00 */	li r4, 0x0
/* 80038D20 00034CA0  38 A0 00 20 */	li r5, 0x20
/* 80038D24 00034CA4  4B FC C6 09 */	bl memset
/* 80038D28 00034CA8  38 78 00 00 */	addi r3, r24, 0x0
/* 80038D2C 00034CAC  38 80 00 20 */	li r4, 0x20
/* 80038D30 00034CB0  4B FF 02 15 */	bl DCFlushRange
/* 80038D34 00034CB4  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 80038D38 00034CB8  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038D3C 00034CBC  7C 00 9B 78 */	or r0, r0, r19
/* 80038D40 00034CC0  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038D44 00034CC4  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038D48 00034CC8  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038D4C 00034CCC  7C 00 93 78 */	or r0, r0, r18
/* 80038D50 00034CD0  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038D54 00034CD4  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038D58 00034CD8  54 03 00 2A */	clrrwi r3, r0, 10
/* 80038D5C 00034CDC  80 01 00 D8 */	lwz r0, 0xd8(r1)
/* 80038D60 00034CE0  7C 60 03 78 */	or r0, r3, r0
/* 80038D64 00034CE4  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038D68 00034CE8  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038D6C 00034CEC  54 03 06 DE */	rlwinm r3, r0, 0, 27, 15
/* 80038D70 00034CF0  80 01 00 F4 */	lwz r0, 0xf4(r1)
/* 80038D74 00034CF4  7C 60 03 78 */	or r0, r3, r0
/* 80038D78 00034CF8  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038D7C 00034CFC  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038D80 00034D00  60 00 80 00 */	ori r0, r0, 0x8000
/* 80038D84 00034D04  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038D88 00034D08  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038D8C 00034D0C  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038D90 00034D10  60 00 00 00 */	nop
/* 80038D94 00034D14  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038D98 00034D18  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038D9C 00034D1C  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038DA0 00034D20  60 00 00 20 */	ori r0, r0, 0x20
/* 80038DA4 00034D24  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038DA8:
/* 80038DA8 00034D28  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038DAC 00034D2C  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038DB0 00034D30  40 82 FF F8 */	bne .L_80038DA8
/* 80038DB4 00034D34  38 78 00 00 */	addi r3, r24, 0x0
/* 80038DB8 00034D38  38 80 00 20 */	li r4, 0x20
/* 80038DBC 00034D3C  4B FF 01 59 */	bl DCInvalidateRange
/* 80038DC0 00034D40  80 18 00 00 */	lwz r0, 0x0(r24)
/* 80038DC4 00034D44  80 77 00 00 */	lwz r3, 0x0(r23)
/* 80038DC8 00034D48  7C 00 18 40 */	cmplw r0, r3
/* 80038DCC 00034D4C  40 82 00 10 */	bne .L_80038DDC
/* 80038DD0 00034D50  62 31 00 10 */	ori r17, r17, 0x10
/* 80038DD4 00034D54  3E D6 00 80 */	addis r22, r22, 0x80
/* 80038DD8 00034D58  48 00 00 CC */	b .L_80038EA4
.L_80038DDC:
/* 80038DDC 00034D5C  38 78 00 00 */	addi r3, r24, 0x0
/* 80038DE0 00034D60  38 80 00 00 */	li r4, 0x0
/* 80038DE4 00034D64  38 A0 00 20 */	li r5, 0x20
/* 80038DE8 00034D68  4B FC C5 45 */	bl memset
/* 80038DEC 00034D6C  38 78 00 00 */	addi r3, r24, 0x0
/* 80038DF0 00034D70  38 80 00 20 */	li r4, 0x20
/* 80038DF4 00034D74  4B FF 01 51 */	bl DCFlushRange
/* 80038DF8 00034D78  A0 19 00 00 */	lhz r0, 0x0(r25)
/* 80038DFC 00034D7C  80 61 00 D4 */	lwz r3, 0xd4(r1)
/* 80038E00 00034D80  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038E04 00034D84  7C 00 9B 78 */	or r0, r0, r19
/* 80038E08 00034D88  B0 19 00 00 */	sth r0, 0x0(r25)
/* 80038E0C 00034D8C  A0 1A 00 00 */	lhz r0, 0x0(r26)
/* 80038E10 00034D90  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038E14 00034D94  7C 00 93 78 */	or r0, r0, r18
/* 80038E18 00034D98  B0 1A 00 00 */	sth r0, 0x0(r26)
/* 80038E1C 00034D9C  A0 1B 00 00 */	lhz r0, 0x0(r27)
/* 80038E20 00034DA0  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038E24 00034DA4  7C 00 1B 78 */	or r0, r0, r3
/* 80038E28 00034DA8  B0 1B 00 00 */	sth r0, 0x0(r27)
/* 80038E2C 00034DAC  A0 1C 00 00 */	lhz r0, 0x0(r28)
/* 80038E30 00034DB0  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038E34 00034DB4  7C 00 A3 78 */	or r0, r0, r20
/* 80038E38 00034DB8  B0 1C 00 00 */	sth r0, 0x0(r28)
/* 80038E3C 00034DBC  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038E40 00034DC0  60 00 80 00 */	ori r0, r0, 0x8000
/* 80038E44 00034DC4  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038E48 00034DC8  A0 1E 00 00 */	lhz r0, 0x0(r30)
/* 80038E4C 00034DCC  54 00 00 2A */	clrrwi r0, r0, 10
/* 80038E50 00034DD0  60 00 00 00 */	nop
/* 80038E54 00034DD4  B0 1E 00 00 */	sth r0, 0x0(r30)
/* 80038E58 00034DD8  A0 1D 00 00 */	lhz r0, 0x0(r29)
/* 80038E5C 00034DDC  54 00 06 DE */	rlwinm r0, r0, 0, 27, 15
/* 80038E60 00034DE0  60 00 00 20 */	ori r0, r0, 0x20
/* 80038E64 00034DE4  B0 1D 00 00 */	sth r0, 0x0(r29)
.L_80038E68:
/* 80038E68 00034DE8  A0 1F 00 00 */	lhz r0, 0x0(r31)
/* 80038E6C 00034DEC  54 00 05 AD */	rlwinm. r0, r0, 0, 22, 22
/* 80038E70 00034DF0  40 82 FF F8 */	bne .L_80038E68
/* 80038E74 00034DF4  38 78 00 00 */	addi r3, r24, 0x0
/* 80038E78 00034DF8  38 80 00 20 */	li r4, 0x20
/* 80038E7C 00034DFC  4B FF 00 99 */	bl DCInvalidateRange
/* 80038E80 00034E00  80 78 00 00 */	lwz r3, 0x0(r24)
/* 80038E84 00034E04  80 17 00 00 */	lwz r0, 0x0(r23)
/* 80038E88 00034E08  7C 03 00 40 */	cmplw r3, r0
/* 80038E8C 00034E0C  40 82 00 10 */	bne .L_80038E9C
/* 80038E90 00034E10  62 31 00 18 */	ori r17, r17, 0x18
/* 80038E94 00034E14  3E D6 01 00 */	addis r22, r22, 0x100
/* 80038E98 00034E18  48 00 00 0C */	b .L_80038EA4
.L_80038E9C:
/* 80038E9C 00034E1C  62 31 00 20 */	ori r17, r17, 0x20
/* 80038EA0 00034E20  3E D6 02 00 */	addis r22, r22, 0x200
.L_80038EA4:
/* 80038EA4 00034E24  A0 0E 00 00 */	lhz r0, 0x0(r14)
/* 80038EA8 00034E28  54 00 00 32 */	clrrwi r0, r0, 6
/* 80038EAC 00034E2C  7C 00 8B 78 */	or r0, r0, r17
/* 80038EB0 00034E30  B0 0E 00 00 */	sth r0, 0x0(r14)
.L_80038EB4:
/* 80038EB4 00034E34  3C 60 C0 00 */	lis r3, 0xC00000D0@ha
/* 80038EB8 00034E38  92 C3 00 D0 */	stw r22, 0xC00000D0@l(r3)
/* 80038EBC 00034E3C  92 CD 86 6C */	stw r22, __AR_Size@sda21(r13)
/* 80038EC0 00034E40  80 01 01 44 */	lwz r0, 0x144(r1)
/* 80038EC4 00034E44  B9 C1 00 F8 */	lmw r14, 0xf8(r1)
/* 80038EC8 00034E48  38 21 01 40 */	addi r1, r1, 0x140
/* 80038ECC 00034E4C  7C 08 03 A6 */	mtlr r0
/* 80038ED0 00034E50  4E 80 00 20 */	blr
.endfn __ARChecksize

.section .sdata2, "wa"  # 0x800A9380 - 0x800A9BA0

lbl_800A9880:
	.4byte 0x43440000

lbl_800A9884:
	.4byte 0x4D411E7A

lbl_800A9888:
	.4byte 0x43300000
	.4byte 0

.section .sbss, "", @nobits  # 0x800A8DC0 - 0x800A9380


__AR_Callback:
	.skip 0x4

__AR_Size:
	.skip 0x4

__AR_StackPointer:
	.skip 0x4

__AR_FreeBlocks:
	.skip 0x4

__AR_BlockLength:
	.skip 0x4

__AR_init_flag:
	.skip 0x4