# Reading pref.tcl
# do MIPS_PROCESSOR_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:28 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REGISTERS
# -- Compiling architecture RTL of REGISTERS
# ** Warning: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTERS.vhd(125): (vcom-1074) Non-locally static OTHERS choice is allowed only if it is the only choice of the only association.
# End time: 13:15:28 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTER_AND.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:29 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/REGISTER_AND.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REGISTER_AND
# -- Compiling architecture RTL of REGISTER_AND
# End time: 13:15:29 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX_32_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:29 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX_32_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX_32_1
# -- Compiling architecture RTL of MUX_32_1
# End time: 13:15:29 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/Decoder_5_32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:29 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/Decoder_5_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decoder_5_32
# -- Compiling architecture RTL of Decoder_5_32
# End time: 13:15:29 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/D_FF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:29 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/D_FF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity D_FF
# -- Compiling architecture RTL of D_FF
# End time: 13:15:30 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/LEFT_SHIFTER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:30 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/LEFT_SHIFTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LEFT_SHIFTER
# -- Compiling architecture RTL of LEFT_SHIFTER
# End time: 13:15:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/CONTROLLER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:30 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/CONTROLLER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CONTROLLER
# -- Compiling architecture RTL of CONTROLLER
# End time: 13:15:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/AND_GATE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:30 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/AND_GATE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity AND_GATE
# -- Compiling architecture RTL of AND_GATE
# End time: 13:15:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER_ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:30 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ADDER_ALU
# -- Compiling architecture RTL of ADDER_ALU
# End time: 13:15:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU_CONTROLLER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:31 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU_CONTROLLER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_CONTROLLER
# -- Compiling architecture RTL of ALU_CONTROLLER
# End time: 13:15:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:31 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/PROGRAM_COUNTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PROGRAM_COUNTER
# -- Compiling architecture RTL of PROGRAM_COUNTER
# End time: 13:15:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:31 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ADDER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ADDER
# -- Compiling architecture RTL of ADDER
# End time: 13:15:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:31 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/IP_MEMORY.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity IP_MEMORY
# -- Compiling architecture SYN of ip_memory
# End time: 13:15:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:31 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# End time: 13:15:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:31 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MUX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX
# -- Compiling architecture RTL of MUX
# End time: 13:15:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/SIGN_EXTEND.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:32 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/SIGN_EXTEND.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SIGN_EXTEND
# -- Compiling architecture RTL of SIGN_EXTEND
# End time: 13:15:32 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:32 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/DATA_MEM_IP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity DATA_MEM_IP
# -- Compiling architecture SYN of data_mem_ip
# End time: 13:15:32 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:32 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/MIPS_PROCESSOR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS_PROCESSOR
# -- Compiling architecture RTL of MIPS_PROCESSOR
# -- Loading entity PROGRAM_COUNTER
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ADDER
# -- Loading package altera_mf_components
# -- Loading entity IP_MEMORY
# -- Loading entity REGISTERS
# -- Loading entity SIGN_EXTEND
# -- Loading entity MUX
# -- Loading entity ALU
# -- Loading entity ALU_CONTROLLER
# -- Loading entity CONTROLLER
# -- Loading entity LEFT_SHIFTER
# -- Loading entity ADDER_ALU
# -- Loading entity AND_GATE
# -- Loading entity DATA_MEM_IP
# End time: 13:15:32 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/TESTBENCH.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:15:32 on Apr 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/TESTBENCH.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity TESTBENCH
# -- Compiling architecture RTL of TESTBENCH
# ** Warning: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/TESTBENCH.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/TESTBENCH.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/TESTBENCH.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:15:32 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  TESTBENCH
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" TESTBENCH 
# Start time: 13:15:32 on Apr 02,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_mf_components
# Loading work.mips_processor(rtl)
# Loading work.program_counter(rtl)
# Loading work.adder(rtl)
# Loading work.ip_memory(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.registers(rtl)
# Loading work.decoder_5_32(rtl)
# Loading work.register_and(rtl)
# Loading work.d_ff(rtl)
# Loading work.mux_32_1(rtl)
# Loading work.sign_extend(rtl)
# Loading work.mux(rtl)
# Loading work.alu(behavior)
# Loading work.alu_controller(rtl)
# Loading work.controller(rtl)
# Loading work.left_shifter(rtl)
# Loading work.adder_alu(rtl)
# Loading work.and_gate(rtl)
# Loading work.data_mem_ip(syn)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U13
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U13
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/DUT/U13
do {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/simulation/modelsim/wave.do}
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/REG_WRITE_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/ALU_SRC_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/MEMTOREG_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/MEMREAD_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 7
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/MEMWRITE_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/BRANCH_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/BRANCH_TAKEN_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/REG_DEST_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/ALU_OP_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/READ_DATA_DM_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/WRITE_DATA_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/ALU_RESULT_TB'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/UUT/U8/A'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/UUT/U8/B'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/UUT/U5/Registers'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/UUT/U22/wren'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 21
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/UUT/U22/data'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 22
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/UUT/U22/rden'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 23
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/UUT/U22/address'.
# Executing ONERROR command at macro C:\Users\Tyler McCormick\Desktop\ECE 4120\ECE-4210-MIPS-PROCESSOR\Phase_3\Single Cycle Simulation\MIPS_PROCESSOR\simulation\modelsim\wave.do line 24
add wave -position insertpoint  \
sim:/testbench/DUT/MEMREAD
add wave -position insertpoint  \
sim:/testbench/DUT/MEMTOREG
add wave -position insertpoint  \
sim:/testbench/DUT/MEMWRITE
add wave -position insertpoint  \
sim:/testbench/DUT/BRANCH
add wave -position insertpoint  \
sim:/testbench/DUT/ALU_OUTPUT
add wave -position 0  sim:/testbench/DUT/CLK
add wave -position insertpoint  \
sim:/testbench/DUT/INSTRUCTION_OUT
add wave -position 5  sim:/testbench/DUT/REG_WRITE
add wave -position 5  sim:/testbench/DUT/REG_DEST
add wave -position end  sim:/testbench/DUT/WRITE_DATA
add wave -position insertpoint  \
sim:/testbench/DUT/U5/Registers
add wave -position insertpoint  \
sim:/testbench/DUT/U18/address
add wave -position insertpoint  \
sim:/testbench/DUT/U18/data
add wave -position insertpoint  \
sim:/testbench/DUT/U18/q
add wave -position insertpoint  \
sim:/testbench/DUT/U18/rden
add wave -position insertpoint  \
sim:/testbench/DUT/U18/wren
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/testbench/DUT/CLK 1 0, 0 {50 ps} -r 100
# ** Warning: (vsim-8780) Forcing /testbench/CLK_TB as root of /testbench/DUT/CLK specified in the force.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U13
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U10
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/U8
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/DUT/U13
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /testbench/DUT/U13
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Tyler McCormick/Desktop/ECE 4120/ECE-4210-MIPS-PROCESSOR/Phase_3/Single Cycle Simulation/MIPS_PROCESSOR/simulation/modelsim/wave.do}
# End time: 13:18:46 on Apr 02,2022, Elapsed time: 0:03:14
# Errors: 0, Warnings: 11
