

================================================================
== Vitis HLS Report for 'mp_mul_6_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:37:30 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1179|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1149|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1213|   1356|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |                             Module                             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Montgomery_R2_1_U  |mp_mul_6_Pipeline_VITIS_LOOP_144_2_Montgomery_R2_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                                                                |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------------------+----------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_338_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_77_fu_386_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_374_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_442_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_194_p2     |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_514_p2       |         +|   0|  0|  71|          64|          64|
    |temp_36_fu_395_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_348_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_610_p2             |         +|   0|  0|  13|           4|           4|
    |v_126_fu_454_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_529_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_209_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln147_fu_582_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_188_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_472_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_5_fu_592_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_552_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_26_fu_466_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_27_fu_478_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_460_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_13_fu_548_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_14_fu_565_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_15_fu_587_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_fu_544_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1179|        1079|        1078|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_20    |   9|          2|    4|          8|
    |j_fu_82                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_74_out_o               |  14|          3|   64|        192|
    |v_101_fu_78              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_750                    |  33|   0|   33|          0|
    |add_ln133_reg_765                    |  32|   0|   64|         32|
    |add_ln133_reg_765_pp0_iter7_reg      |  32|   0|   64|         32|
    |ah_reg_665                           |  32|   0|   32|          0|
    |al_reg_655                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |bh_reg_670                           |  32|   0|   32|          0|
    |bl_reg_660                           |  32|   0|   32|          0|
    |icmp_ln144_reg_641                   |   1|   0|    1|          0|
    |j_fu_82                              |   4|   0|    4|          0|
    |tempReg_reg_770                      |  64|   0|   64|          0|
    |tempReg_reg_770_pp0_iter7_reg        |  64|   0|   64|          0|
    |temp_36_reg_755                      |  34|   0|   34|          0|
    |tmp_183_reg_719                      |  32|   0|   32|          0|
    |tmp_184_reg_739                      |   2|   0|    2|          0|
    |tmp_185_reg_724                      |  32|   0|   32|          0|
    |tmp_186_reg_734                      |  32|   0|   32|          0|
    |tmp_187_reg_760                      |   2|   0|    2|          0|
    |trunc_ln106_111_reg_704              |  32|   0|   32|          0|
    |trunc_ln106_112_reg_709              |  32|   0|   32|          0|
    |trunc_ln106_113_reg_714              |  32|   0|   32|          0|
    |trunc_ln106_reg_699                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_729                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_729_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_744                  |  32|   0|   32|          0|
    |trunc_ln125_reg_744_pp0_iter5_reg    |  32|   0|   32|          0|
    |u_74_out_load_reg_779                |  64|   0|   64|          0|
    |v_101_fu_78                          |  64|   0|   64|          0|
    |v_reg_784                            |  64|   0|   64|          0|
    |icmp_ln144_reg_641                   |  64|  32|    1|          0|
    |tmp_186_reg_734                      |  64|  32|   32|          0|
    |trunc_ln106_reg_699                  |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1149|  96| 1086|         64|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_433_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_437_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_441_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_445_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.6_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                               v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                          zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                        indvars_iv31|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|empty               |   in|    3|     ap_none|                               empty|        scalar|
|v_101_out           |  out|   64|      ap_vld|                           v_101_out|       pointer|
|v_101_out_ap_vld    |  out|    1|      ap_vld|                           v_101_out|       pointer|
|u_74_out_i          |   in|   64|     ap_ovld|                            u_74_out|       pointer|
|u_74_out_o          |  out|   64|     ap_ovld|                            u_74_out|       pointer|
|u_74_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_74_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                               t_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_101 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 15 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 16 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 17 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 18 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 19 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 20 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_101" [src/generic/fp_generic.c:140]   --->   Operation 21 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_74_out" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_20 = load i4 %j" [src/generic/fp_generic.c:144]   --->   Operation 25 'load' 'j_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_20, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_20, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 27 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 28 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j_20" [src/generic/fp_generic.c:144]   --->   Operation 29 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 30 'zext' 'zext_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 31 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 32 'load' 'PKB_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%sub_ln145 = sub i3 %tmp, i3 %trunc_ln144" [src/generic/fp_generic.c:145]   --->   Operation 33 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln145_9 = zext i3 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 34 'zext' 'zext_ln145_9' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Montgomery_R2_1_addr = getelementptr i64 %Montgomery_R2_1, i32 0, i32 %zext_ln145_9" [src/generic/fp_generic.c:145]   --->   Operation 35 'getelementptr' 'Montgomery_R2_1_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%Montgomery_R2_1_load = load i3 %Montgomery_R2_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 36 'load' 'Montgomery_R2_1_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 37 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 38 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:145]   --->   Operation 39 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] ( I:2.32ns O:2.32ns )   --->   "%Montgomery_R2_1_load = load i3 %Montgomery_R2_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 40 'load' 'Montgomery_R2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bl = trunc i64 %Montgomery_R2_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 41 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 42 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %Montgomery_R2_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 43 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 44 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 45 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln105_75 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln105_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 47 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_75, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 48 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 49 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_75, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 50 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 51 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 52 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_75, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 52 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 53 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln106_111 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 55 'trunc' 'trunc_ln106_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_75, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106_112 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 57 'trunc' 'trunc_ln106_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_113 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 59 'trunc' 'trunc_ln106_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 61 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 63 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_183" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_112" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 65 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln123_65 = zext i32 %trunc_ln106_111" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 66 'zext' 'zext_ln123_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_65" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 67 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln123_66 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 68 'zext' 'zext_ln123_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_66, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 69 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 71 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106_78 = zext i32 %tmp_185" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln106_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_113" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_78" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 74 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106_77 = zext i2 %tmp_184" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln106_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln130_65 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 76 'zext' 'zext_ln130_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln130_77 = add i32 %trunc_ln106_s, i32 %zext_ln106_77" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 77 'add' 'add_ln130_77' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130_66 = zext i32 %add_ln130_77" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln130_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.59ns)   --->   "%temp_36 = add i34 %zext_ln130_66, i34 %zext_ln130_65" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 79 'add' 'temp_36' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_36, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 80 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%v_101_load = load i64 %v_101" [src/generic/fp_generic.c:146]   --->   Operation 81 'load' 'v_101_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 82 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%trunc_ln105 = trunc i34 %temp_36" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 83 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_186, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 84 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_187, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 85 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 86 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 87 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 88 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.52ns)   --->   "%v_126 = add i64 %or_ln, i64 %v_101_load" [src/generic/fp_generic.c:146]   --->   Operation 89 'add' 'v_126' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_126, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 90 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_26 = xor i64 %shl_ln, i64 %v_101_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 91 'xor' 'xor_ln105_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_26" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 92 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_27 = xor i64 %or_ln105, i64 %v_126" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 93 'xor' 'xor_ln105_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_27, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 94 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_76 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 95 'zext' 'zext_ln105_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 96 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %trunc_ln105" [src/generic/fp_generic.c:147]   --->   Operation 97 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln4, i64 %zext_ln105_76" [src/generic/fp_generic.c:147]   --->   Operation 98 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_126, i64 %v_101" [src/generic/fp_generic.c:140]   --->   Operation 99 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%u_74_out_load = load i64 %u_74_out" [src/generic/fp_generic.c:147]   --->   Operation 100 'load' 'u_74_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_74_out_load" [src/generic/fp_generic.c:147]   --->   Operation 101 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_74_out" [src/generic/fp_generic.c:140]   --->   Operation 102 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%v_101_load_1 = load i64 %v_101"   --->   Operation 122 'load' 'v_101_load_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_101_out, i64 %v_101_load_1"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 103 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 104 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 106 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 107 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%xor_ln147_13 = xor i64 %tempReg, i64 %u_74_out_load" [src/generic/fp_generic.c:147]   --->   Operation 108 'xor' 'xor_ln147_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_13" [src/generic/fp_generic.c:147]   --->   Operation 109 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 110 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_14 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 111 'xor' 'xor_ln147_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 112 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_14, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 113 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 114 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_15 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 115 'xor' 'xor_ln147_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_5 = or i64 %xor_ln147_15, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 116 'or' 'or_ln147_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_5, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 117 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_132" [src/generic/fp_generic.c:148]   --->   Operation 118 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 119 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 120 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 121 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_101_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_74_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Montgomery_R2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_101                      (alloca                ) [ 0111111110]
j                          (alloca                ) [ 0100000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
tmp                        (read                  ) [ 0000000000]
indvars_iv31_read          (read                  ) [ 0000000000]
zext_ln143_read            (read                  ) [ 0000000000]
v_017_read                 (read                  ) [ 0000000000]
zext_ln143_cast            (zext                  ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln0                     (br                    ) [ 0000000000]
j_20                       (load                  ) [ 0000000000]
icmp_ln144                 (icmp                  ) [ 0111111110]
add_ln144                  (add                   ) [ 0000000000]
br_ln144                   (br                    ) [ 0000000000]
trunc_ln144                (trunc                 ) [ 0000000000]
zext_ln145                 (zext                  ) [ 0000000000]
PKB_addr                   (getelementptr         ) [ 0110000000]
sub_ln145                  (sub                   ) [ 0000000000]
zext_ln145_9               (zext                  ) [ 0000000000]
Montgomery_R2_1_addr       (getelementptr         ) [ 0110000000]
store_ln139                (store                 ) [ 0000000000]
PKB_load                   (load                  ) [ 0000000000]
al                         (trunc                 ) [ 0101000000]
Montgomery_R2_1_load       (load                  ) [ 0000000000]
bl                         (trunc                 ) [ 0101000000]
ah                         (partselect            ) [ 0101000000]
bh                         (partselect            ) [ 0101000000]
zext_ln105                 (zext                  ) [ 0100100000]
zext_ln110                 (zext                  ) [ 0100100000]
zext_ln105_75              (zext                  ) [ 0100100000]
zext_ln112                 (zext                  ) [ 0100100000]
albl                       (mul                   ) [ 0000000000]
trunc_ln106                (trunc                 ) [ 0100011100]
albh                       (mul                   ) [ 0000000000]
trunc_ln106_111            (trunc                 ) [ 0100010000]
ahbl                       (mul                   ) [ 0000000000]
trunc_ln106_112            (trunc                 ) [ 0100010000]
ahbh                       (mul                   ) [ 0000000000]
trunc_ln106_113            (trunc                 ) [ 0100010000]
tmp_183                    (partselect            ) [ 0100010000]
tmp_185                    (partselect            ) [ 0100010000]
trunc_ln106_s              (partselect            ) [ 0100011000]
tmp_186                    (partselect            ) [ 0100011100]
zext_ln106                 (zext                  ) [ 0000000000]
zext_ln123                 (zext                  ) [ 0000000000]
zext_ln123_65              (zext                  ) [ 0000000000]
add_ln123                  (add                   ) [ 0000000000]
zext_ln123_66              (zext                  ) [ 0000000000]
temp                       (add                   ) [ 0000000000]
tmp_184                    (partselect            ) [ 0100001000]
trunc_ln125                (trunc                 ) [ 0100001100]
zext_ln106_78              (zext                  ) [ 0000000000]
zext_ln130                 (zext                  ) [ 0000000000]
add_ln130                  (add                   ) [ 0100001000]
zext_ln106_77              (zext                  ) [ 0000000000]
zext_ln130_65              (zext                  ) [ 0000000000]
add_ln130_77               (add                   ) [ 0000000000]
zext_ln130_66              (zext                  ) [ 0000000000]
temp_36                    (add                   ) [ 0100000100]
tmp_187                    (partselect            ) [ 0100000100]
v_101_load                 (load                  ) [ 0000000000]
shl_ln                     (bitconcatenate        ) [ 0000000000]
trunc_ln105                (trunc                 ) [ 0000000000]
and_ln                     (bitconcatenate        ) [ 0000000000]
and_ln133_s                (bitconcatenate        ) [ 0000000000]
zext_ln133                 (zext                  ) [ 0000000000]
add_ln133                  (add                   ) [ 0100000011]
or_ln                      (bitconcatenate        ) [ 0000000000]
v_126                      (add                   ) [ 0000000000]
xor_ln105                  (xor                   ) [ 0000000000]
xor_ln105_26               (xor                   ) [ 0000000000]
or_ln105                   (or                    ) [ 0000000000]
xor_ln105_27               (xor                   ) [ 0000000000]
carry                      (bitselect             ) [ 0000000000]
zext_ln105_76              (zext                  ) [ 0000000000]
tmp_s                      (partselect            ) [ 0000000000]
or_ln4                     (bitconcatenate        ) [ 0000000000]
tempReg                    (add                   ) [ 0100000011]
store_ln140                (store                 ) [ 0000000000]
u_74_out_load              (load                  ) [ 0100000001]
v                          (add                   ) [ 0100000001]
store_ln140                (store                 ) [ 0000000000]
t_out_load                 (load                  ) [ 0000000000]
specpipeline_ln139         (specpipeline          ) [ 0000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 0000000000]
specloopname_ln144         (specloopname          ) [ 0000000000]
xor_ln147                  (xor                   ) [ 0000000000]
xor_ln147_13               (xor                   ) [ 0000000000]
or_ln147                   (or                    ) [ 0000000000]
bit_sel                    (bitselect             ) [ 0000000000]
xor_ln147_14               (xor                   ) [ 0000000000]
trunc_ln147                (trunc                 ) [ 0000000000]
xor_ln147_s                (bitconcatenate        ) [ 0000000000]
and_ln147                  (and                   ) [ 0000000000]
xor_ln147_15               (xor                   ) [ 0000000000]
or_ln147_5                 (or                    ) [ 0000000000]
tmp_132                    (bitselect             ) [ 0000000000]
zext_ln148                 (zext                  ) [ 0000000000]
u                          (add                   ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln144                   (br                    ) [ 0000000000]
v_101_load_1               (load                  ) [ 0000000000]
write_ln0                  (write                 ) [ 0000000000]
ret_ln0                    (ret                   ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PKB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_101_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_101_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="u_74_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_74_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Montgomery_R2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Montgomery_R2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="v_101_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_101/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvars_iv31_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln143_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v_017_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="PKB_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Montgomery_R2_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Montgomery_R2_1_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Montgomery_R2_1_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln143_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln139_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln140_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln140_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln140_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_20_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_20/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln144_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln144_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln144_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln145_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sub_ln145_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln145_9_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_9/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln139_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="al_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="bl_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="ah_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="bh_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln105_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln110_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln105_75_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_75/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln112_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln106_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln106_111_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_111/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln106_112_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_112/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln106_113_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_113/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_183_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="0" index="3" bw="7" slack="0"/>
<pin id="294" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_183/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_185_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="0" index="3" bw="7" slack="0"/>
<pin id="304" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_185/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln106_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="0" index="3" bw="7" slack="0"/>
<pin id="314" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_186_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_186/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln106_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln123_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln123_65_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_65/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln123_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln123_66_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="33" slack="0"/>
<pin id="346" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_66/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="temp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="33" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_184_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="34" slack="0"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="0" index="3" bw="7" slack="0"/>
<pin id="359" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_184/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln125_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="34" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln106_78_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_78/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln130_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln130_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln106_77_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_77/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln130_65_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="33" slack="1"/>
<pin id="385" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_65/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln130_77_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_77/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln130_66_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_66/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="temp_36_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="33" slack="0"/>
<pin id="398" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_36/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_187_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="0"/>
<pin id="403" dir="0" index="1" bw="34" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_187/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="v_101_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="6"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_101_load/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="shl_ln_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="2"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln105_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="34" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="3"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln133_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="34" slack="0"/>
<pin id="433" dir="0" index="1" bw="2" slack="1"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln133_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="34" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln133_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="34" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="2"/>
<pin id="451" dir="0" index="2" bw="32" slack="3"/>
<pin id="452" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="v_126_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="0" index="1" bw="64" slack="0"/>
<pin id="457" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_126/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln105_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="0" index="1" bw="64" slack="0"/>
<pin id="463" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln105_26_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_26/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln105_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln105_27_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_27/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="carry_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="0" index="2" bw="7" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln105_76_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_76/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_s_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tempReg_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln140_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="64" slack="6"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="u_74_out_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_74_out_load/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="v_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="0" index="1" bw="64" slack="0"/>
<pin id="532" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln140_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="t_out_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="xor_ln147_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="0" index="1" bw="64" slack="2"/>
<pin id="547" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="xor_ln147_13_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="2"/>
<pin id="550" dir="0" index="1" bw="64" slack="1"/>
<pin id="551" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_13/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln147_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="bit_sel_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="2"/>
<pin id="561" dir="0" index="2" bw="7" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln147_14_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_14/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln147_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="2"/>
<pin id="573" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln147_s_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="63" slack="0"/>
<pin id="578" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln147_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="2"/>
<pin id="585" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="xor_ln147_15_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="1"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_15/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="or_ln147_5_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_5/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_132_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_132/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln148_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="u_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln140_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="0" index="1" bw="4" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="v_101_load_1_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="7"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_101_load_1/8 "/>
</bind>
</comp>

<comp id="626" class="1005" name="v_101_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_101 "/>
</bind>
</comp>

<comp id="634" class="1005" name="j_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln144_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="7"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="645" class="1005" name="PKB_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="1"/>
<pin id="647" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="Montgomery_R2_1_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="3" slack="1"/>
<pin id="652" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="Montgomery_R2_1_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="al_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="660" class="1005" name="bl_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="665" class="1005" name="ah_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="670" class="1005" name="bh_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="675" class="1005" name="zext_ln105_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="681" class="1005" name="zext_ln110_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="1"/>
<pin id="683" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="687" class="1005" name="zext_ln105_75_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="1"/>
<pin id="689" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_75 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln112_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="699" class="1005" name="trunc_ln106_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="3"/>
<pin id="701" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="704" class="1005" name="trunc_ln106_111_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_111 "/>
</bind>
</comp>

<comp id="709" class="1005" name="trunc_ln106_112_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_112 "/>
</bind>
</comp>

<comp id="714" class="1005" name="trunc_ln106_113_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_113 "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp_183_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_183 "/>
</bind>
</comp>

<comp id="724" class="1005" name="tmp_185_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_185 "/>
</bind>
</comp>

<comp id="729" class="1005" name="trunc_ln106_s_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="2"/>
<pin id="731" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_186_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="3"/>
<pin id="736" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_186 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_184_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="1"/>
<pin id="741" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_184 "/>
</bind>
</comp>

<comp id="744" class="1005" name="trunc_ln125_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="2"/>
<pin id="746" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln130_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="33" slack="1"/>
<pin id="752" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="755" class="1005" name="temp_36_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="34" slack="1"/>
<pin id="757" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="temp_36 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_187_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="1"/>
<pin id="762" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_187 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln133_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="2"/>
<pin id="767" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tempReg_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="779" class="1005" name="u_74_out_load_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="1"/>
<pin id="781" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_74_out_load "/>
</bind>
</comp>

<comp id="784" class="1005" name="v_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="162"><net_src comp="98" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="104" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="159" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="92" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="185" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="213"><net_src comp="86" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="200" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="224"><net_src comp="194" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="124" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="137" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="124" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="137" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="271"><net_src comp="268" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="276"><net_src comp="143" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="147" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="151" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="155" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="143" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="151" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="147" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="155" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="329" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="348" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="383" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="395" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="32" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="441"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="424" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="44" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="411" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="414" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="414" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="411" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="454" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="48" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="38" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="502"><net_src comp="34" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="442" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="36" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="38" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="496" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="421" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="492" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="454" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="12" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="12" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="14" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="556"><net_src comp="544" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="68" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="70" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="72" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="579"><net_src comp="74" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="565" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="552" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="582" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="540" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="14" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="629"><net_src comp="78" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="637"><net_src comp="82" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="644"><net_src comp="188" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="117" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="653"><net_src comp="130" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="658"><net_src comp="225" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="663"><net_src comp="229" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="668"><net_src comp="233" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="673"><net_src comp="243" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="678"><net_src comp="253" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="684"><net_src comp="258" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="690"><net_src comp="263" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="696"><net_src comp="268" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="702"><net_src comp="273" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="707"><net_src comp="277" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="712"><net_src comp="281" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="717"><net_src comp="285" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="722"><net_src comp="289" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="727"><net_src comp="299" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="732"><net_src comp="309" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="737"><net_src comp="319" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="742"><net_src comp="354" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="747"><net_src comp="364" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="753"><net_src comp="374" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="758"><net_src comp="395" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="763"><net_src comp="401" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="768"><net_src comp="442" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="773"><net_src comp="514" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="782"><net_src comp="525" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="787"><net_src comp="529" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="587" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_101_out | {8 }
	Port: u_74_out | {1 8 }
	Port: t_out | {1 9 }
	Port: Montgomery_R2_1 | {}
 - Input state : 
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : PKB | {1 2 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : empty | {1 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : u_74_out | {8 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
	Port: mp_mul.6_Pipeline_VITIS_LOOP_144_2 : Montgomery_R2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_20 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln144 : 2
		zext_ln145 : 3
		PKB_addr : 4
		PKB_load : 5
		sub_ln145 : 3
		zext_ln145_9 : 4
		Montgomery_R2_1_addr : 5
		Montgomery_R2_1_load : 6
		store_ln139 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_111 : 1
		trunc_ln106_112 : 1
		trunc_ln106_113 : 1
		tmp_183 : 1
		tmp_185 : 1
		trunc_ln106_s : 1
		tmp_186 : 1
	State 5
		add_ln123 : 1
		zext_ln123_66 : 2
		temp : 3
		tmp_184 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_77 : 1
		zext_ln130_66 : 2
		temp_36 : 3
		tmp_187 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_126 : 1
		xor_ln105 : 2
		xor_ln105_26 : 1
		or_ln105 : 2
		xor_ln105_27 : 2
		carry : 2
		zext_ln105_76 : 3
		tmp_s : 3
		or_ln4 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_14 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_5 : 2
		tmp_132 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_143          |    4    |   165   |    50   |
|    mul   |          grp_fu_147          |    4    |   165   |    50   |
|          |          grp_fu_151          |    4    |   165   |    50   |
|          |          grp_fu_155          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_194       |    0    |    0    |    13   |
|          |       add_ln123_fu_338       |    0    |    0    |    39   |
|          |          temp_fu_348         |    0    |    0    |    40   |
|          |       add_ln130_fu_374       |    0    |    0    |    39   |
|          |      add_ln130_77_fu_386     |    0    |    0    |    39   |
|    add   |        temp_36_fu_395        |    0    |    0    |    40   |
|          |       add_ln133_fu_442       |    0    |    0    |    71   |
|          |         v_126_fu_454         |    0    |    0    |    71   |
|          |        tempReg_fu_514        |    0    |    0    |    71   |
|          |           v_fu_529           |    0    |    0    |    71   |
|          |           u_fu_610           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln105_fu_460       |    0    |    0    |    64   |
|          |      xor_ln105_26_fu_466     |    0    |    0    |    64   |
|          |      xor_ln105_27_fu_478     |    0    |    0    |    64   |
|    xor   |       xor_ln147_fu_544       |    0    |    0    |    64   |
|          |      xor_ln147_13_fu_548     |    0    |    0    |    64   |
|          |      xor_ln147_14_fu_565     |    0    |    0    |    2    |
|          |      xor_ln147_15_fu_587     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_472       |    0    |    0    |    64   |
|    or    |        or_ln147_fu_552       |    0    |    0    |    64   |
|          |       or_ln147_5_fu_592      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_582       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_188      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_209       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_read_fu_86        |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_92 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_98  |    0    |    0    |    0    |
|          |    v_017_read_read_fu_104    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_110    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    zext_ln143_cast_fu_159    |    0    |    0    |    0    |
|          |       zext_ln145_fu_204      |    0    |    0    |    0    |
|          |      zext_ln145_9_fu_215     |    0    |    0    |    0    |
|          |       zext_ln105_fu_253      |    0    |    0    |    0    |
|          |       zext_ln110_fu_258      |    0    |    0    |    0    |
|          |     zext_ln105_75_fu_263     |    0    |    0    |    0    |
|          |       zext_ln112_fu_268      |    0    |    0    |    0    |
|          |       zext_ln106_fu_329      |    0    |    0    |    0    |
|          |       zext_ln123_fu_332      |    0    |    0    |    0    |
|   zext   |     zext_ln123_65_fu_335     |    0    |    0    |    0    |
|          |     zext_ln123_66_fu_344     |    0    |    0    |    0    |
|          |     zext_ln106_78_fu_368     |    0    |    0    |    0    |
|          |       zext_ln130_fu_371      |    0    |    0    |    0    |
|          |     zext_ln106_77_fu_380     |    0    |    0    |    0    |
|          |     zext_ln130_65_fu_383     |    0    |    0    |    0    |
|          |     zext_ln130_66_fu_391     |    0    |    0    |    0    |
|          |       zext_ln133_fu_438      |    0    |    0    |    0    |
|          |     zext_ln105_76_fu_492     |    0    |    0    |    0    |
|          |       zext_ln148_fu_606      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln144_fu_200      |    0    |    0    |    0    |
|          |           al_fu_225          |    0    |    0    |    0    |
|          |           bl_fu_229          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_273      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_111_fu_277    |    0    |    0    |    0    |
|          |    trunc_ln106_112_fu_281    |    0    |    0    |    0    |
|          |    trunc_ln106_113_fu_285    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_364      |    0    |    0    |    0    |
|          |      trunc_ln105_fu_421      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_571      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_233          |    0    |    0    |    0    |
|          |           bh_fu_243          |    0    |    0    |    0    |
|          |        tmp_183_fu_289        |    0    |    0    |    0    |
|          |        tmp_185_fu_299        |    0    |    0    |    0    |
|partselect|     trunc_ln106_s_fu_309     |    0    |    0    |    0    |
|          |        tmp_186_fu_319        |    0    |    0    |    0    |
|          |        tmp_184_fu_354        |    0    |    0    |    0    |
|          |        tmp_187_fu_401        |    0    |    0    |    0    |
|          |         tmp_s_fu_496         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_414        |    0    |    0    |    0    |
|          |         and_ln_fu_424        |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_431      |    0    |    0    |    0    |
|          |         or_ln_fu_448         |    0    |    0    |    0    |
|          |         or_ln4_fu_506        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_574      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_484         |    0    |    0    |    0    |
| bitselect|        bit_sel_fu_558        |    0    |    0    |    0    |
|          |        tmp_132_fu_598        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1373  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|Montgomery_R2_1_addr_reg_650|    3   |
|      PKB_addr_reg_645      |    6   |
|      add_ln130_reg_750     |   33   |
|      add_ln133_reg_765     |   64   |
|         ah_reg_665         |   32   |
|         al_reg_655         |   32   |
|         bh_reg_670         |   32   |
|         bl_reg_660         |   32   |
|     icmp_ln144_reg_641     |    1   |
|          j_reg_634         |    4   |
|       tempReg_reg_770      |   64   |
|       temp_36_reg_755      |   34   |
|       tmp_183_reg_719      |   32   |
|       tmp_184_reg_739      |    2   |
|       tmp_185_reg_724      |   32   |
|       tmp_186_reg_734      |   32   |
|       tmp_187_reg_760      |    2   |
|   trunc_ln106_111_reg_704  |   32   |
|   trunc_ln106_112_reg_709  |   32   |
|   trunc_ln106_113_reg_714  |   32   |
|     trunc_ln106_reg_699    |   32   |
|    trunc_ln106_s_reg_729   |   32   |
|     trunc_ln125_reg_744    |   32   |
|    u_74_out_load_reg_779   |   64   |
|        v_101_reg_626       |   64   |
|          v_reg_784         |   64   |
|    zext_ln105_75_reg_687   |   64   |
|     zext_ln105_reg_675     |   64   |
|     zext_ln110_reg_681     |   64   |
|     zext_ln112_reg_693     |   64   |
+----------------------------+--------+
|            Total           |  1077  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_137 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_143    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_143    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_147    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_147    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1373  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1077  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1737  |  1463  |
+-----------+--------+--------+--------+--------+
