// Seed: 793715453
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wand id_6
);
  reg id_8;
  wire id_9, id_10;
  assign id_8 = 1'd0;
  always id_8 <= 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input wand id_7,
    input tri id_8,
    input wire id_9,
    input uwire id_10,
    inout wor id_11
);
  assign id_5  = id_7;
  assign id_11 = id_2;
  assign id_5  = 1 & id_4 - 1;
  module_0(
      id_10, id_4, id_8, id_8, id_11, id_5, id_4
  );
  wire id_13;
endmodule
