+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_2_2_U/sel1_sr_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_2_5_U/sel1_sr_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_2_U/written_reg[191]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[173]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[167]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[168]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[165]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[161]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[14]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[178]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[190]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[174]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[176]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[188]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[30]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_4_U/written_reg[7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[172]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[169]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[166]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[163]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[31]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[181]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[13]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                   design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[180]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_4_U/written_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_5_U/written_reg[18]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_3_U/written_reg[23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_4_U/written_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    design_1_i/cnn/U0/grp_kernel_fu_226/l1_stripes_1_4_U/written_reg[16]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
