/*
 * stm32f411xx.h
 *
 * Created on: Jan 17, 2026
 */
#include <stdint.h>
#ifndef INC_STM32F429IXX_H_
#define INC_STM32F429IXX_H_

#define __vo volatile

/*
 * Memory Base Addresses for STM32F411
 */

#define FLASH_BASEADDR          0x08000000U       /*!< Start address of Flash memory */
#define SRAM1_BASEADDR          0x20000000U       /*!< Start address of SRAM (128KB on F411) */
#define ROM_BASEADDR            0x1FFF0000U       /*!< Start address of System Memory (Bootloader) */
#define SRAM                    SRAM1_BASEADDR    /*!< Main SRAM alias */

/*
 * AHBx and APBx Bus Peripheral base addresses
 */

#define PERIPH_BASEADDR         0x40000000U
#define APB1PERIPH_BASEADDR     PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR     0x40010000U
#define AHB1PERIPH_BASEADDR     0x40020000U
#define AHB2PERIPH_BASEADDR     0x50000000U       /*!< USB OTG FS is on AHB2 */

/*
 * Base addresses of peripherals which are hanging on AHB1 bus
 * Note: STM32F411 only supports GPIO Ports A, B, C, D, E, and H.
 */

#define GPIOA_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR          (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR          (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR			(AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR			(AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR          (AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR			(AHB1PERIPH_BASEADDR + 0x2000)
#define GPIOJ_BASEADDR			(AHB1PERIPH_BASEADDR + 0x2400)
#define GPIOK_BASEADDR			(AHB1PERIPH_BASEADDR + 0x2800)


#define RCC_BASEADDR            (AHB1PERIPH_BASEADDR + 0x3800)


/*** =**************** Peripheral Register definition Structures *************************/
typedef struct
{
	__vo uint32_t MODER;
	__vo uint32_t OTYPER;
	__vo uint32_t OSPEEDR;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR[2];

}GPIO_RegDef_t;



typedef struct
{
	__vo uint32_t CR;
	__vo uint32_t PLLCFGR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
    __vo uint32_t AHB3RSTR;
	uint32_t 	  Reserved1;
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	uint32_t 	  Reserve2[2];
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	uint32_t 	  Reserve3;
	__vo uint32_t APB1ENR;
	__vo uint32_t APB2ENR;
	uint32_t 	  Reserve4[2];
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
	uint32_t 	  Reserve5;
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	uint32_t 	  Reserve6[2];
	__vo uint32_t BDCR;
	__voâ‚¹ uint32_t CSR;
	uint32_t 	  Reserve7[2];
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;
	__vo uint32_t PLLSAICFGR;
	__vo uint32_t DCKCFGR;

}RCC_RegDef_t;


/*
 * Peripheral Definitions (Peripheral base addresses typecasted to xx_RegDef_t
 */
#define GPIOA		 ((GPIO_RegDef_t*)GPIOA_BASEADDR)
#define GPIOB		 ((GPIO_RegDef_t*)GPIOB_BASEADDR)
#define GPIOC		 ((GPIO_RegDef_t*)GPIOC_BASEADDR)
#define GPIOD		 ((GPIO_RegDef_t*)GPIOD_BASEADDR)
#define GPIOE		 ((GPIO_RegDef_t*)GPIOE_BASEADDR)
#define GPIOF		 ((GPIO_RegDef_t*)GPIOF_BASEADDR)
#define GPIOG		 ((GPIO_RegDef_t*)GPIOG_BASEADDR)
#define GPIOH		 ((GPIO_RegDef_t*)GPIOH_BASEADDR)
#define GPIOI		 ((GPIO_RegDef_t*)GPIOI_BASEADDR)
#define GPIOJ		 ((GPIO_RegDef_t*)GPIOJ_BASEADDR)
#define GPIOK		 ((GPIO_RegDef_t*)GPIOK_BASEADDR)


#define RCC ((RCC_RegDef_t*)RCC_BASEADDR)


/*
 * Clock Enable Macros for GPIOx Peripherals
 */

#define GPIOA_PCLCK_EN()		(RCC->AHB1ENR |= (1<<0));
#define GPIOB_PCLCK_EN()		(RCC->AHB1ENR |= (1<<1));
#define GPIOC_PCLCK_EN()		(RCC->AHB1ENR |= (1<<2));
#define GPIOD_PCLCK_EN()		(RCC->AHB1ENR |= (1<<3));
#define GPIOE_PCLCK_EN()		(RCC->AHB1ENR |= (1<<4));
#define GPIOF_PCLCK_EN()		(RCC->AHB1ENR |= (1<<5));
#define GPIOG_PCLCK_EN()		(RCC->AHB1ENR |= (1<<6));
#define GPIOH_PCLCK_EN()		(RCC->AHB1ENR |= (1<<7));
#define GPIOI_PCLCK_EN()		(RCC->AHB1ENR |= (1<<8));
#define GPIOJ_PCLCK_EN()		(RCC->AHB1ENR |= (1<<9));
#define GPIOK_PCLCK_EN()		(RCC->AHB1ENR |= (1<<10));

/*
 * Clock Disable Macros for GPIOx Peripherals
 */

#define GPIOA_PCLCK_DI()		(RCC->AHB1ENR &= ~(1<<0));
#define GPIOB_PCLCK_DI()		(RCC->AHB1ENR &= ~(1<<1));
#define GPIOC_PCLCK_DI()		(RCC->AHB1ENR &= ~(1<<2));
#define GPIOD_PCLCK_DI()		(RCC->AHB1ENR &= ~(1<<3));
#define GPIOE_PCLCK_DI()		(RCC->AHB1ENR &= ~(1<<4));
#define GPIOH_PCLCK_DI()		(RCC->AHB1ENR &= ~(1<<7));



/*
 * GPIO Register Reset Macros
 */
#define GPIOA_REG_RESET()				do{(RCC->AHB1RSTR |= (1 << 0)); (RCC->AHB1RSTR &= ~(1 << 0));}while(0)
#define GPIOB_REG_RESET()				do{(RCC->AHB1RSTR |= (1 << 1)); (RCC->AHB1RSTR &= ~(1 << 1));}while(0)
#define GPIOC_REG_RESET()				do{(RCC->AHB1RSTR |= (1 << 2)); (RCC->AHB1RSTR &= ~(1 << 2));}while(0)
#define GPIOD_REG_RESET()				do{(RCC->AHB1RSTR |= (1 << 3)); (RCC->AHB1RSTR &= ~(1 << 3));}while(0)
#define GPIOE_REG_RESET()				do{(RCC->AHB1RSTR |= (1 << 4)); (RCC->AHB1RSTR &= ~(1 << 4));}while(0)
#define GPIOH_REG_RESET()				do{(RCC->AHB1RSTR |= (1 << 7)); (RCC->AHB1RSTR &= ~(1 << 7));}while(0)


// Some Generic Macros
#define ENABLE 				1
#define DISABLE 			0
#define SET 				ENABLE
#define RESET 				DISABLE
#define GPIO_PIN_SET 		SET
#define GPIO_PIN_RESET		RESET




#include "stm32f411xx_gpio_driver.h"


#endif /* INC_STM32F411XX_H_ */
