<stg><name>array_mult_Pipeline_MULT_ACC_LOOP9</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %mult_acc_data = alloca i32 1

]]></Node>
<StgValue><ssdm name="mult_acc_data"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %in_b, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_b, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %or_ln36_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %or_ln36_4

]]></Node>
<StgValue><ssdm name="or_ln36_4_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln22 = store i16 0, i16 %mult_acc_data

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:6 %store_ln21 = store i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc44.4.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc44.4.1:0 %k_1 = load i3 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc44.4.1:1 %icmp_ln36 = icmp_eq  i3 %k_1, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc44.4.1:2 %k_2 = add i3 %k_1, i3 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc44.4.1:3 %br_ln36 = br i1 %icmp_ln36, void %for.inc44.4.1.split, void %for.inc47.4.1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="3">
<![CDATA[
for.inc44.4.1.split:4 %zext_ln39 = zext i3 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.4.1.split:5 %add_ln39 = add i5 %zext_ln39, i5 20

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
for.inc44.4.1.split:6 %zext_ln39_1 = zext i5 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc44.4.1.split:7 %p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %k_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.4.1.split:8 %add_ln39_1 = add i5 %p_shl, i5 %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc44.4.1.split:9 %add_ln39_2 = add i5 %add_ln39_1, i5 %or_ln36_4_read

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.4.1.split:11 %in_a_store_data_addr = getelementptr i16 %in_a_store_data, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="in_a_store_data_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="5">
<![CDATA[
for.inc44.4.1.split:12 %in_a_store_data_load = load i5 %in_a_store_data_addr

]]></Node>
<StgValue><ssdm name="in_a_store_data_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.4.1.split:18 %store_ln21 = store i3 %k_2, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
for.inc44.4.1.split:10 %zext_ln39_2 = zext i5 %add_ln39_2

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="5">
<![CDATA[
for.inc44.4.1.split:12 %in_a_store_data_load = load i5 %in_a_store_data_addr

]]></Node>
<StgValue><ssdm name="in_a_store_data_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.4.1.split:13 %in_b_addr = getelementptr i16 %in_b, i64 0, i64 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="in_b_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="5">
<![CDATA[
for.inc44.4.1.split:14 %in_b_load = load i5 %in_b_addr

]]></Node>
<StgValue><ssdm name="in_b_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="5">
<![CDATA[
for.inc44.4.1.split:14 %in_b_load = load i5 %in_b_addr

]]></Node>
<StgValue><ssdm name="in_b_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.4.1.split:15 %mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.4.1.split:15 %mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc47.4.1.exitStub:0 %mult_acc_data_load = load i16 %mult_acc_data

]]></Node>
<StgValue><ssdm name="mult_acc_data_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc47.4.1.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %mult_acc_data_18_out, i16 %mult_acc_data_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
for.inc47.4.1.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc44.4.1.split:0 %mult_acc_data_load_1 = load i16 %mult_acc_data

]]></Node>
<StgValue><ssdm name="mult_acc_data_load_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.4.1.split:15 %mul_ln39 = mul i16 %in_b_load, i16 %in_a_store_data_load

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.4.1.split:16 %mult_acc_data_1 = add i16 %mul_ln39, i16 %mult_acc_data_load_1

]]></Node>
<StgValue><ssdm name="mult_acc_data_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44.4.1.split:1 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.4.1.split:2 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.4.1.split:3 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc44.4.1.split:16 %mult_acc_data_1 = add i16 %mul_ln39, i16 %mult_acc_data_load_1

]]></Node>
<StgValue><ssdm name="mult_acc_data_1"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.4.1.split:17 %store_ln22 = store i16 %mult_acc_data_1, i16 %mult_acc_data

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.4.1.split:19 %br_ln36 = br void %for.inc44.4.1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="or_ln36_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln36_4"/></StgValue>
</port>
<port id="67" name="in_a_store_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_a_store_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="in_b" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="mult_acc_data_18_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mult_acc_data_18_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="k" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_70" to="mult_acc_data" fromId="70" toId="10">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="in_b" to="specmemcore_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specmemcore_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specmemcore_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="in_b" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="86" from="empty_5" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="91" from="empty_1" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="94" from="empty_1" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="95" from="empty_1" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="96" from="empty_1" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="102" from="empty_1" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i5" to="or_ln36_4_read" fromId="107" toId="13">
</dataflow>
<dataflow id="109" from="or_ln36_4" to="or_ln36_4_read" fromId="66" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln22" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="mult_acc_data" to="store_ln22" fromId="10" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln21" fromId="113" toId="15">
</dataflow>
<dataflow id="115" from="k" to="store_ln21" fromId="9" toId="15">
</dataflow>
<dataflow id="116" from="k" to="k_1" fromId="9" toId="17">
</dataflow>
<dataflow id="117" from="k_1" to="icmp_ln36" fromId="17" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln36" fromId="118" toId="18">
</dataflow>
<dataflow id="120" from="k_1" to="k_2" fromId="17" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_121" to="k_2" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="icmp_ln36" to="br_ln36" fromId="18" toId="20">
</dataflow>
<dataflow id="124" from="k_1" to="zext_ln39" fromId="17" toId="21">
</dataflow>
<dataflow id="125" from="zext_ln39" to="add_ln39" fromId="21" toId="22">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln39" fromId="126" toId="22">
</dataflow>
<dataflow id="128" from="add_ln39" to="zext_ln39_1" fromId="22" toId="23">
</dataflow>
<dataflow id="130" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="p_shl" fromId="129" toId="24">
</dataflow>
<dataflow id="131" from="k_1" to="p_shl" fromId="17" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_132" to="p_shl" fromId="132" toId="24">
</dataflow>
<dataflow id="134" from="p_shl" to="add_ln39_1" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="zext_ln39" to="add_ln39_1" fromId="21" toId="25">
</dataflow>
<dataflow id="136" from="add_ln39_1" to="add_ln39_2" fromId="25" toId="26">
</dataflow>
<dataflow id="137" from="or_ln36_4_read" to="add_ln39_2" fromId="13" toId="26">
</dataflow>
<dataflow id="138" from="in_a_store_data" to="in_a_store_data_addr" fromId="67" toId="27">
</dataflow>
<dataflow id="140" from="StgValue_139" to="in_a_store_data_addr" fromId="139" toId="27">
</dataflow>
<dataflow id="141" from="zext_ln39_1" to="in_a_store_data_addr" fromId="23" toId="27">
</dataflow>
<dataflow id="142" from="in_a_store_data_addr" to="in_a_store_data_load" fromId="27" toId="28">
</dataflow>
<dataflow id="143" from="k_2" to="store_ln21" fromId="19" toId="29">
</dataflow>
<dataflow id="144" from="k" to="store_ln21" fromId="9" toId="29">
</dataflow>
<dataflow id="145" from="add_ln39_2" to="zext_ln39_2" fromId="26" toId="30">
</dataflow>
<dataflow id="146" from="in_a_store_data_addr" to="in_a_store_data_load" fromId="27" toId="31">
</dataflow>
<dataflow id="147" from="in_b" to="in_b_addr" fromId="68" toId="32">
</dataflow>
<dataflow id="148" from="StgValue_139" to="in_b_addr" fromId="139" toId="32">
</dataflow>
<dataflow id="149" from="zext_ln39_2" to="in_b_addr" fromId="30" toId="32">
</dataflow>
<dataflow id="150" from="in_b_addr" to="in_b_load" fromId="32" toId="33">
</dataflow>
<dataflow id="151" from="in_b_addr" to="in_b_load" fromId="32" toId="34">
</dataflow>
<dataflow id="152" from="in_b_load" to="mul_ln39" fromId="34" toId="35">
</dataflow>
<dataflow id="153" from="in_a_store_data_load" to="mul_ln39" fromId="31" toId="35">
</dataflow>
<dataflow id="154" from="in_b_load" to="mul_ln39" fromId="34" toId="36">
</dataflow>
<dataflow id="155" from="in_a_store_data_load" to="mul_ln39" fromId="31" toId="36">
</dataflow>
<dataflow id="156" from="mult_acc_data" to="mult_acc_data_load_1" fromId="10" toId="37">
</dataflow>
<dataflow id="157" from="in_b_load" to="mul_ln39" fromId="34" toId="38">
</dataflow>
<dataflow id="158" from="in_a_store_data_load" to="mul_ln39" fromId="31" toId="38">
</dataflow>
<dataflow id="159" from="mul_ln39" to="mult_acc_data_1" fromId="38" toId="39">
</dataflow>
<dataflow id="160" from="mult_acc_data_load_1" to="mult_acc_data_1" fromId="37" toId="39">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecPipeline" to="specpipeline_ln37" fromId="161" toId="40">
</dataflow>
<dataflow id="164" from="StgValue_163" to="specpipeline_ln37" fromId="163" toId="40">
</dataflow>
<dataflow id="165" from="StgValue_87" to="specpipeline_ln37" fromId="87" toId="40">
</dataflow>
<dataflow id="166" from="StgValue_87" to="specpipeline_ln37" fromId="87" toId="40">
</dataflow>
<dataflow id="167" from="StgValue_87" to="specpipeline_ln37" fromId="87" toId="40">
</dataflow>
<dataflow id="168" from="empty_1" to="specpipeline_ln37" fromId="90" toId="40">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln21" fromId="169" toId="41">
</dataflow>
<dataflow id="172" from="StgValue_171" to="speclooptripcount_ln21" fromId="171" toId="41">
</dataflow>
<dataflow id="173" from="StgValue_171" to="speclooptripcount_ln21" fromId="171" toId="41">
</dataflow>
<dataflow id="174" from="StgValue_171" to="speclooptripcount_ln21" fromId="171" toId="41">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="175" toId="42">
</dataflow>
<dataflow id="178" from="empty_10" to="specloopname_ln36" fromId="177" toId="42">
</dataflow>
<dataflow id="179" from="mul_ln39" to="mult_acc_data_1" fromId="38" toId="43">
</dataflow>
<dataflow id="180" from="mult_acc_data_load_1" to="mult_acc_data_1" fromId="37" toId="43">
</dataflow>
<dataflow id="181" from="mult_acc_data_1" to="store_ln22" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="mult_acc_data" to="store_ln22" fromId="10" toId="44">
</dataflow>
<dataflow id="183" from="mult_acc_data" to="mult_acc_data_load" fromId="10" toId="46">
</dataflow>
<dataflow id="185" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="184" toId="47">
</dataflow>
<dataflow id="186" from="mult_acc_data_18_out" to="write_ln0" fromId="69" toId="47">
</dataflow>
<dataflow id="187" from="mult_acc_data_load" to="write_ln0" fromId="46" toId="47">
</dataflow>
<dataflow id="188" from="icmp_ln36" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="189" from="icmp_ln36" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="190" from="icmp_ln36" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
