concatenationReplicationSplitting
partialBinding
bitwise
reduction
arithmetic
comparison
signExtend
zeroFill
ifElse
nestedIfElse
case
caseDontCare
complexCase
registers
busRegisters
clockPosedgeNegedge
reset
overloadingClock
overloadingReset
ifElseClockReset
threeModules
busModules
return
forLoops
standardLibrary
cam
camNoWhitespace
