#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146e049b0 .scope module, "tb_4to1_mux" "tb_4to1_mux" 2 1;
 .timescale 0 0;
v0x6000007b8480_0 .var "a", 3 0;
v0x6000007b8510_0 .var "b", 3 0;
v0x6000007b85a0_0 .var "c", 3 0;
v0x6000007b8630_0 .var "clk", 0 0;
v0x6000007b86c0_0 .var "d", 3 0;
v0x6000007b8750_0 .var/i "f", 31 0;
v0x6000007b87e0_0 .var "instrumented_clk", 0 0;
v0x6000007b8870_0 .net "out", 3 0, v0x6000007b8360_0;  1 drivers
v0x6000007b8900_0 .var "sel", 1 0;
E_0x6000020ba880 .event posedge, v0x6000007b8630_0;
S_0x146e04b20 .scope module, "mux0" "mux_4to1_case" 2 18, 3 1 0, S_0x146e049b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 4 "out";
v0x6000007b8120_0 .net "a", 3 0, v0x6000007b8480_0;  1 drivers
v0x6000007b81b0_0 .net "b", 3 0, v0x6000007b8510_0;  1 drivers
v0x6000007b8240_0 .net "c", 3 0, v0x6000007b85a0_0;  1 drivers
v0x6000007b82d0_0 .net "d", 3 0, v0x6000007b86c0_0;  1 drivers
v0x6000007b8360_0 .var "out", 3 0;
v0x6000007b83f0_0 .net "sel", 1 0, v0x6000007b8900_0;  1 drivers
E_0x6000020ba8c0/0 .event anyedge, v0x6000007b83f0_0, v0x6000007b82d0_0, v0x6000007b8240_0, v0x6000007b81b0_0;
E_0x6000020ba8c0/1 .event anyedge, v0x6000007b8120_0;
E_0x6000020ba8c0 .event/or E_0x6000020ba8c0/0, E_0x6000020ba8c0/1;
    .scope S_0x146e04b20;
T_0 ;
    %wait E_0x6000020ba8c0;
    %load/vec4 v0x6000007b83f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x6000007b8120_0;
    %assign/vec4 v0x6000007b8360_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x6000007b81b0_0;
    %assign/vec4 v0x6000007b8360_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x6000007b8240_0;
    %assign/vec4 v0x6000007b8360_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x6000007b82d0_0;
    %assign/vec4 v0x6000007b8360_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x146e049b0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x6000007b8630_0;
    %nor/r;
    %store/vec4 v0x6000007b8630_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x146e049b0;
T_2 ;
    %delay 20, 0;
    %load/vec4 v0x6000007b87e0_0;
    %nor/r;
    %store/vec4 v0x6000007b87e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146e049b0;
T_3 ;
    %vpi_func 2 29 "$fopen" 32, "output_mux_4_1_tb.txt" {0 0 0};
    %store/vec4 v0x6000007b8750_0, 0, 32;
    %vpi_call 2 30 "$fwrite", v0x6000007b8750_0, "time,out[3],out[2],out[1],out[0]\012" {0 0 0};
T_3.0 ;
    %wait E_0x6000020ba880;
    %vpi_call 2 33 "$fwrite", v0x6000007b8750_0, "%g,%b,%b,%b,%b\012", $time, &PV<v0x6000007b8870_0, 3, 1>, &PV<v0x6000007b8870_0, 2, 1>, &PV<v0x6000007b8870_0, 1, 1>, &PV<v0x6000007b8870_0, 0, 1> {0 0 0};
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x146e049b0;
T_4 ;
    %vpi_call 2 37 "$monitor", "[%0t] sel=0x%0h a=0x%0h b=0x%0h c=0x%0h d=0x%0h out=0x%0h", $time, v0x6000007b8900_0, v0x6000007b8480_0, v0x6000007b8510_0, v0x6000007b85a0_0, v0x6000007b86c0_0, v0x6000007b8870_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007b8630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000007b87e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007b8480_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000007b8510_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000007b85a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000007b86c0_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %delay 100, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %delay 100, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000007b86c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000007b85a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000007b8510_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000007b8480_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %delay 100, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %delay 100, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000007b8900_0, 0;
    %delay 800, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %delay 850, 0;
    %vpi_call 2 72 "$fclose", v0x6000007b8750_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/aysim/code/verilog_webapp/verilog_repair/benchmarks/mux_4_1/mux_4_1_tb.v";
    "/Users/aysim/code/verilog_webapp/backend/data/1/mux_4_1_1709228455.v";
