/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [9:0] _02_;
  wire [5:0] _03_;
  reg [8:0] _04_;
  reg [5:0] _05_;
  wire [4:0] _06_;
  wire [21:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [27:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [4:0] celloutsig_0_48z;
  wire [16:0] celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire [5:0] celloutsig_0_53z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_64z;
  wire [11:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_88z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire [15:0] celloutsig_0_92z;
  wire [15:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~((celloutsig_0_20z[6] | celloutsig_0_5z) & (_00_ | celloutsig_0_17z[1]));
  assign celloutsig_0_5z = ~((celloutsig_0_4z[7] | celloutsig_0_4z[4]) & (celloutsig_0_2z[4] | celloutsig_0_1z));
  assign celloutsig_0_58z = ~((celloutsig_0_38z | celloutsig_0_41z[0]) & (celloutsig_0_38z | celloutsig_0_48z[4]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_3z[0]) & (celloutsig_1_2z | celloutsig_1_4z[4]));
  assign celloutsig_1_19z = ~((celloutsig_1_17z[0] | in_data[172]) & (celloutsig_1_8z[2] | celloutsig_1_16z[0]));
  assign celloutsig_0_11z = ~((celloutsig_0_3z[1] | celloutsig_0_0z[12]) & (celloutsig_0_2z[3] | celloutsig_0_1z));
  assign celloutsig_0_34z = celloutsig_0_18z[10:1] + _02_;
  assign celloutsig_0_50z = { celloutsig_0_8z[2:0], _03_[2:0] } + { celloutsig_0_19z[12], celloutsig_0_17z };
  assign celloutsig_0_53z = celloutsig_0_9z[11:6] + { celloutsig_0_49z[8:4], celloutsig_0_14z };
  assign celloutsig_0_56z = { celloutsig_0_54z[7:6], celloutsig_0_25z } + celloutsig_0_35z[3:1];
  assign celloutsig_1_16z = { celloutsig_1_4z[9:4], celloutsig_1_13z } + { celloutsig_1_15z[2:1], celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_0_15z = { celloutsig_0_9z[1:0], celloutsig_0_7z } + celloutsig_0_9z[8:6];
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_22z[7:6], celloutsig_0_11z };
  assign _03_[2:0] = _19_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 10'h000;
    else _02_ <= in_data[28:19];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _05_ <= 6'h00;
    else _05_ <= celloutsig_1_0z[7:2];
  reg [9:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 10'h000;
    else _22_ <= { celloutsig_1_16z[8:0], celloutsig_1_7z };
  assign out_data[137:128] = _22_;
  reg [4:0] _23_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 5'h00;
    else _23_ <= celloutsig_0_19z[15:11];
  assign { _00_, _06_[3], _01_, _06_[1:0] } = _23_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= _02_[9:1];
  assign celloutsig_0_32z = celloutsig_0_24z[3:1] && celloutsig_0_20z[6:4];
  assign celloutsig_0_55z = { celloutsig_0_22z[6:5], celloutsig_0_28z } && { celloutsig_0_48z[3:2], celloutsig_0_43z };
  assign celloutsig_0_91z = _02_[9:4] && celloutsig_0_78z[8:3];
  assign celloutsig_1_2z = in_data[142:136] && in_data[163:157];
  assign celloutsig_0_12z = celloutsig_0_0z[8:6] && { celloutsig_0_0z[14:13], celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_8z[9:6] && { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_28z = { celloutsig_0_20z[7:6], celloutsig_0_23z } && celloutsig_0_8z[11:9];
  assign celloutsig_0_3z = celloutsig_0_0z[9] ? { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_1z } : celloutsig_0_2z[8:6];
  assign celloutsig_0_41z = celloutsig_0_13z ? celloutsig_0_10z[5:0] : { celloutsig_0_20z[7:5], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_48z = _03_[2] ? { celloutsig_0_34z[3:0], celloutsig_0_43z } : { celloutsig_0_21z[12:9], celloutsig_0_25z };
  assign celloutsig_0_54z = celloutsig_0_32z ? celloutsig_0_4z : { celloutsig_0_0z[8:2], celloutsig_0_30z };
  assign celloutsig_0_64z = celloutsig_0_25z ? { celloutsig_0_19z[9:8], _02_, celloutsig_0_14z } : { in_data[53:47], celloutsig_0_50z };
  assign celloutsig_1_8z = celloutsig_1_2z ? celloutsig_1_6z[7:4] : in_data[177:174];
  assign celloutsig_1_13z = celloutsig_1_2z ? { 1'h1, celloutsig_1_8z, 1'h1 } : { celloutsig_1_3z[4:0], celloutsig_1_11z };
  assign celloutsig_1_17z = celloutsig_1_8z[0] ? { celloutsig_1_7z, celloutsig_1_8z[3:1], 1'h1 } : in_data[119:115];
  assign celloutsig_0_17z = celloutsig_0_15z[2] ? celloutsig_0_8z[7:3] : celloutsig_0_10z[6:2];
  assign celloutsig_0_2z = celloutsig_0_0z[10] ? in_data[79:70] : in_data[21:12];
  assign celloutsig_0_18z = celloutsig_0_5z ? { celloutsig_0_8z[9:4], celloutsig_0_2z } : { celloutsig_0_8z[11:1], celloutsig_0_17z };
  assign celloutsig_0_19z = celloutsig_0_11z ? celloutsig_0_0z[21:4] : { celloutsig_0_0z[19:3], 1'h0 };
  assign celloutsig_0_20z = _02_[4] ? { celloutsig_0_1z, celloutsig_0_16z } : { _02_[8:5], 1'h0, _02_[3:1] };
  assign celloutsig_0_30z = & _04_[6:0];
  assign celloutsig_0_33z = & { celloutsig_0_17z[2:1], celloutsig_0_12z };
  assign celloutsig_0_39z = & celloutsig_0_0z;
  assign celloutsig_0_43z = & { celloutsig_0_41z[5:2], celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_7z = & in_data[51:49];
  assign celloutsig_1_7z = & { celloutsig_1_5z, _05_, celloutsig_1_0z };
  assign celloutsig_1_11z = & { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z[9:8] };
  assign celloutsig_0_1z = & in_data[67:48];
  assign celloutsig_0_13z = & celloutsig_0_8z;
  assign celloutsig_0_23z = & celloutsig_0_4z[6:3];
  assign celloutsig_0_25z = & in_data[89:76];
  assign celloutsig_0_0z = in_data[67:46] <<< in_data[66:45];
  assign celloutsig_0_35z = { celloutsig_0_4z[3:1], celloutsig_0_28z } <<< celloutsig_0_9z[13:10];
  assign celloutsig_0_4z = { celloutsig_0_0z[12:8], celloutsig_0_3z } <<< celloutsig_0_2z[8:1];
  assign celloutsig_0_88z = { celloutsig_0_0z[10:9], celloutsig_0_33z, celloutsig_0_55z, celloutsig_0_38z } <<< celloutsig_0_64z[10:6];
  assign celloutsig_0_92z = { celloutsig_0_91z, celloutsig_0_34z, celloutsig_0_88z } <<< celloutsig_0_49z[15:0];
  assign celloutsig_1_0z = in_data[165:156] <<< in_data[176:167];
  assign celloutsig_0_9z = { celloutsig_0_8z[11:0], celloutsig_0_1z, celloutsig_0_3z } <<< { celloutsig_0_0z[5:4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_3z = { _05_[1], _05_ } <<< { celloutsig_1_2z, _05_ };
  assign celloutsig_1_4z = { _05_[5:1], _05_ } <<< { in_data[114:105], celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_8z[9:3] <<< celloutsig_0_0z[13:7];
  assign celloutsig_0_16z = celloutsig_0_9z[11:5] <<< celloutsig_0_2z[6:0];
  assign celloutsig_0_21z = { celloutsig_0_10z[5], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_13z } <<< { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_22z = { celloutsig_0_0z[12:9], celloutsig_0_17z, celloutsig_0_12z } <<< celloutsig_0_21z[16:7];
  assign celloutsig_0_24z = { _02_[6:3], celloutsig_0_5z } <<< { celloutsig_0_21z[16:13], celloutsig_0_14z };
  assign celloutsig_0_49z = { celloutsig_0_20z[4], celloutsig_0_48z, celloutsig_0_4z, celloutsig_0_3z } >>> celloutsig_0_0z[20:4];
  assign celloutsig_0_78z = { celloutsig_0_53z[1:0], celloutsig_0_22z } >>> { celloutsig_0_10z[4], celloutsig_0_39z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_56z, celloutsig_0_14z, celloutsig_0_58z };
  assign celloutsig_0_8z = celloutsig_0_0z[21:3] >>> { in_data[44:34], celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_0z[7:0] >>> celloutsig_1_4z[10:3];
  assign celloutsig_1_15z = { celloutsig_1_6z[4:2], celloutsig_1_11z } >>> _05_[4:1];
  assign _03_[5:3] = celloutsig_0_8z[2:0];
  assign { _06_[4], _06_[2] } = { _00_, _01_ };
  assign { out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
