Analysis & Synthesis report for dec_to_ram
Wed Mar 10 16:20:56 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |dec_to_ram|control_4:control_4_mod|s_FSM
 10. State Machine - |dec_to_ram|mem_filter:mem_filter_mod|s_FSM
 11. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_FSM
 12. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_FSM
 13. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_FSM
 14. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_FSM
 15. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_FSM
 16. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_FSM
 17. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_FSM
 18. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_FSM
 19. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_FSM
 20. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_FSM
 21. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_FSM
 22. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_FSM
 23. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_FSM
 24. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_FSM
 25. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_FSM
 26. State Machine - |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_FSM
 27. User-Specified and Inferred Latches
 28. Registers Removed During Synthesis
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated
 33. Source assignments for altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated
 34. Source assignments for altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated
 35. Source assignments for altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated
 36. Source assignments for altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated
 37. Source assignments for altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated
 38. Source assignments for altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated
 39. Source assignments for altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated
 40. Source assignments for altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated
 41. Source assignments for altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated
 42. Source assignments for altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated
 43. Source assignments for altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated
 44. Source assignments for altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated
 45. Source assignments for altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated
 46. Source assignments for altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated
 47. Source assignments for altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated
 48. Parameter Settings for User Entity Instance: altsyncram:\out_gen:0:altsyncram_component
 49. Parameter Settings for User Entity Instance: altsyncram:\out_gen:1:altsyncram_component
 50. Parameter Settings for User Entity Instance: altsyncram:\out_gen:2:altsyncram_component
 51. Parameter Settings for User Entity Instance: altsyncram:\out_gen:3:altsyncram_component
 52. Parameter Settings for User Entity Instance: altsyncram:\out_gen:4:altsyncram_component
 53. Parameter Settings for User Entity Instance: altsyncram:\out_gen:5:altsyncram_component
 54. Parameter Settings for User Entity Instance: altsyncram:\out_gen:6:altsyncram_component
 55. Parameter Settings for User Entity Instance: altsyncram:\out_gen:7:altsyncram_component
 56. Parameter Settings for User Entity Instance: altsyncram:\out_gen:8:altsyncram_component
 57. Parameter Settings for User Entity Instance: altsyncram:\out_gen:9:altsyncram_component
 58. Parameter Settings for User Entity Instance: altsyncram:\out_gen:10:altsyncram_component
 59. Parameter Settings for User Entity Instance: altsyncram:\out_gen:11:altsyncram_component
 60. Parameter Settings for User Entity Instance: altsyncram:\out_gen:12:altsyncram_component
 61. Parameter Settings for User Entity Instance: altsyncram:\out_gen:13:altsyncram_component
 62. Parameter Settings for User Entity Instance: altsyncram:\out_gen:14:altsyncram_component
 63. Parameter Settings for User Entity Instance: altsyncram:\out_gen:15:altsyncram_component
 64. Parameter Settings for User Entity Instance: gen:gen_mode
 65. altsyncram Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "mem_filter:mem_filter_mod"
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 10 16:20:56 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; dec_to_ram                                  ;
; Top-level Entity Name              ; dec_to_ram                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,030                                       ;
;     Total combinational functions  ; 6,592                                       ;
;     Dedicated logic registers      ; 3,652                                       ;
; Total registers                    ; 3652                                        ;
; Total pins                         ; 138                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; dec_to_ram         ; dec_to_ram         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; dec_to_ram.vhd                   ; yes             ; User VHDL File               ; C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd                 ;         ;
; channel_imp_module4.vhd          ; yes             ; Auto-Found VHDL File         ; C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_tiq3.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Budkova/Documents/Quartus/dec_to_ram/db/altsyncram_tiq3.tdf         ;         ;
; mem_filter.vhd                   ; yes             ; Auto-Found VHDL File         ; C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd                 ;         ;
; counter_1.vhd                    ; yes             ; Auto-Found VHDL File         ; C:/Users/Budkova/Documents/Quartus/dec_to_ram/counter_1.vhd                  ;         ;
; gen.vhd                          ; yes             ; Auto-Found VHDL File         ; C:/Users/Budkova/Documents/Quartus/dec_to_ram/gen.vhd                        ;         ;
; control_4.vhd                    ; yes             ; Auto-Found VHDL File         ; C:/Users/Budkova/Documents/Quartus/dec_to_ram/control_4.vhd                  ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 7,030       ;
;                                             ;             ;
; Total combinational functions               ; 6592        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3110        ;
;     -- 3 input functions                    ; 786         ;
;     -- <=2 input functions                  ; 2696        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 4241        ;
;     -- arithmetic mode                      ; 2351        ;
;                                             ;             ;
; Total registers                             ; 3652        ;
;     -- Dedicated logic registers            ; 3652        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 138         ;
; Total memory bits                           ; 16384       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; p_CLK~input ;
; Maximum fan-out                             ; 4152        ;
; Total fan-out                               ; 42157       ;
; Average fan-out                             ; 3.82        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name         ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+---------------------+--------------+
; |dec_to_ram                                                  ; 6592 (448)          ; 3652 (0)                  ; 16384       ; 0            ; 0       ; 0         ; 138  ; 0            ; |dec_to_ram                                                                            ; dec_to_ram          ; work         ;
;    |altsyncram:\out_gen:0:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:0:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:10:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:10:altsyncram_component                                ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:11:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:11:altsyncram_component                                ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:12:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:12:altsyncram_component                                ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:13:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:13:altsyncram_component                                ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:14:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:14:altsyncram_component                                ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:15:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:15:altsyncram_component                                ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:1:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:1:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:2:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:2:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:3:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:3:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:4:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:4:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:5:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:5:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:6:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:6:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:7:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:7:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:8:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:8:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |altsyncram:\out_gen:9:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:9:altsyncram_component                                 ; altsyncram          ; work         ;
;       |altsyncram_tiq3:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated  ; altsyncram_tiq3     ; work         ;
;    |channel_imp_module4:\out_gen:0:channel_imp_module4_mod|  ; 347 (347)           ; 211 (211)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:10:channel_imp_module4_mod| ; 327 (327)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod                    ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:11:channel_imp_module4_mod| ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod                    ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:12:channel_imp_module4_mod| ; 328 (328)           ; 202 (202)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod                    ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:13:channel_imp_module4_mod| ; 328 (328)           ; 202 (202)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod                    ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:14:channel_imp_module4_mod| ; 328 (328)           ; 202 (202)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod                    ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:15:channel_imp_module4_mod| ; 338 (338)           ; 202 (202)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod                    ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:1:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:2:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:3:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:4:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:5:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:6:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:7:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:8:channel_imp_module4_mod|  ; 328 (328)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |channel_imp_module4:\out_gen:9:channel_imp_module4_mod|  ; 331 (331)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod                     ; channel_imp_module4 ; work         ;
;    |control_4:control_4_mod|                                 ; 169 (169)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|control_4:control_4_mod                                                    ; control_4           ; work         ;
;    |counter_1:counter_mod|                                   ; 48 (48)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|counter_1:counter_mod                                                      ; counter_1           ; work         ;
;    |gen:gen_mode|                                            ; 301 (301)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|gen:gen_mode                                                               ; gen                 ; work         ;
;    |mem_filter:mem_filter_mod|                               ; 347 (347)           ; 230 (230)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dec_to_ram|mem_filter:mem_filter_mod                                                  ; mem_filter          ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                     ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
; altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|control_4:control_4_mod|s_FSM                                                                                                                                                                                                                                       ;
+-----------------------------+-----------------------------+------------------+-----------------------+-----------------------+--------------------------+-----------------------------+-----------------------+------------------+---------------------------+------------------+---------------+
; Name                        ; s_FSM.st_wait_start_mem_rst ; s_FSM.st_dec_rst ; s_FSM.st_wait_end_gen ; s_FSM.st_wait_end_out ; s_FSM.st_wait_end_filter ; s_FSM.st_wait_after_las_imp ; s_FSM.st_wait_las_imp ; s_FSM.st_end_rst ; s_FSM.st_wait_end_mem_rst ; s_FSM.st_mem_rst ; s_FSM.st_idle ;
+-----------------------------+-----------------------------+------------------+-----------------------+-----------------------+--------------------------+-----------------------------+-----------------------+------------------+---------------------------+------------------+---------------+
; s_FSM.st_idle               ; 0                           ; 0                ; 0                     ; 0                     ; 0                        ; 0                           ; 0                     ; 0                ; 0                         ; 0                ; 0             ;
; s_FSM.st_mem_rst            ; 0                           ; 0                ; 0                     ; 0                     ; 0                        ; 0                           ; 0                     ; 0                ; 0                         ; 1                ; 1             ;
; s_FSM.st_wait_end_mem_rst   ; 0                           ; 0                ; 0                     ; 0                     ; 0                        ; 0                           ; 0                     ; 0                ; 1                         ; 0                ; 1             ;
; s_FSM.st_end_rst            ; 0                           ; 0                ; 0                     ; 0                     ; 0                        ; 0                           ; 0                     ; 1                ; 0                         ; 0                ; 1             ;
; s_FSM.st_wait_las_imp       ; 0                           ; 0                ; 0                     ; 0                     ; 0                        ; 0                           ; 1                     ; 0                ; 0                         ; 0                ; 1             ;
; s_FSM.st_wait_after_las_imp ; 0                           ; 0                ; 0                     ; 0                     ; 0                        ; 1                           ; 0                     ; 0                ; 0                         ; 0                ; 1             ;
; s_FSM.st_wait_end_filter    ; 0                           ; 0                ; 0                     ; 0                     ; 1                        ; 0                           ; 0                     ; 0                ; 0                         ; 0                ; 1             ;
; s_FSM.st_wait_end_out       ; 0                           ; 0                ; 0                     ; 1                     ; 0                        ; 0                           ; 0                     ; 0                ; 0                         ; 0                ; 1             ;
; s_FSM.st_wait_end_gen       ; 0                           ; 0                ; 1                     ; 0                     ; 0                        ; 0                           ; 0                     ; 0                ; 0                         ; 0                ; 1             ;
; s_FSM.st_dec_rst            ; 0                           ; 1                ; 0                     ; 0                     ; 0                        ; 0                           ; 0                     ; 0                ; 0                         ; 0                ; 1             ;
; s_FSM.st_wait_start_mem_rst ; 1                           ; 0                ; 0                     ; 0                     ; 0                        ; 0                           ; 0                     ; 0                ; 0                         ; 0                ; 1             ;
+-----------------------------+-----------------------------+------------------+-----------------------+-----------------------+--------------------------+-----------------------------+-----------------------+------------------+---------------------------+------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|mem_filter:mem_filter_mod|s_FSM                                                                                                                                 ;
+-----------------------+---------------------+-------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+---------------+
; Name                  ; s_FSM.st_check_data ; s_FSM.st_mul_data ; s_FSM.st_end_iter ; s_FSM.st_write_data ; s_FSM.st_analyse_data ; s_FSM.st_save_data ; s_FSM.st_read_data ; s_FSM.st_idle ;
+-----------------------+---------------------+-------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+---------------+
; s_FSM.st_idle         ; 0                   ; 0                 ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 0             ;
; s_FSM.st_read_data    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                     ; 0                  ; 1                  ; 1             ;
; s_FSM.st_save_data    ; 0                   ; 0                 ; 0                 ; 0                   ; 0                     ; 1                  ; 0                  ; 1             ;
; s_FSM.st_analyse_data ; 0                   ; 0                 ; 0                 ; 0                   ; 1                     ; 0                  ; 0                  ; 1             ;
; s_FSM.st_write_data   ; 0                   ; 0                 ; 0                 ; 1                   ; 0                     ; 0                  ; 0                  ; 1             ;
; s_FSM.st_end_iter     ; 0                   ; 0                 ; 1                 ; 0                   ; 0                     ; 0                  ; 0                  ; 1             ;
; s_FSM.st_mul_data     ; 0                   ; 1                 ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 1             ;
; s_FSM.st_check_data   ; 1                   ; 0                 ; 0                 ; 0                   ; 0                     ; 0                  ; 0                  ; 1             ;
+-----------------------+---------------------+-------------------+-------------------+---------------------+-----------------------+--------------------+--------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_FSM                                                                                                                                ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_FSM                                                                                                                                ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_FSM                                                                                                                                ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_FSM                                                                                                                                ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_FSM                                                                                                                                ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_FSM                                                                                                                                ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_FSM                                                                                                                                 ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; Name              ; s_FSM.st_delay3 ; s_FSM.st_delay2 ; s_FSM.st_delay1 ; s_FSM.st_delay0 ; s_FSM.st_out_imp ; s_FSM.st_save_3 ; s_FSM.st_save_2 ; s_FSM.st_save_1 ; s_FSM.st_save_0 ; s_FSM.st_read_mem ; s_FSM.st_idle ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+
; s_FSM.st_idle     ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 0             ;
; s_FSM.st_read_mem ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                 ; 1             ;
; s_FSM.st_save_0   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                 ; 1             ;
; s_FSM.st_save_1   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_2   ; 0               ; 0               ; 0               ; 0               ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_save_3   ; 0               ; 0               ; 0               ; 0               ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_out_imp  ; 0               ; 0               ; 0               ; 0               ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay0   ; 0               ; 0               ; 0               ; 1               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay1   ; 0               ; 0               ; 1               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay2   ; 0               ; 1               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
; s_FSM.st_delay3   ; 1               ; 0               ; 0               ; 0               ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                 ; 1             ;
+-------------------+-----------------+-----------------+-----------------+-----------------+------------------+-----------------+-----------------+-----------------+-----------------+-------------------+---------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; s_FLT_IN_DATA[0]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[1]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[2]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[3]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[4]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[5]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[6]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[7]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[8]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[9]                                    ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[10]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[11]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[12]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[13]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[14]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[15]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[16]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[17]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[18]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[19]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[20]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[21]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[22]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[23]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[24]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[25]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[26]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[27]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[28]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[29]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[30]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; s_FLT_IN_DATA[31]                                   ; s_FLT_IN_DATA[0]    ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal                                                                      ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; gen:gen_mode|\out_impulse:v_reg_freq[1]                                     ; Merged with gen:gen_mode|p_end_pack                                                     ;
; gen:gen_mode|\out_impulse:v_reg_freq[2,5,7,11,12,14..18]                    ; Merged with gen:gen_mode|\out_impulse:v_reg_freq[0]                                     ;
; gen:gen_mode|\out_impulse:v_reg_freq[9]                                     ; Merged with gen:gen_mode|\out_impulse:v_reg_freq[4]                                     ;
; gen:gen_mode|\out_impulse:v_reg_freq[13]                                    ; Merged with gen:gen_mode|\out_impulse:v_reg_freq[10]                                    ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_OUT_ENA_FILTER[3]  ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[3] ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_OUT_ENA_FILTER[2]  ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[2] ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_OUT_ENA_FILTER[1]  ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[1] ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_OUT_ENA_FILTER[0]  ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_OUT_ENA_FILTER[0] ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_mem_rst_end     ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_mem_rst_end     ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_mem_rst_end     ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_mem_rst_end     ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_mem_rst_end     ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_mem_rst_end     ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_mem_rst_end      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_mem_rst_end      ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_MEM_RST_FLAG      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_MEM_RST_FLAG      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_MEM_RST_FLAG      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_MEM_RST_FLAG      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_MEM_RST_FLAG      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_MEM_RST_FLAG      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_MEM_RST_FLAG       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_MEM_RST_FLAG       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[7]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[7]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[7]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[7]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[7]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[7]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[7]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[6]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[6]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[6]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[6]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[6]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[6]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[6]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[6]       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[5]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[5]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[5]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[5]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[5]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[5]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[5]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[5]       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[4]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[4]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[4]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[4]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[4]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[4]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[4]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[4]       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[3]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[3]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[3]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[3]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[3]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[3]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[3]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[3]       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[2]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[2]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[2]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[2]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[2]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[2]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[2]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[2]       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[1]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[1]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[1]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[1]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[1]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[1]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[1]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[1]       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP_ADDR[0]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP_ADDR[0]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP_ADDR[0]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP_ADDR[0]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP_ADDR[0]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP_ADDR[0]      ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP_ADDR[0]       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[0]       ;
; gen:gen_mode|\out_impulse:v_reg_freq[0]                                     ; Stuck at GND due to stuck port data_in                                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[1]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[2]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[3]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[4]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[5]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[6]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[7]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[8]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[9]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[10]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[11]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[12]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[13]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[14]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wr_ena[15]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wr_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[1]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[2]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[3]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[4]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[5]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[6]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[7]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[8]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[9]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[10]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[11]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[12]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[13]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[14]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_rd_ena[15]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_addr[0]~en                                    ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_addr[1]~en                                    ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_addr[2]~en                                    ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_addr[3]~en                                    ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_addr[4]~en                                    ; Merged with mem_filter:mem_filter_mod|p_o_rd_ena[0]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[1]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[3]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[4]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[5]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[6]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[7]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[8]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[9]~en                                  ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[10]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[11]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[12]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[13]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[14]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[15]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[16]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[17]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[18]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[19]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[20]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[21]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[22]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[23]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[24]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[25]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[26]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[27]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[28]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[29]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[30]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; mem_filter:mem_filter_mod|p_o_wrdata[31]~en                                 ; Merged with mem_filter:mem_filter_mod|p_o_wrdata[2]~en                                  ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[1]~en       ; Merged with channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[2]~en       ; Merged with channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[3]~en       ; Merged with channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[4]~en       ; Merged with channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[0]~en       ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[1]~en      ; Merged with channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[2]~en      ; Merged with channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[3]~en      ; Merged with channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[4]~en      ; Merged with channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[1]~en      ; Merged with channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[2]~en      ; Merged with channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[3]~en      ; Merged with channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[4]~en      ; Merged with channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[1]~en      ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[2]~en      ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[3]~en      ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[4]~en      ; Merged with channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[1]~en      ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[2]~en      ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[3]~en      ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[4]~en      ; Merged with channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[1]~en      ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[2]~en      ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[3]~en      ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[4]~en      ; Merged with channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[1]~en      ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[2]~en      ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[3]~en      ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[0]~en      ;
; channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[4]~en      ; Merged with channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[0]~en      ;
; counter_1:counter_mod|p_o_time[1]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[3]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[4]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[5]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[6]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[7]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[8]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[9]~en                                        ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[10]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[11]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[12]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[13]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[14]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[15]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[16]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[17]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[18]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[19]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[20]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[21]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[22]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[23]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[24]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[25]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[26]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[27]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[28]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[29]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[30]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; counter_1:counter_mod|p_o_time[31]~en                                       ; Merged with counter_1:counter_mod|p_o_time[2]~en                                        ;
; Total Number of Removed Registers = 383                                     ;                                                                                         ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3652  ;
; Number of registers using Synchronous Clear  ; 2614  ;
; Number of registers using Synchronous Load   ; 2017  ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3352  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; gen:gen_mode|change_delay_dwn[4]                                  ; 2       ;
; gen:gen_mode|change_delay_up[4]                                   ; 2       ;
; gen:gen_mode|change_delay_dwn[3]                                  ; 2       ;
; gen:gen_mode|change_delay_up[3]                                   ; 2       ;
; gen:gen_mode|change_delay_up[0]                                   ; 3       ;
; gen:gen_mode|change_delay_dwn[0]                                  ; 3       ;
; control_4:control_4_mod|s_COUNT[31]                               ; 7       ;
; control_4:control_4_mod|s_COUNT[0]                                ; 1       ;
; gen:gen_mode|\out_impulse:v_count_delay_before_end_test_strobe[1] ; 3       ;
; gen:gen_mode|\out_impulse:v_count_delay_before_end_test_strobe[3] ; 2       ;
; Total number of inverted registers = 10                           ;         ;
+-------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |dec_to_ram|gen:gen_mode|\out_impulse:v_counter[14]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP_ADDR[7]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_ADDR3[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_ADDR2[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_ADDR1[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_ADDR0[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_ADDR3[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_ADDR2[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_ADDR1[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_ADDR0[1]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_ADDR3[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_ADDR2[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_ADDR1[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_ADDR0[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_ADDR3[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_ADDR2[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_ADDR1[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_ADDR0[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_ADDR3[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_ADDR2[3]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_ADDR1[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_ADDR0[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_ADDR3[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_ADDR2[4]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_ADDR1[2]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_ADDR0[0]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_ADDR3[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_ADDR2[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_ADDR1[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_ADDR0[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_ADDR3[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_ADDR2[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_ADDR1[3]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_ADDR0[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_ADDR3[2]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_ADDR2[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_ADDR1[2]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_ADDR0[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_ADDR3[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_ADDR2[2]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_ADDR1[3]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_ADDR0[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_ADDR3[3]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_ADDR2[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_ADDR1[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_ADDR0[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_ADDR3[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_ADDR2[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_ADDR1[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_ADDR0[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_ADDR3[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_ADDR2[2]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_ADDR1[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_ADDR0[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_ADDR3[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_ADDR2[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_ADDR1[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_ADDR0[3]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_ADDR3[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_ADDR2[2]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_ADDR1[2]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_ADDR0[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_ADDR3[1]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_ADDR2[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_ADDR1[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_ADDR0[0]        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |dec_to_ram|counter_1:counter_mod|s_count[31]                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |dec_to_ram|counter_1:counter_mod|s_int_72[2]                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_TEMP_FRONT[15]                               ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_MEM_MOD_ADDR[5]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |dec_to_ram|gen:gen_mode|imp_laser                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_MOD_COUNT[24]                                ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP0[17]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP0[31]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP0[30]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP0[6]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP0[28]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP0[27]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP0[2]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP0[2]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP0[2]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP0[23]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP0[22]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP0[2]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP0[20]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP0[19]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP0[18]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP0[2]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP1[16]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP1[15]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP1[14]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP1[6]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP1[12]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP1[11]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP1[10]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP1[9]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP1[7]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP1[7]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP1[4]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP1[5]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP1[4]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP1[3]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP1[2]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP1[31]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP2[11]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP2[29]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP2[29]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP2[27]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP2[22]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP2[26]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP2[24]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP2[23]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP2[3]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP2[30]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP2[2]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP2[15]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP2[3]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP2[17]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP2[9]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP2[2]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|s_TEMP3[17]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|s_TEMP3[13]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|s_TEMP3[5]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|s_TEMP3[18]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|s_TEMP3[10]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|s_TEMP3[31]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|s_TEMP3[2]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|s_TEMP3[2]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|s_TEMP3[2]        ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|s_TEMP3[23]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|s_TEMP3[27]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|s_TEMP3[16]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|s_TEMP3[2]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|s_TEMP3[31]      ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|s_TEMP3[8]       ;
; 7:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|s_TEMP3[11]      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_BASE[0]                                      ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_COUNT[3]                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_ADDR[4]                                      ;
; 10:1               ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_TEMP_DATA[7]                                 ;
; 10:1               ; 19 bits   ; 114 LEs       ; 38 LEs               ; 76 LEs                 ; Yes        ; |dec_to_ram|mem_filter:mem_filter_mod|s_TEMP_DATA[1]                                 ;
; 12:1               ; 30 bits   ; 240 LEs       ; 30 LEs               ; 210 LEs                ; Yes        ; |dec_to_ram|control_4:control_4_mod|s_COUNT[6]                                       ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[1]~reg0 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_addr[1]~reg0 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_addr[4]~reg0 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_addr[2]~reg0 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_addr[0]~reg0 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_addr[0]~reg0 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_addr[0]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_addr[4]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_addr[2]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_addr[0]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_addr[4]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_addr[3]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_addr[2]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_addr[0]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_addr[3]~reg0  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |dec_to_ram|channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_addr[4]~reg0  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |dec_to_ram|control_4:control_4_mod|s_COUNT[31]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |dec_to_ram|channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[6]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |dec_to_ram|gen:gen_mode|v_reg_freq                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |dec_to_ram|mem_filter:mem_filter_mod|Selector153                                    ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |dec_to_ram|s_FLT_IN_DATA[20]                                                        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |dec_to_ram|control_4:control_4_mod|Selector48                                       ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |dec_to_ram|control_4:control_4_mod|Selector50                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:0:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:1:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:2:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:3:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:4:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:5:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:6:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:7:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:8:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:9:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:10:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:11:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:12:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:13:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:14:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram:\out_gen:15:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_tiq3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: gen:gen_mode ;
+-------------------------+-------+-------------------------+
; Parameter Name          ; Value ; Type                    ;
+-------------------------+-------+-------------------------+
; c_length_impulse_gen    ; 25    ; Signed Integer          ;
; c_length_impulse_laser  ; 25    ; Signed Integer          ;
; c_delay_laser_after_gen ; 128   ; Signed Integer          ;
; c_impulse_period        ; 600   ; Signed Integer          ;
; c_period_between_pack   ; 850   ; Signed Integer          ;
; c_base_work             ; 10000 ; Signed Integer          ;
+-------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 16                                          ;
; Entity Instance                           ; altsyncram:\out_gen:0:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:1:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:2:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:3:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:4:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:5:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:6:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:7:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:8:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:9:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:10:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:11:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:12:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:13:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:14:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; altsyncram:\out_gen:15:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 32                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_filter:mem_filter_mod"                                                                  ;
+---------------+-------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------+
; p_o_wrdata[0] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 138                         ;
; cycloneiii_ff         ; 3652                        ;
;     ENA               ; 772                         ;
;     ENA SCLR          ; 580                         ;
;     ENA SCLR SLD      ; 1920                        ;
;     ENA SLD           ; 80                          ;
;     SCLR              ; 97                          ;
;     SCLR SLD          ; 17                          ;
;     plain             ; 186                         ;
; cycloneiii_lcell_comb ; 6592                        ;
;     arith             ; 2351                        ;
;         2 data inputs ; 2271                        ;
;         3 data inputs ; 80                          ;
;     normal            ; 4241                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 146                         ;
;         2 data inputs ; 278                         ;
;         3 data inputs ; 706                         ;
;         4 data inputs ; 3110                        ;
; cycloneiii_ram_block  ; 512                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 10 16:20:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dec_to_ram -c dec_to_ram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mem_mod_gen.vhd
    Info (12022): Found design unit 1: mem_mod_gen-SYN File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_mod_gen.vhd Line: 21
    Info (12023): Found entity 1: mem_mod_gen File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_mod_gen.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file dec_to_ram.vhd
    Info (12022): Found design unit 1: dec_to_ram-dec_to_ram_tb_behav File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 49
    Info (12023): Found entity 1: dec_to_ram File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file channel_imp_module2.vhd
    Info (12022): Found design unit 1: channel_imp_module2-channel_imp_module2_behav File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module2.vhd Line: 22
    Info (12023): Found entity 1: channel_imp_module2 File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module2.vhd Line: 8
Info (12127): Elaborating entity "dec_to_ram" for the top level hierarchy
Info (10041): Inferred latch for "s_FLT_IN_DATA[0]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[1]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[2]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[3]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[4]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[5]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[6]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[7]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[8]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[9]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[10]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[11]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[12]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[13]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[14]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[15]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[16]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[17]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[18]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[19]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[20]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[21]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[22]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[23]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[24]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[25]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[26]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[27]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[28]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[29]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[30]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Info (10041): Inferred latch for "s_FLT_IN_DATA[31]" at dec_to_ram.vhd(225) File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
Warning (12125): Using design file channel_imp_module4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: channel_imp_module4-channel_imp_module4_behav File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 39
    Info (12023): Found entity 1: channel_imp_module4 File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 7
Info (12128): Elaborating entity "channel_imp_module4" for hierarchy "channel_imp_module4:\out_gen:0:channel_imp_module4_mod" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 249
Info (12128): Elaborating entity "altsyncram" for hierarchy "altsyncram:\out_gen:0:altsyncram_component" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 281
Info (12130): Elaborated megafunction instantiation "altsyncram:\out_gen:0:altsyncram_component" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 281
Info (12133): Instantiated megafunction "altsyncram:\out_gen:0:altsyncram_component" with the following parameter: File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 281
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 7 File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/db/altsyncram_tiq3.tdf Line: 782
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tiq3.tdf
    Info (12023): Found entity 1: altsyncram_tiq3 File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/db/altsyncram_tiq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tiq3" for hierarchy "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file mem_filter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mem_filter-mem_filter_behav File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 29
    Info (12023): Found entity 1: mem_filter File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 11
Info (12128): Elaborating entity "mem_filter" for hierarchy "mem_filter:mem_filter_mod" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 320
Warning (12125): Using design file counter_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: counter_1-counter_behav File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/counter_1.vhd Line: 20
    Info (12023): Found entity 1: counter_1 File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/counter_1.vhd Line: 10
Info (12128): Elaborating entity "counter_1" for hierarchy "counter_1:counter_mod" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 334
Warning (12125): Using design file gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: gen-gen_synt File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/gen.vhd Line: 33
    Info (12023): Found entity 1: gen File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/gen.vhd Line: 6
Info (12128): Elaborating entity "gen" for hierarchy "gen:gen_mode" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 344
Warning (12125): Using design file control_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: control_4-control_4_behav File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/control_4.vhd Line: 41
    Info (12023): Found entity 1: control_4 File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/control_4.vhd Line: 7
Info (12128): Elaborating entity "control_4" for hierarchy "control_4:control_4_mod" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 356
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden" to the node "s_FLT_IN_DATA[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[2]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[2]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[0][0]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[0][1]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[0][2]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[0][3]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[0][4]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[3]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[3]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[4]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[4]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[5]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[5]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[6]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[6]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[7]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[7]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[8]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[8]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[9]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[9]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[10]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[10]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[11]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[11]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[12]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[12]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[13]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[13]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[14]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[14]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[15]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[15]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[16]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[16]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[17]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[17]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[18]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[18]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[19]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[19]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[20]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[20]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[21]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[21]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[22]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[22]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[23]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[23]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[24]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[24]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[25]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[25]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[26]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[26]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[27]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[27]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[28]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[28]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[29]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[29]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[30]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[30]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[31]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[31]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "mem_filter:mem_filter_mod|p_o_wrdata[1]" to the node "altsyncram:\out_gen:0:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[1]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd Line: 46
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:1:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[1][0]" to the node "altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[1][1]" to the node "altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[1][2]" to the node "altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[1][3]" to the node "altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[1][4]" to the node "altsyncram:\out_gen:1:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:2:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[2][0]" to the node "altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[2][1]" to the node "altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[2][2]" to the node "altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[2][3]" to the node "altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[2][4]" to the node "altsyncram:\out_gen:2:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:3:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[3][0]" to the node "altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[3][1]" to the node "altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[3][2]" to the node "altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[3][3]" to the node "altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[3][4]" to the node "altsyncram:\out_gen:3:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:4:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[4][0]" to the node "altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[4][1]" to the node "altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[4][2]" to the node "altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[4][3]" to the node "altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[4][4]" to the node "altsyncram:\out_gen:4:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:5:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[5][0]" to the node "altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[5][1]" to the node "altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[5][2]" to the node "altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[5][3]" to the node "altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[5][4]" to the node "altsyncram:\out_gen:5:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:6:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[6][0]" to the node "altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[6][1]" to the node "altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[6][2]" to the node "altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[6][3]" to the node "altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[6][4]" to the node "altsyncram:\out_gen:6:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:7:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[7][0]" to the node "altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[7][1]" to the node "altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[7][2]" to the node "altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[7][3]" to the node "altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[7][4]" to the node "altsyncram:\out_gen:7:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:8:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[8][0]" to the node "altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[8][1]" to the node "altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[8][2]" to the node "altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[8][3]" to the node "altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[8][4]" to the node "altsyncram:\out_gen:8:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:9:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[9][0]" to the node "altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[9][1]" to the node "altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[9][2]" to the node "altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[9][3]" to the node "altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[9][4]" to the node "altsyncram:\out_gen:9:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:10:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[10][0]" to the node "altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[10][1]" to the node "altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[10][2]" to the node "altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[10][3]" to the node "altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[10][4]" to the node "altsyncram:\out_gen:10:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:11:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[11][0]" to the node "altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[11][1]" to the node "altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[11][2]" to the node "altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[11][3]" to the node "altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[11][4]" to the node "altsyncram:\out_gen:11:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:12:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[12][0]" to the node "altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[12][1]" to the node "altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[12][2]" to the node "altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[12][3]" to the node "altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[12][4]" to the node "altsyncram:\out_gen:12:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:13:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[13][0]" to the node "altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[13][1]" to the node "altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[13][2]" to the node "altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[13][3]" to the node "altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[13][4]" to the node "altsyncram:\out_gen:13:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:14:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[14][0]" to the node "altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[14][1]" to the node "altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[14][2]" to the node "altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[14][3]" to the node "altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "s_MEM_ADDR[14][4]" to the node "altsyncram:\out_gen:14:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 202
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_wren" to the node "altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 23
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_rden" to the node "altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[0]" to the node "altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 73
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[1]" to the node "altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 73
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[2]" to the node "altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 73
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[3]" to the node "altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 73
    Warning (13047): Converted the fan-out from the tri-state buffer "channel_imp_module4:\out_gen:15:channel_imp_module4_mod|p_o_addr[4]" to the node "altsyncram:\out_gen:15:altsyncram_component|altsyncram_tiq3:auto_generated|q_a[0]" into an OR gate File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 73
Warning (13012): Latch s_FLT_IN_DATA[0] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[1] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[2] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[3] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[4] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[5] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[6] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[7] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[8] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[9] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[10] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[11] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[12] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[13] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[14] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[15] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[16] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[17] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[18] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[19] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[20] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[21] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[22] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[23] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[24] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[25] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[26] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[27] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[28] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[29] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[30] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Warning (13012): Latch s_FLT_IN_DATA[31] has unsafe behavior File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 225
    Warning (13013): Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\out_gen:0:channel_imp_module4_mod|p_o_rden~en File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "p_EXT_CNTRL_BUTTON_SIX" File: C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd Line: 35
Info (21057): Implemented 7689 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 72 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 7039 logic cells
    Info (21064): Implemented 512 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 218 warnings
    Info: Peak virtual memory: 754 megabytes
    Info: Processing ended: Wed Mar 10 16:20:56 2021
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:53


