$date
	Wed Sep  4 09:32:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module flipflop_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # D $end
$var reg 1 $ Resetn $end
$scope module f1 $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var wire 1 $ Resetn $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
x!
$end
#20
0!
0$
1"
#40
1$
0#
0"
#60
1!
1#
1"
#80
0"
