{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1532545800555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532545800556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 25 13:10:00 2018 " "Processing started: Wed Jul 25 13:10:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532545800556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545800556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lms7_trx -c LimeSDR-USB_lms7_trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off lms7_trx -c LimeSDR-USB_lms7_trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545800556 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545800886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1532545800929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpl_cmp-arch " "Found design unit 1: smpl_cmp-arch" {  } { { "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812508 ""} { "Info" "ISGN_ENTITY_NAME" "1 smpl_cmp " "Found entity 1: smpl_cmp" {  } { { "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps_top-arch " "Found design unit 1: pll_ps_top-arch" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812509 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps_top " "Found entity 1: pll_ps_top" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_top.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps_fsm-arch " "Found design unit 1: pll_ps_fsm-arch" {  } { { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_fsm.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812510 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps_fsm " "Found entity 1: pll_ps_fsm" {  } { { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_fsm.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps-arch " "Found design unit 1: pll_ps-arch" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812511 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps " "Found entity 1: pll_ps" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/lms_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_ctr/synthesis/lms_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms_ctr-rtl " "Found design unit 1: lms_ctr-rtl" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812514 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr " "Found entity 1: lms_ctr" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_irq_mapper " "Found entity 1: lms_ctr_irq_mapper" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0 " "Found entity 1: lms_ctr_mm_interconnect_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lms_ctr_mm_interconnect_0_avalon_st_adapter" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812528 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_mux_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_mux " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_mux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_demux " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_demux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_mux_003 " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_mux_003" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_mux " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_mux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_demux_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_demux " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_demux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_005_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_005_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812535 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_005 " "Found entity 2: lms_ctr_mm_interconnect_0_router_005" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_002_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_002_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812537 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_002 " "Found entity 2: lms_ctr_mm_interconnect_0_router_002" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_001_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_001_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812538 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_001 " "Found entity 2: lms_ctr_mm_interconnect_0_router_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812539 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router " "Found entity 2: lms_ctr_mm_interconnect_0_router" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "lms_ctr/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_sysid_qsys_0 " "Found entity 1: lms_ctr_sysid_qsys_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_switch " "Found entity 1: lms_ctr_switch" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_switch.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_spi_lms " "Found entity 1: lms_ctr_spi_lms" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_spi_1_DAC " "Found entity 1: lms_ctr_spi_1_DAC" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_spi_1_ADF " "Found entity 1: lms_ctr_spi_1_ADF" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_oc_mem " "Found entity 1: lms_ctr_oc_mem" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/bitswap_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/bitswap_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitswap_qsys " "Found entity 1: bitswap_qsys" {  } { { "lms_ctr/synthesis/submodules/bitswap_qsys.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/bitswap_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu " "Found entity 1: lms_ctr_nios2_cpu" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_register_bank_a_module " "Found entity 1: lms_ctr_nios2_cpu_cpu_register_bank_a_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_nios2_cpu_cpu_register_bank_b_module " "Found entity 2: lms_ctr_nios2_cpu_cpu_register_bank_b_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "3 lms_ctr_nios2_cpu_cpu_nios2_oci_debug " "Found entity 3: lms_ctr_nios2_cpu_cpu_nios2_oci_debug" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "4 lms_ctr_nios2_cpu_cpu_nios2_oci_break " "Found entity 4: lms_ctr_nios2_cpu_cpu_nios2_oci_break" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "5 lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "6 lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "7 lms_ctr_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 7: lms_ctr_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "8 lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "9 lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "10 lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "11 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "12 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "13 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 13: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "14 lms_ctr_nios2_cpu_cpu_nios2_oci_pib " "Found entity 14: lms_ctr_nios2_cpu_cpu_nios2_oci_pib" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "15 lms_ctr_nios2_cpu_cpu_nios2_oci_im " "Found entity 15: lms_ctr_nios2_cpu_cpu_nios2_oci_im" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "16 lms_ctr_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 16: lms_ctr_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "17 lms_ctr_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 17: lms_ctr_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "18 lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "19 lms_ctr_nios2_cpu_cpu_nios2_ocimem " "Found entity 19: lms_ctr_nios2_cpu_cpu_nios2_ocimem" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "20 lms_ctr_nios2_cpu_cpu_nios2_oci " "Found entity 20: lms_ctr_nios2_cpu_cpu_nios2_oci" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""} { "Info" "ISGN_ENTITY_NAME" "21 lms_ctr_nios2_cpu_cpu " "Found entity 21: lms_ctr_nios2_cpu_cpu" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_tck" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_test_bench " "Found entity 1: lms_ctr_nios2_cpu_cpu_test_bench" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_lms_ctr_gpio " "Found entity 1: lms_ctr_lms_ctr_gpio" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_leds " "Found entity 1: lms_ctr_leds" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_leds.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "lms_ctr/synthesis/submodules/i2c_opencores.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file lms_ctr/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/avfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/avfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avfifo-avfifo_arch " "Found design unit 1: avfifo-avfifo_arch" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812590 ""} { "Info" "ISGN_ENTITY_NAME" "1 avfifo " "Found entity 1: avfifo" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/ddr2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddr2/ddr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2-SYN " "Found design unit 1: ddr2-SYN" {  } { { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2 " "Found entity 1: ddr2" {  } { { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_alt_mem_ddrx_controller_top" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(139) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(139): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(144) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(144): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 144 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(169) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(169): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(170) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(170): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(141) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(141): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(190) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(190): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(161) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(161): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(171) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(171): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(143) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(143): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(180) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(180): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(181) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(181): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 181 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(138) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(138): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 138 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(140) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(140): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(159) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(159): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "ip/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "ip/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "ip/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "ip/ddr2/alt_mem_ddrx_odt_gen.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "ip/ddr2/alt_mem_ddrx_arbiter.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "ip/ddr2/alt_mem_ddrx_burst_gen.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "ip/ddr2/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_cmd_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "ip/ddr2/alt_mem_ddrx_csr.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "ip/ddr2/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "ip/ddr2/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "ip/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "ip/ddr2/alt_mem_ddrx_list.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "ip/ddr2/alt_mem_ddrx_rdata_path.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file ip/ddr2/alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812689 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812689 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812724 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812724 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812755 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812788 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "ip/ddr2/alt_mem_ddrx_input_if.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "ip/ddr2/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "ip/ddr2/alt_mem_ddrx_rank_timer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "ip/ddr2/alt_mem_ddrx_sideband.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "ip/ddr2/alt_mem_ddrx_tbp.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "ip/ddr2/alt_mem_ddrx_timing_param.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_phy_alt_mem_phy_mmi" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_admin " "Found entity 2: ddr2_phy_alt_mem_phy_admin" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_phy_alt_mem_phy_iram_ram" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_iram " "Found entity 4: ddr2_phy_alt_mem_phy_iram" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_phy_alt_mem_phy_dgrb" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_phy_alt_mem_phy_dgwb" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_phy_alt_mem_phy_ctrl" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_seq " "Found entity 8: ddr2_phy_alt_mem_phy_seq" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/ddr2_phy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddr2/ddr2_phy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy-SYN " "Found design unit 1: ddr2_phy-SYN" {  } { { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812831 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy " "Found entity 1: ddr2_phy" {  } { { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/ddr2_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file ip/ddr2/ddr2_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy " "Found entity 1: ddr2_phy_alt_mem_phy" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_clk_reset " "Found entity 2: ddr2_phy_alt_mem_phy_clk_reset" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_ac " "Found entity 3: ddr2_phy_alt_mem_phy_ac" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd " "Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dp_io " "Found entity 5: ddr2_phy_alt_mem_phy_dp_io" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_read_dp " "Found entity 6: ddr2_phy_alt_mem_phy_read_dp" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_write_dp_fr " "Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_rdata_valid " "Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_phy_alt_mem_phy_mux " "Found entity 9: ddr2_phy_alt_mem_phy_mux" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_phy_alt_mem_phy_mimic " "Found entity 10: ddr2_phy_alt_mem_phy_mimic" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_phy_alt_mem_phy_mimic_debug " "Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_phy_alt_mem_phy_reset_pipe " "Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_pll-SYN " "Found design unit 1: ddr2_phy_alt_mem_phy_pll-SYN" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812843 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_pll " "Found entity 1: ddr2_phy_alt_mem_phy_pll" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/general_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/general/general_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_pkg " "Found design unit 1: general_pkg" {  } { { "src/general/general_pkg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/general_pkg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 general_pkg-body " "Found design unit 2: general_pkg-body" {  } { { "src/general/general_pkg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/general_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/pulse_gen/synth/pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/pulse_gen/synth/pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-arch " "Found design unit 1: pulse_gen-arch" {  } { { "src/tx_path_top/pulse_gen/synth/pulse_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/pulse_gen/synth/pulse_gen.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812844 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "src/tx_path_top/pulse_gen/synth/pulse_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/pulse_gen/synth/pulse_gen.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txiq_ctrl-arch " "Found design unit 1: txiq_ctrl-arch" {  } { { "src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812844 ""} { "Info" "ISGN_ENTITY_NAME" "1 txiq_ctrl " "Found entity 1: txiq_ctrl" {  } { { "src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_pll_top/synth/tx_pll_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_pll_top/synth/tx_pll_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_pll_top-arch " "Found design unit 1: tx_pll_top-arch" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812845 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_pll_top " "Found entity 1: tx_pll_top" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_pll_top/synth/rx_pll_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_pll_top/synth/rx_pll_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_pll_top-arch " "Found design unit 1: rx_pll_top-arch" {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812846 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_pll_top " "Found entity 1: rx_pll_top" {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lms7002_ddout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lms7002_ddout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms7002_ddout-arch " "Found design unit 1: lms7002_ddout-arch" {  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddout.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812847 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms7002_ddout " "Found entity 1: lms7002_ddout" {  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddout.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake_sync-arch " "Found design unit 1: handshake_sync-arch" {  } { { "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812847 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake_sync " "Found entity 1: handshake_sync" {  } { { "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/tx_path/synth/tx_path_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/tx_path/synth/tx_path_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path_top-arch " "Found design unit 1: tx_path_top-arch" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812848 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path_top " "Found entity 1: tx_path_top" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_fifo_rw-arch " "Found design unit 1: sync_fifo_rw-arch" {  } { { "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812849 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_rw " "Found entity 1: sync_fifo_rw" {  } { { "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/packets2data_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/packets2data_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packets2data_top-arch " "Found design unit 1: packets2data_top-arch" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812849 ""} { "Info" "ISGN_ENTITY_NAME" "1 packets2data_top " "Found entity 1: packets2data_top" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/packets2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/packets2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packets2data-arch " "Found design unit 1: packets2data-arch" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812850 ""} { "Info" "ISGN_ENTITY_NAME" "1 packets2data " "Found entity 1: packets2data" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_wr_fsm-arch " "Found design unit 1: p2d_wr_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812851 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_wr_fsm " "Found entity 1: p2d_wr_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_sync_fsm-arch " "Found design unit 1: p2d_sync_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812852 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_sync_fsm " "Found entity 1: p2d_sync_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_rd_fsm-arch " "Found design unit 1: p2d_rd_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812852 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_rd_fsm " "Found entity 1: p2d_rd_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2d_clr_fsm-arch " "Found design unit 1: p2d_clr_fsm-arch" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812853 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2d_clr_fsm " "Found entity 1: p2d_clr_fsm" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/fifo2diq/synth/txiq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/fifo2diq/synth/txiq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txiq-arch " "Found design unit 1: txiq-arch" {  } { { "src/tx_path_top/fifo2diq/synth/txiq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/txiq.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812854 ""} { "Info" "ISGN_ENTITY_NAME" "1 txiq " "Found entity 1: txiq" {  } { { "src/tx_path_top/fifo2diq/synth/txiq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/txiq.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo2diq-arch " "Found design unit 1: fifo2diq-arch" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812854 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo2diq " "Found entity 1: fifo2diq" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpack_64_to_64-arch " "Found design unit 1: unpack_64_to_64-arch" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812855 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpack_64_to_64 " "Found entity 1: unpack_64_to_64" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpack_64_to_56-arch " "Found design unit 1: unpack_64_to_56-arch" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812856 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpack_64_to_56 " "Found entity 1: unpack_64_to_56" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpack_64_to_48-arch " "Found design unit 1: unpack_64_to_48-arch" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812856 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpack_64_to_48 " "Found entity 1: unpack_64_to_48" {  } { { "src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_unpack_64-arch " "Found design unit 1: bit_unpack_64-arch" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812857 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_unpack_64 " "Found entity 1: bit_unpack_64" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/bus_sync_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/bus_sync_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_sync_reg-arch " "Found design unit 1: bus_sync_reg-arch" {  } { { "src/general/bus_sync_reg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/bus_sync_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812857 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_sync_reg " "Found entity 1: bus_sync_reg" {  } { { "src/general/bus_sync_reg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/bus_sync_reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lpm_cnt_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lpm_cnt_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_cnt_inst-arch " "Found design unit 1: lpm_cnt_inst-arch" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lpm_cnt_inst.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812858 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_cnt_inst " "Found entity 1: lpm_cnt_inst" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lpm_cnt_inst.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lms7002_ddin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lms7002_ddin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms7002_ddin-arch " "Found design unit 1: lms7002_ddin-arch" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddin.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812858 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms7002_ddin " "Found entity 1: lms7002_ddin" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/fifo_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/fifo_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_inst-arch " "Found design unit 1: fifo_inst-arch" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812859 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_inst " "Found entity 1: fifo_inst" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpl_cnt-arch " "Found design unit 1: smpl_cnt-arch" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812859 ""} { "Info" "ISGN_ENTITY_NAME" "1 smpl_cnt " "Found entity 1: smpl_cnt" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/rx_path/synth/rx_path_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/rx_path/synth/rx_path_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path_top-arch " "Found design unit 1: rx_path_top-arch" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812860 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path_top " "Found entity 1: rx_path_top" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_data_dd-arch " "Found design unit 1: test_data_dd-arch" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812860 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_data_dd " "Found entity 1: test_data_dd" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso_sdr-arch " "Found design unit 1: rxiq_siso_sdr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812861 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso_sdr " "Found entity 1: rxiq_siso_sdr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso_ddr-arch " "Found design unit 1: rxiq_siso_ddr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812862 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso_ddr " "Found entity 1: rxiq_siso_ddr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso-arch " "Found design unit 1: rxiq_siso-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812862 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso " "Found entity 1: rxiq_siso" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_pulse_ddr-arch " "Found design unit 1: rxiq_pulse_ddr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812863 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_pulse_ddr " "Found entity 1: rxiq_pulse_ddr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_mimo_ddr-arch " "Found design unit 1: rxiq_mimo_ddr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812864 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_mimo_ddr " "Found entity 1: rxiq_mimo_ddr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_mimo-arch " "Found design unit 1: rxiq_mimo-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812865 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_mimo " "Found entity 1: rxiq_mimo" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq-arch " "Found design unit 1: rxiq-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812865 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq " "Found entity 1: rxiq" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diq2fifo-arch " "Found design unit 1: diq2fifo-arch" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812866 ""} { "Info" "ISGN_ENTITY_NAME" "1 diq2fifo " "Found entity 1: diq2fifo" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets_top-arch " "Found design unit 1: data2packets_top-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812866 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets_top " "Found entity 1: data2packets_top" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets_fsm-arch " "Found design unit 1: data2packets_fsm-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812867 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets_fsm " "Found entity 1: data2packets_fsm" {  } { { "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets-arch " "Found design unit 1: data2packets-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812868 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets " "Found entity 1: data2packets" {  } { { "src/rx_path_top/data2packets/synth/data2packets.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_56_to_64-arch " "Found design unit 1: pack_56_to_64-arch" {  } { { "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812868 ""} { "Info" "ISGN_ENTITY_NAME" "1 pack_56_to_64 " "Found entity 1: pack_56_to_64" {  } { { "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_48_to_64-arch " "Found design unit 1: pack_48_to_64-arch" {  } { { "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812869 ""} { "Info" "ISGN_ENTITY_NAME" "1 pack_48_to_64 " "Found entity 1: pack_48_to_64" {  } { { "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/bit_pack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/bit_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_pack-arch " "Found design unit 1: bit_pack-arch" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812870 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_pack " "Found entity 1: bit_pack" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/gpio_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/gpio_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_ctrl_top-arch " "Found design unit 1: gpio_ctrl_top-arch" {  } { { "src/general/gpio_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/gpio_ctrl_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812870 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl_top " "Found entity 1: gpio_ctrl_top" {  } { { "src/general/gpio_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/gpio_ctrl_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txiqmux/synth/txiqmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/txiqmux/synth/txiqmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txiqmux-arch " "Found design unit 1: txiqmux-arch" {  } { { "src/txiqmux/synth/txiqmux.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/txiqmux/synth/txiqmux.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812871 ""} { "Info" "ISGN_ENTITY_NAME" "1 txiqmux " "Found entity 1: txiqmux" {  } { { "src/txiqmux/synth/txiqmux.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/txiqmux/synth/txiqmux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/txiqmux/synth/txiq_tst_ptrn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/txiqmux/synth/txiq_tst_ptrn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txiq_tst_ptrn-arch " "Found design unit 1: txiq_tst_ptrn-arch" {  } { { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/txiqmux/synth/txiq_tst_ptrn.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812872 ""} { "Info" "ISGN_ENTITY_NAME" "1 txiq_tst_ptrn " "Found entity 1: txiq_tst_ptrn" {  } { { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/txiqmux/synth/txiq_tst_ptrn.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/busy_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/busy_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busy_delay-arch " "Found design unit 1: busy_delay-arch" {  } { { "src/general/busy_delay.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/busy_delay.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812873 ""} { "Info" "ISGN_ENTITY_NAME" "1 busy_delay " "Found entity 1: busy_delay" {  } { { "src/general/busy_delay.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/busy_delay.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nios_cpu/nios_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nios_cpu/nios_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu-arch " "Found design unit 1: nios_cpu-arch" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/nios_cpu/nios_cpu.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812873 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/nios_cpu/nios_cpu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slaveFIFO5b-arch " "Found design unit 1: slaveFIFO5b-arch" {  } { { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812875 ""} { "Info" "ISGN_ENTITY_NAME" "1 slaveFIFO5b " "Found entity 1: slaveFIFO5b" {  } { { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FX3_slaveFIFO5b_top-arch " "Found design unit 1: FX3_slaveFIFO5b_top-arch" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812876 ""} { "Info" "ISGN_ENTITY_NAME" "1 FX3_slaveFIFO5b_top " "Found entity 1: FX3_slaveFIFO5b_top" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkctrl-rtl " "Found design unit 1: clkctrl-rtl" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812877 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkctrl " "Found entity 1: clkctrl" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_altclkctrl_0_sub " "Found entity 1: clkctrl_altclkctrl_0_sub" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812911 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_altclkctrl_0 " "Found entity 2: clkctrl_altclkctrl_0" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/FX3_LED_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/FX3_LED_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FX3_LED_ctrl-arch " "Found design unit 1: FX3_LED_ctrl-arch" {  } { { "src/general/FX3_LED_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/FX3_LED_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812911 ""} { "Info" "ISGN_ENTITY_NAME" "1 FX3_LED_ctrl " "Found entity 1: FX3_LED_ctrl" {  } { { "src/general/FX3_LED_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/FX3_LED_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/revision/revision.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/revision/revision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 revisions " "Found design unit 1: revisions" {  } { { "src/revision/revision.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/revision/revision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_traffic_gen-rtl " "Found design unit 1: ddr2_traffic_gen-rtl" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_traffic_gen " "Found entity 1: ddr2_traffic_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_traffic_gen_mm_traffic_generator_0 " "Found entity 1: ddr2_traffic_gen_mm_traffic_generator_0" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver_definitions (SystemVerilog) (ddr2_traffic_gen) " "Found design unit 1: driver_definitions (SystemVerilog) (ddr2_traffic_gen)" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_definitions.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_definitions.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/burst_boundary_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/burst_boundary_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_boundary_addr_gen " "Found entity 1: burst_boundary_addr_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/burst_boundary_addr_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/burst_boundary_addr_gen.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_LFSR num_lfsr lfsr_wrapper.sv(47) " "Verilog HDL Declaration information at lfsr_wrapper.sv(47): object \"NUM_LFSR\" differs only in case from object \"num_lfsr\" in the same scope" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_wrapper " "Found entity 1: lfsr_wrapper" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_addr_gen " "Found entity 1: rand_addr_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_burstcount_gen " "Found entity 1: rand_burstcount_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_num_gen " "Found entity 1: rand_num_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_seq_addr_gen " "Found entity 1: rand_seq_addr_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_sync " "Found entity 1: reset_sync" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/reset_sync.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_wrapper " "Found entity 1: scfifo_wrapper" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seq_addr_gen " "Found entity 1: seq_addr_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_addr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_addr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_addr_gen " "Found entity 1: template_addr_gen" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_addr_gen.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_addr_gen.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 template_stage " "Found entity 1: template_stage" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_stage.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_csr " "Found entity 1: driver_csr" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_csr.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_traffic_gen_avl_use_be_avl_use_burstbegin " "Found entity 1: avalon_traffic_gen_avl_use_be_avl_use_burstbegin" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: block_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_avl_use_be_avl_use_burstbegin" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "test_complete TEST_COMPLETE driver_fsm_avl_use_be_avl_use_burstbegin.sv(96) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(96): object \"test_complete\" differs only in case from object \"TEST_COMPLETE\" in the same scope" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timeout TIMEOUT driver_fsm_avl_use_be_avl_use_burstbegin.sv(97) " "Verilog HDL Declaration information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(97): object \"timeout\" differs only in case from object \"TIMEOUT\" in the same scope" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545812931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 driver_fsm_avl_use_be_avl_use_burstbegin " "Found entity 1: driver_fsm_avl_use_be_avl_use_burstbegin" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_compare_avl_use_be_avl_use_burstbegin " "Found entity 1: read_compare_avl_use_be_avl_use_burstbegin" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_rw_stage_avl_use_be_avl_use_burstbegin " "Found entity 1: single_rw_stage_avl_use_be_avl_use_burstbegin" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/rstn_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/rstn_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rstn_pulse-arch " "Found design unit 1: rstn_pulse-arch" {  } { { "src/general/rstn_pulse.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/rstn_pulse.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812933 ""} { "Info" "ISGN_ENTITY_NAME" "1 rstn_pulse " "Found entity 1: rstn_pulse" {  } { { "src/general/rstn_pulse.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/rstn_pulse.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/wfm_wcmd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/wfm_wcmd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wfm_wcmd_fsm-arch " "Found design unit 1: wfm_wcmd_fsm-arch" {  } { { "src/wfm_ram_buffer/wfm_wcmd_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_wcmd_fsm.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812934 ""} { "Info" "ISGN_ENTITY_NAME" "1 wfm_wcmd_fsm " "Found entity 1: wfm_wcmd_fsm" {  } { { "src/wfm_ram_buffer/wfm_wcmd_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_wcmd_fsm.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/wfm_rcmd_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/wfm_rcmd_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wfm_rcmd_fsm-arch " "Found design unit 1: wfm_rcmd_fsm-arch" {  } { { "src/wfm_ram_buffer/wfm_rcmd_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_rcmd_fsm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812934 ""} { "Info" "ISGN_ENTITY_NAME" "1 wfm_rcmd_fsm " "Found entity 1: wfm_rcmd_fsm" {  } { { "src/wfm_ram_buffer/wfm_rcmd_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_rcmd_fsm.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/wfm_player_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/wfm_player_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wfm_player_top-arch " "Found design unit 1: wfm_player_top-arch" {  } { { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812935 ""} { "Info" "ISGN_ENTITY_NAME" "1 wfm_player_top " "Found entity 1: wfm_player_top" {  } { { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/wfm_player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/wfm_player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wfm_player-arch " "Found design unit 1: wfm_player-arch" {  } { { "src/wfm_ram_buffer/wfm_player.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812936 ""} { "Info" "ISGN_ENTITY_NAME" "1 wfm_player " "Found entity 1: wfm_player" {  } { { "src/wfm_ram_buffer/wfm_player.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/wfm_pct_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/wfm_pct_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wfm_pct_gen-arch " "Found design unit 1: wfm_pct_gen-arch" {  } { { "src/wfm_ram_buffer/wfm_pct_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_pct_gen.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812937 ""} { "Info" "ISGN_ENTITY_NAME" "1 wfm_pct_gen " "Found entity 1: wfm_pct_gen" {  } { { "src/wfm_ram_buffer/wfm_pct_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_pct_gen.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/pct_payload_extrct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/pct_payload_extrct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pct_payload_extrct-arch " "Found design unit 1: pct_payload_extrct-arch" {  } { { "src/wfm_ram_buffer/pct_payload_extrct.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/pct_payload_extrct.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812937 ""} { "Info" "ISGN_ENTITY_NAME" "1 pct_payload_extrct " "Found entity 1: pct_payload_extrct" {  } { { "src/wfm_ram_buffer/pct_payload_extrct.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/pct_payload_extrct.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/ddr2_data_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/ddr2_data_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_data_check-arch " "Found design unit 1: ddr2_data_check-arch" {  } { { "src/wfm_ram_buffer/ddr2_data_check.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/ddr2_data_check.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812938 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_data_check " "Found entity 1: ddr2_data_check" {  } { { "src/wfm_ram_buffer/ddr2_data_check.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/ddr2_data_check.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-arch " "Found design unit 1: LFSR-arch" {  } { { "src/wfm_ram_buffer/LFSR.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/LFSR.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812938 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "src/wfm_ram_buffer/LFSR.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/LFSR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_cmd_fifo_tst-arch " "Found design unit 1: ddr2_cmd_fifo_tst-arch" {  } { { "src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812939 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_cmd_fifo_tst " "Found entity 1: ddr2_cmd_fifo_tst" {  } { { "src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/DDR2_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/DDR2_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR2_ctrl_top-arch " "Found design unit 1: DDR2_ctrl_top-arch" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812940 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR2_ctrl_top " "Found entity 1: DDR2_ctrl_top" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/DDR2_arb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/DDR2_arb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDR2_arb-arch " "Found design unit 1: DDR2_arb-arch" {  } { { "src/wfm_ram_buffer/DDR2_arb.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_arb.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812940 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDR2_arb " "Found entity 1: DDR2_arb" {  } { { "src/wfm_ram_buffer/DDR2_arb.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_arb.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/pllcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/pllcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcfg-pllcfg_arch " "Found design unit 1: pllcfg-pllcfg_arch" {  } { { "src/spi/pllcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/pllcfg.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812941 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcfg " "Found entity 1: pllcfg" {  } { { "src/spi/pllcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/pllcfg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testing/pkt_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/testing/pkt_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkt_tester-arch " "Found design unit 1: pkt_tester-arch" {  } { { "src/testing/pkt_tester.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/testing/pkt_tester.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812942 ""} { "Info" "ISGN_ENTITY_NAME" "1 pkt_tester " "Found entity 1: pkt_tester" {  } { { "src/testing/pkt_tester.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/testing/pkt_tester.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/my_busmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/my_busmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_busmux-arch " "Found design unit 1: my_busmux-arch" {  } { { "src/general/my_busmux.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/my_busmux.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812942 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_busmux " "Found entity 1: my_busmux" {  } { { "src/general/my_busmux.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/my_busmux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_phase_shift/simple_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_phase_shift/simple_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_reg-arch " "Found design unit 1: simple_reg-arch" {  } { { "src/reg_phase_shift/simple_reg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/reg_phase_shift/simple_reg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812942 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "src/reg_phase_shift/simple_reg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/reg_phase_shift/simple_reg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_phase_shift/phase_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_phase_shift/phase_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_shift-arch " "Found design unit 1: phase_shift-arch" {  } { { "src/reg_phase_shift/phase_shift.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/reg_phase_shift/phase_shift.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812943 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_shift " "Found entity 1: phase_shift" {  } { { "src/reg_phase_shift/phase_shift.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/reg_phase_shift/phase_shift.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll_reconfig_module/pll_reconfig_module.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ip/pll_reconfig_module/pll_reconfig_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reconfig_module_pllrcfg_ok11-RTL " "Found design unit 1: pll_reconfig_module_pllrcfg_ok11-RTL" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812977 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_reconfig_module-RTL " "Found design unit 2: pll_reconfig_module-RTL" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812977 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_module_pllrcfg_ok11 " "Found entity 1: pll_reconfig_module_pllrcfg_ok11" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812977 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig_module " "Found entity 2: pll_reconfig_module" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_manipulation/decompress.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/data_manipulation/decompress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decompress-arch " "Found design unit 1: decompress-arch" {  } { { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812978 ""} { "Info" "ISGN_ENTITY_NAME" "1 decompress " "Found entity 1: decompress" {  } { { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wfm_ram_buffer/sl_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wfm_ram_buffer/sl_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl_ctrl-arch " "Found design unit 1: sl_ctrl-arch" {  } { { "src/wfm_ram_buffer/sl_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/sl_ctrl.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812979 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl_ctrl " "Found entity 1: sl_ctrl" {  } { { "src/wfm_ram_buffer/sl_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/sl_ctrl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_reconfig_ctrl/config_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_reconfig_ctrl/config_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_ctrl-arch " "Found design unit 1: config_ctrl-arch" {  } { { "src/pll_reconfig_ctrl/config_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/pll_reconfig_ctrl/config_ctrl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812980 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_ctrl " "Found entity 1: config_ctrl" {  } { { "src/pll_reconfig_ctrl/config_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/pll_reconfig_ctrl/config_ctrl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/miso_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/miso_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miso_mux-arch " "Found design unit 1: miso_mux-arch" {  } { { "src/spi/miso_mux.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/miso_mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812980 ""} { "Info" "ISGN_ENTITY_NAME" "1 miso_mux " "Found entity 1: miso_mux" {  } { { "src/spi/miso_mux.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/miso_mux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mem_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/mem_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "src/spi/mem_package.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/mem_package.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mcfg32wm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/mcfg32wm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcfg32wm_fsm-mcfg32wm_fsm_arch " "Found design unit 1: mcfg32wm_fsm-mcfg32wm_fsm_arch" {  } { { "src/spi/mcfg32wm_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/mcfg32wm_fsm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812982 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcfg32wm_fsm " "Found entity 1: mcfg32wm_fsm" {  } { { "src/spi/mcfg32wm_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/mcfg32wm_fsm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mcfg_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/mcfg_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcfg_components " "Found design unit 1: mcfg_components" {  } { { "src/spi/mcfg_components.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/mcfg_components.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812986 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/fx3/slaveFIFO2b_stream.vhd " "Can't analyze file -- file src/fx3/slaveFIFO2b_stream.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1532545812987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/alive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/alive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alive-alive_arch " "Found design unit 1: alive-alive_arch" {  } { { "src/general/alive.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/alive.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812988 ""} { "Info" "ISGN_ENTITY_NAME" "1 alive " "Found entity 1: alive" {  } { { "src/general/alive.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/alive.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms7_trx_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lms7_trx_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lms7_trx_top " "Found entity 1: lms7_trx_top" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddo/ddrox1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddo/ddrox1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddrox1-SYN " "Found design unit 1: ddrox1-SYN" {  } { { "ip/ddo/ddrox1.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddo/ddrox1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddrox1 " "Found entity 1: ddrox1" {  } { { "ip/ddo/ddrox1.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddo/ddrox1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll/pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll/pll.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812990 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "src/general/synchronizer.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/synchronizer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812991 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "src/general/synchronizer.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/synchronizer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga_pll/fpga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fpga_pll/fpga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_pll-SYN " "Found design unit 1: fpga_pll-SYN" {  } { { "ip/fpga_pll/fpga_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/fpga_pll/fpga_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812992 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_pll " "Found entity 1: fpga_pll" {  } { { "ip/fpga_pll/fpga_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/fpga_pll/fpga_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/capture_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/capture_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 capture_signal-arch " "Found design unit 1: capture_signal-arch" {  } { { "src/general/capture_signal.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/capture_signal.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812993 ""} { "Info" "ISGN_ENTITY_NAME" "1 capture_signal " "Found entity 1: capture_signal" {  } { { "src/general/capture_signal.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/capture_signal.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/bus_synch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/bus_synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_synch-arch " "Found design unit 1: bus_synch-arch" {  } { { "src/general/bus_synch.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/bus_synch.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812993 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_synch " "Found entity 1: bus_synch" {  } { { "src/general/bus_synch.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/bus_synch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbols/rx_synchronizers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file symbols/rx_synchronizers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rx_synchronizers " "Found entity 1: rx_synchronizers" {  } { { "symbols/rx_synchronizers.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/symbols/rx_synchronizers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbols/tx_synchronizers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file symbols/tx_synchronizers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tx_synchronizers " "Found entity 1: tx_synchronizers" {  } { { "symbols/tx_synchronizers.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/symbols/tx_synchronizers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testing/fx3_fifo_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/testing/fx3_fifo_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fx3_fifo_data-arch " "Found design unit 1: fx3_fifo_data-arch" {  } { { "src/testing/fx3_fifo_data.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/testing/fx3_fifo_data.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812994 ""} { "Info" "ISGN_ENTITY_NAME" "1 fx3_fifo_data " "Found entity 1: fx3_fifo_data" {  } { { "src/testing/fx3_fifo_data.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/testing/fx3_fifo_data.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_reconfig_ctrl/pll_reconfig_status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_reconfig_ctrl/pll_reconfig_status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reconfig_status-arch " "Found design unit 1: pll_reconfig_status-arch" {  } { { "src/pll_reconfig_ctrl/pll_reconfig_status.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/pll_reconfig_ctrl/pll_reconfig_status.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812995 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_status " "Found entity 1: pll_reconfig_status" {  } { { "src/pll_reconfig_ctrl/pll_reconfig_status.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/pll_reconfig_ctrl/pll_reconfig_status.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/pllcfg_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/pllcfg_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcfg_top-arch " "Found design unit 1: pllcfg_top-arch" {  } { { "src/spi/pllcfg_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/pllcfg_top.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812996 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcfg_top " "Found entity 1: pllcfg_top" {  } { { "src/spi/pllcfg_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/pllcfg_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/fpgacfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/fpgacfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgacfg-fpgacfg_arch " "Found design unit 1: fpgacfg-fpgacfg_arch" {  } { { "src/spi/fpgacfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/fpgacfg.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812997 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgacfg " "Found entity 1: fpgacfg" {  } { { "src/spi/fpgacfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/fpgacfg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/my_sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/my_sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_sw-arch " "Found design unit 1: my_sw-arch" {  } { { "src/general/my_sw.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/my_sw.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812997 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_sw " "Found entity 1: my_sw" {  } { { "src/general/my_sw.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/my_sw.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_modules/rd_tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx_modules/rd_tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rd_tx_fifo-arch " "Found design unit 1: rd_tx_fifo-arch" {  } { { "src/tx_modules/rd_tx_fifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_modules/rd_tx_fifo.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812998 ""} { "Info" "ISGN_ENTITY_NAME" "1 rd_tx_fifo " "Found entity 1: rd_tx_fifo" {  } { { "src/tx_modules/rd_tx_fifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_modules/rd_tx_fifo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/ddr2_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/ddr2_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_tester-arch " "Found design unit 1: ddr2_tester-arch" {  } { { "src/self_test/ddr2_tester.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/ddr2_tester.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812999 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_tester " "Found entity 1: ddr2_tester" {  } { { "src/self_test/ddr2_tester.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/ddr2_tester.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545812999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545812999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/tstcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/tstcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tstcfg-arch " "Found design unit 1: tstcfg-arch" {  } { { "src/self_test/tstcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/tstcfg.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813000 ""} { "Info" "ISGN_ENTITY_NAME" "1 tstcfg " "Found entity 1: tstcfg" {  } { { "src/self_test/tstcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/tstcfg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/FPGA_LED1_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/FPGA_LED1_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LED1_cntrl-arch " "Found design unit 1: FPGA_LED1_cntrl-arch" {  } { { "src/general/FPGA_LED1_cntrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/FPGA_LED1_cntrl.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813001 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LED1_cntrl " "Found entity 1: FPGA_LED1_cntrl" {  } { { "src/general/FPGA_LED1_cntrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/FPGA_LED1_cntrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/FPGA_LED2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/FPGA_LED2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LED2_ctrl-arch " "Found design unit 1: FPGA_LED2_ctrl-arch" {  } { { "src/general/FPGA_LED2_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/FPGA_LED2_ctrl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813001 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LED2_ctrl " "Found entity 1: FPGA_LED2_ctrl" {  } { { "src/general/FPGA_LED2_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/FPGA_LED2_ctrl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clock_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clock_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_test-arch " "Found design unit 1: clock_test-arch" {  } { { "src/self_test/clock_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clock_test.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813002 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_test " "Found entity 1: clock_test" {  } { { "src/self_test/clock_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clock_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clk_no_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clk_no_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_no_ref_test-arch " "Found design unit 1: clk_no_ref_test-arch" {  } { { "src/self_test/clk_no_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clk_no_ref_test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813003 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_no_ref_test " "Found entity 1: clk_no_ref_test" {  } { { "src/self_test/clk_no_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clk_no_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clk_with_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clk_with_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_with_ref_test-arch " "Found design unit 1: clk_with_ref_test-arch" {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clk_with_ref_test.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813004 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_with_ref_test " "Found entity 1: clk_with_ref_test" {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clk_with_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/singl_clk_with_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/singl_clk_with_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singl_clk_with_ref_test-arch " "Found design unit 1: singl_clk_with_ref_test-arch" {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/singl_clk_with_ref_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813005 ""} { "Info" "ISGN_ENTITY_NAME" "1 singl_clk_with_ref_test " "Found entity 1: singl_clk_with_ref_test" {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/singl_clk_with_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/transition_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/transition_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transition_count-arch " "Found design unit 1: transition_count-arch" {  } { { "src/self_test/transition_count.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/transition_count.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813006 ""} { "Info" "ISGN_ENTITY_NAME" "1 transition_count " "Found entity 1: transition_count" {  } { { "src/self_test/transition_count.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/transition_count.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/txpll/txpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/txpll/txpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txpll-SYN " "Found design unit 1: txpll-SYN" {  } { { "ip/txpll/txpll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/txpll/txpll.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813007 ""} { "Info" "ISGN_ENTITY_NAME" "1 txpll " "Found entity 1: txpll" {  } { { "ip/txpll/txpll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/txpll/txpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stream/stream_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/stream/stream_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stream_switch-arch " "Found design unit 1: stream_switch-arch" {  } { { "src/stream/stream_switch.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/stream/stream_switch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813008 ""} { "Info" "ISGN_ENTITY_NAME" "1 stream_switch " "Found entity 1: stream_switch" {  } { { "src/stream/stream_switch.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/stream/stream_switch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813008 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "symbols/pll_block_rx.bdf " "Can't analyze file -- file symbols/pll_block_rx.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1532545813009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/sync_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/sync_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_reg-arch " "Found design unit 1: sync_reg-arch" {  } { { "src/general/sync_reg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/sync_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813009 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_reg " "Found entity 1: sync_reg" {  } { { "src/general/sync_reg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/sync_reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/gpio_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/gpio_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_ctrl-arch " "Found design unit 1: gpio_ctrl-arch" {  } { { "src/general/gpio_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/gpio_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813010 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl " "Found entity 1: gpio_ctrl" {  } { { "src/general/gpio_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/gpio_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/periphcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/periphcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphcfg-periphcfg_arch " "Found design unit 1: periphcfg-periphcfg_arch" {  } { { "src/spi/periphcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/periphcfg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813010 ""} { "Info" "ISGN_ENTITY_NAME" "1 periphcfg " "Found entity 1: periphcfg" {  } { { "src/spi/periphcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/periphcfg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813010 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/gpio_chirp_sync/gpio_chirp_sync_top.v " "Can't analyze file -- file src/gpio_chirp_sync/gpio_chirp_sync_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1532545813011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpio_chirp_sync/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gpio_chirp_sync/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/gpio_chirp_sync/counter.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813012 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/gpio_chirp_sync/SM_2.v " "Can't analyze file -- file src/gpio_chirp_sync/SM_2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1532545813013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpio_chirp_sync/timern.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gpio_chirp_sync/timern.v" { { "Info" "ISGN_ENTITY_NAME" "1 timern " "Found entity 1: timern" {  } { { "src/gpio_chirp_sync/timern.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/timern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpio_chirp_sync/SM.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gpio_chirp_sync/SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "src/gpio_chirp_sync/SM.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/SM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpio_chirp_sync/gpio_chirp_sync_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_chirp_sync_top-arch " "Found design unit 1: gpio_chirp_sync_top-arch" {  } { { "src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813016 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_chirp_sync_top " "Found entity 1: gpio_chirp_sync_top" {  } { { "src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y gpio_sync_FSM.v(16) " "Verilog HDL Declaration information at gpio_sync_FSM.v(16): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "src/gpio_chirp_sync/gpio_sync_FSM.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_sync_FSM.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532545813016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpio_chirp_sync/gpio_sync_FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gpio_chirp_sync/gpio_sync_FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_sync_FSM " "Found entity 1: gpio_sync_FSM" {  } { { "src/gpio_chirp_sync/gpio_sync_FSM.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_sync_FSM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_chirp_sync_FSM-arch " "Found design unit 1: gpio_chirp_sync_FSM-arch" {  } { { "src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813017 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_chirp_sync_FSM " "Found entity 1: gpio_chirp_sync_FSM" {  } { { "src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_FSM.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545813017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813017 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lms_ctr_spi_lms.v(410) " "Verilog HDL or VHDL warning at lms_ctr_spi_lms.v(410): conditional expression evaluates to a constant" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" 410 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1532545813215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lms_ctr_spi_1_ADF.v(410) " "Verilog HDL or VHDL warning at lms_ctr_spi_1_ADF.v(410): conditional expression evaluates to a constant" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" 410 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1532545813216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lms7_trx_top " "Elaborating entity \"lms7_trx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1532545813546 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRDG_SPI_MOSI " "Pin \"BRDG_SPI_MOSI\" not connected" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1880 -992 -816 1896 "BRDG_SPI_MOSI" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1532545813610 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BRDG_SPI_SCLK " "Pin \"BRDG_SPI_SCLK\" not connected" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1848 -1000 -816 1864 "BRDG_SPI_SCLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1532545813610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpgacfg fpgacfg:inst24 " "Elaborating entity \"fpgacfg\" for hierarchy \"fpgacfg:inst24\"" {  } { { "lms7_trx_top.bdf" "inst24" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1912 -720 -440 2696 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mcfg32wm_fsm fpgacfg:inst24\|mcfg32wm_fsm:fsm A:mcfg32wm_fsm_arch " "Elaborating entity \"mcfg32wm_fsm\" using architecture \"A:mcfg32wm_fsm_arch\" for hierarchy \"fpgacfg:inst24\|mcfg32wm_fsm:fsm\"" {  } { { "src/spi/fpgacfg.vhd" "fsm" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/fpgacfg.vhd" 152 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:inst42 " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:inst42\"" {  } { { "lms7_trx_top.bdf" "inst42" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3096 -1928 -1672 3368 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr nios_cpu:inst42\|lms_ctr:u0 " "Elaborating entity \"lms_ctr\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\"" {  } { { "src/nios_cpu/nios_cpu.vhd" "u0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/nios_cpu/nios_cpu.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avfifo nios_cpu:inst42\|lms_ctr:u0\|avfifo:av_fifo_int_0 " "Elaborating entity \"avfifo\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|avfifo:av_fifo_int_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "av_fifo_int_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeroes24 avfifo.vhd(63) " "Verilog HDL or VHDL warning at avfifo.vhd(63): object \"zeroes24\" assigned a value but never read" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545813757 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_reg avfifo.vhd(88) " "VHDL Process Statement warning at avfifo.vhd(88): inferring latch(es) for signal or variable \"status_reg\", which holds its previous value in one or more paths through the process" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1532545813757 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[2\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[2\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[3\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[3\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[4\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[4\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[5\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[5\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[6\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[6\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[7\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[7\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[8\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[8\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[9\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[9\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[10\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[10\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[11\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[11\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[12\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[12\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[13\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[13\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[14\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[14\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[15\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[15\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[16\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[16\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[17\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[17\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[18\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[18\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[19\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[19\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[20\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[20\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[21\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[21\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[22\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[22\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[23\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[23\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[24\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[24\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813759 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[25\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[25\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813760 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[26\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[26\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813760 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[27\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[27\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813760 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[28\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[28\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813760 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[29\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[29\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813760 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[30\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[30\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813760 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[31\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[31\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545813760 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|avfifo:av_fifo_int_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0 " "Elaborating entity \"i2c_opencores\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "i2c_opencores_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "lms_ctr/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813799 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(363) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(363): all case item expressions in this case statement are onehot" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 363 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1532545813801 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_leds nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_leds:leds " "Elaborating entity \"lms_ctr_leds\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_leds:leds\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "leds" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_lms_ctr_gpio nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_lms_ctr_gpio:lms_ctr_gpio " "Elaborating entity \"lms_ctr_lms_ctr_gpio\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_lms_ctr_gpio:lms_ctr_gpio\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "lms_ctr_gpio" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu " "Elaborating entity \"lms_ctr_nios2_cpu\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu " "Elaborating entity \"lms_ctr_nios2_cpu_cpu\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" "cpu" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_test_bench nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_test_bench:the_lms_ctr_nios2_cpu_cpu_test_bench " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_test_bench\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_test_bench:the_lms_ctr_nios2_cpu_cpu_test_bench\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_test_bench" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_register_bank_a_module nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_register_bank_a" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545813957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altsyncram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814069 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545814069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545814117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545814117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_register_bank_b_module nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_register_bank_b" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_debug nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814218 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545814218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_break nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_break" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_itrace nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_itrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_itrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\|lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode:lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\|lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode:lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_pib nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_pib:the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_pib:the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_im nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_im:the_lms_ctr_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_im:the_lms_ctr_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_im" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_avalon_reg nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_ocimem nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_ocimem" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_ociram_sp_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altsyncram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814411 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545814411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545814453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545814453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_wrapper nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_tck nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_tck" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_sysclk nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "lms_ctr_nios2_cpu_cpu_debug_slave_phy" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814527 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545814527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitswap_qsys nios_cpu:inst42\|lms_ctr:u0\|bitswap_qsys:nios_custom_instr_bitswap_0 " "Elaborating entity \"bitswap_qsys\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|bitswap_qsys:nios_custom_instr_bitswap_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios_custom_instr_bitswap_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_oc_mem nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem " "Elaborating entity \"lms_ctr_oc_mem\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "oc_mem" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" "the_altsyncram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lms_ctr_oc_mem.hex " "Parameter \"init_file\" = \"lms_ctr_oc_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545814699 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_oc_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545814699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75c1 " "Found entity 1: altsyncram_75c1" {  } { { "db/altsyncram_75c1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_75c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545814737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545814737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75c1 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram\|altsyncram_75c1:auto_generated " "Elaborating entity \"altsyncram_75c1\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_oc_mem:oc_mem\|altsyncram:the_altsyncram\|altsyncram_75c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545814739 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "lms_ctr_oc_mem.hex 1024 10 " "Width of data items in \"lms_ctr_oc_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1024 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 lms_ctr_oc_mem.hex " "Data at line (2) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 lms_ctr_oc_mem.hex " "Data at line (3) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 lms_ctr_oc_mem.hex " "Data at line (4) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 lms_ctr_oc_mem.hex " "Data at line (5) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 lms_ctr_oc_mem.hex " "Data at line (6) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 lms_ctr_oc_mem.hex " "Data at line (7) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 lms_ctr_oc_mem.hex " "Data at line (8) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 lms_ctr_oc_mem.hex " "Data at line (9) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 lms_ctr_oc_mem.hex " "Data at line (10) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 lms_ctr_oc_mem.hex " "Data at line (11) of memory initialization file \"lms_ctr_oc_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1532545814764 ""}  } { { "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/software/lms_ctr_app/mem_init/lms_ctr_oc_mem.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1532545814764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_spi_1_ADF nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_spi_1_ADF:spi_1_adf " "Elaborating entity \"lms_ctr_spi_1_ADF\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_spi_1_ADF:spi_1_adf\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "spi_1_adf" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_spi_1_DAC nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_spi_1_DAC:spi_1_dac " "Elaborating entity \"lms_ctr_spi_1_DAC\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_spi_1_DAC:spi_1_dac\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "spi_1_dac" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_spi_lms nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_spi_lms:spi_lms " "Elaborating entity \"lms_ctr_spi_lms\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_spi_lms:spi_lms\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "spi_lms" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_switch nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_switch:switch " "Elaborating entity \"lms_ctr_switch\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_switch:switch\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "switch" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_sysid_qsys_0 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lms_ctr_sysid_qsys_0\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "sysid_qsys_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_cpu:inst42\|lms_ctr:u0\|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu_custom_instruction_master_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815087 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "lms_ctr/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1532545815090 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu_custom_instruction_master_comb_xconnect" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_cpu:inst42\|lms_ctr:u0\|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "nios2_cpu_custom_instruction_master_comb_slave_translator0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532545815107 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532545815107 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532545815107 "|lms7_trx_top|nios_cpu:inst42|lms_ctr:u0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lms_ctr_mm_interconnect_0\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "mm_interconnect_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "av_fifo_int_0_avalon_slave_0_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "i2c_opencores_0_avalon_slave_0_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oc_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oc_mem_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "oc_mem_s1_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "switch_s1_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "lms_ctr_gpio_s1_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_lms_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_lms_spi_control_port_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "spi_lms_spi_control_port_translator" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_fifo_int_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_fifo_int_0_avalon_slave_0_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "av_fifo_int_0_avalon_slave_0_agent" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_fifo_int_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:av_fifo_int_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_fifo_int_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:av_fifo_int_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "av_fifo_int_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router " "Elaborating entity \"lms_ctr_mm_interconnect_0_router\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_default_decode nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\|lms_ctr_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\|lms_ctr_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_001 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_001" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_001_default_decode nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\|lms_ctr_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\|lms_ctr_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_002 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_002" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_002_default_decode nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\|lms_ctr_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\|lms_ctr_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_005 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_005\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_005:router_005\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_005" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_005_default_decode nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_005:router_005\|lms_ctr_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_005:router_005\|lms_ctr_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_demux nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_demux" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_demux_001 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_mux nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_mux" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_mux_003 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_demux nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_demux" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_mux nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_mux" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545815930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_mux_001 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_avalon_st_adapter nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lms_ctr_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 3987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_irq_mapper nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_irq_mapper:irq_mapper " "Elaborating entity \"lms_ctr_irq_mapper\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|lms_ctr_irq_mapper:irq_mapper\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "irq_mapper" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:inst42\|lms_ctr:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|altera_reset_controller:rst_controller\"" {  } { { "lms_ctr/synthesis/lms_ctr.vhd" "rst_controller" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/lms_ctr.vhd" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:inst42\|lms_ctr:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:inst42\|lms_ctr:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:inst42\|lms_ctr:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FX3_slaveFIFO5b_top FX3_slaveFIFO5b_top:inst41 " "Elaborating entity \"FX3_slaveFIFO5b_top\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\"" {  } { { "lms7_trx_top.bdf" "inst41" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3408 -552 -160 3776 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816096 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EP01_rdata FX3_slaveFIFO5b_top.vhd(52) " "VHDL Signal Declaration warning at FX3_slaveFIFO5b_top.vhd(52): used implicit default value for signal \"EP01_rdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545816097 "|lms7_trx_top|FX3_slaveFIFO5b_top:inst41"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EP01_rempty FX3_slaveFIFO5b_top.vhd(53) " "VHDL Signal Declaration warning at FX3_slaveFIFO5b_top.vhd(53): used implicit default value for signal \"EP01_rempty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545816097 "|lms7_trx_top|FX3_slaveFIFO5b_top:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "ALTDDIO_OUT_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816141 ""}  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545816141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_out_p9j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slaveFIFO5b FX3_slaveFIFO5b_top:inst41\|slaveFIFO5b:inst1 " "Elaborating entity \"slaveFIFO5b\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|slaveFIFO5b:inst1\"" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagc_d slaveFIFO5b.vhd(108) " "Verilog HDL or VHDL warning at slaveFIFO5b.vhd(108): object \"flagc_d\" assigned a value but never read" {  } { { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545816187 "|lms7_trx_top|FX3_slaveFIFO5b_top:inst41|slaveFIFO5b:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagd_d slaveFIFO5b.vhd(109) " "Verilog HDL or VHDL warning at slaveFIFO5b.vhd(109): object \"flagd_d\" assigned a value but never read" {  } { { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545816187 "|lms7_trx_top|FX3_slaveFIFO5b_top:inst41|slaveFIFO5b:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_data_pct_cnt slaveFIFO5b.vhd(183) " "Verilog HDL or VHDL warning at slaveFIFO5b.vhd(183): object \"max_data_pct_cnt\" assigned a value but never read" {  } { { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545816188 "|lms7_trx_top|FX3_slaveFIFO5b_top:inst41|slaveFIFO5b:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3 " "Elaborating entity \"fifo_inst\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\"" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "inst3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545816483 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545816483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dno1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dno1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dno1 " "Found entity 1: dcfifo_dno1" {  } { { "db/dcfifo_dno1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dno1 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated " "Elaborating entity \"dcfifo_dno1\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_dno1.tdf" "rdptr_g_gray2bin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_dno1.tdf" "rdptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_dno1.tdf" "wrptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv61 " "Found entity 1: altsyncram_iv61" {  } { { "db/altsyncram_iv61.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_iv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iv61 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|altsyncram_iv61:fifo_ram " "Elaborating entity \"altsyncram_iv61\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|altsyncram_iv61:fifo_ram\"" {  } { { "db/dcfifo_dno1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_dno1.tdf" "rdfull_reg" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_dno1.tdf" "rs_brp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_dno1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe14 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe14" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_dno1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545816766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545816766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dno1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_dno1.tdf" "rdempty_eq_comp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dno1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4 " "Elaborating entity \"fifo_inst\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\"" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "inst4" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545816779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817050 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545817050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qoo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qoo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qoo1 " "Found entity 1: dcfifo_qoo1" {  } { { "db/dcfifo_qoo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qoo1 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated " "Elaborating entity \"dcfifo_qoo1\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_gray2bin_8ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_qoo1.tdf" "rdptr_g_gray2bin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_qoo1.tdf" "rdptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_3lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_qoo1.tdf" "wrptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f11 " "Found entity 1: altsyncram_9f11" {  } { { "db/altsyncram_9f11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_9f11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9f11 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|altsyncram_9f11:fifo_ram " "Elaborating entity \"altsyncram_9f11\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|altsyncram_9f11:fifo_ram\"" {  } { { "db/dcfifo_qoo1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_qoo1.tdf" "rs_brp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|dffpipe_qe9:rs_bwp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|dffpipe_qe9:rs_bwp\"" {  } { { "db/dcfifo_qoo1.tdf" "rs_bwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_qoo1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe14 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe14\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe14" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_qoo1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe17 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe17\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe17" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_p76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_qoo1.tdf" "rdempty_eq_comp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_q76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|cmpr_q76:rdfull_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|cmpr_q76:rdfull_eq_comp\"" {  } { { "db/dcfifo_qoo1.tdf" "rdfull_eq_comp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst4\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_qoo1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_qoo1.tdf" "cntr_b" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_qoo1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5 " "Elaborating entity \"fifo_inst\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\"" {  } { { "src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" "inst5" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545817727 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545817727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_fko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fko1 " "Found entity 1: dcfifo_fko1" {  } { { "db/dcfifo_fko1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_fko1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fko1 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated " "Elaborating entity \"dcfifo_fko1\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9o41 " "Found entity 1: altsyncram_9o41" {  } { { "db/altsyncram_9o41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_9o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9o41 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|altsyncram_9o41:fifo_ram " "Elaborating entity \"altsyncram_9o41\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|altsyncram_9o41:fifo_ram\"" {  } { { "db/dcfifo_fko1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_fko1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_fko1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_fko1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe6" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_3ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_fko1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_fko1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545817873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545817873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe9 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"FX3_slaveFIFO5b_top:inst41\|fifo_inst:inst5\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_fko1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_3ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_switch stream_switch:inst " "Elaborating entity \"stream_switch\" for hierarchy \"stream_switch:inst\"" {  } { { "lms7_trx_top.bdf" "inst" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3968 -24 384 4144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pct_payload_extrct stream_switch:inst\|pct_payload_extrct:inst0 " "Elaborating entity \"pct_payload_extrct\" for hierarchy \"stream_switch:inst\|pct_payload_extrct:inst0\"" {  } { { "src/stream/stream_switch.vhd" "inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/stream/stream_switch.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path_top tx_path_top:inst28 " "Elaborating entity \"tx_path_top\" for hierarchy \"tx_path_top:inst28\"" {  } { { "lms7_trx_top.bdf" "inst28" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817898 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pct_rdy_combined_vect tx_path_top.vhd(113) " "Verilog HDL or VHDL warning at tx_path_top.vhd(113): object \"pct_rdy_combined_vect\" assigned a value but never read" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545817900 "|lms7_trx_top|tx_path_top:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reg tx_path_top:inst28\|sync_reg:sync_reg0 " "Elaborating entity \"sync_reg\" for hierarchy \"tx_path_top:inst28\|sync_reg:sync_reg0\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "sync_reg0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg tx_path_top:inst28\|bus_sync_reg:bus_sync_reg0 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"tx_path_top:inst28\|bus_sync_reg:bus_sync_reg0\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "bus_sync_reg0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo_rw tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst " "Elaborating entity \"sync_fifo_rw\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "sync_fifo_rw_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\"" {  } { { "src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" "fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545817932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818208 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545818208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nno1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nno1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nno1 " "Found entity 1: dcfifo_nno1" {  } { { "db/dcfifo_nno1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nno1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nno1 tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated " "Elaborating entity \"dcfifo_nno1\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sv61 " "Found entity 1: altsyncram_sv61" {  } { { "db/altsyncram_sv61.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_sv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sv61 tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|altsyncram_sv61:fifo_ram " "Elaborating entity \"altsyncram_sv61\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|altsyncram_sv61:fifo_ram\"" {  } { { "db/dcfifo_nno1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nno1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4ol " "Found entity 1: alt_synch_pipe_4ol" {  } { { "db/alt_synch_pipe_4ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_4ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4ol tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4ol\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\"" {  } { { "db/dcfifo_nno1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nno1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_ld9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe6 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe6\"" {  } { { "db/alt_synch_pipe_4ol.tdf" "dffpipe6" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_4ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5ol " "Found entity 1: alt_synch_pipe_5ol" {  } { { "db/alt_synch_pipe_5ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_5ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5ol tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5ol\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\"" {  } { { "db/dcfifo_nno1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nno1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_md9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe9 " "Elaborating entity \"dffpipe_md9\" for hierarchy \"tx_path_top:inst28\|sync_fifo_rw:sync_fifo_rw_inst\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nno1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe9\"" {  } { { "db/alt_synch_pipe_5ol.tdf" "dffpipe9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_5ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets2data_top tx_path_top:inst28\|packets2data_top:packets2data_top_inst0 " "Elaborating entity \"packets2data_top\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "packets2data_top_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets2data tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0 " "Elaborating entity \"packets2data\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "packets2data_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|bus_sync_reg:bus_sync_reg0\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "bus_sync_reg0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake_sync tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|handshake_sync:\\gen_handshake_sync_0:0:handake_sync_insx " "Elaborating entity \"handshake_sync\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|handshake_sync:\\gen_handshake_sync_0:0:handake_sync_insx\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "\\gen_handshake_sync_0:0:handake_sync_insx" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src_in_hold_sync_to_dest handshake_sync.vhd(44) " "Verilog HDL or VHDL warning at handshake_sync.vhd(44): object \"src_in_hold_sync_to_dest\" assigned a value but never read" {  } { { "src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/handshake_sync/synth/handshake_sync.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545818470 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|handshake_sync:\gen_handshake_sync_0:0:handake_sync_insx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_wr_fsm tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_wr_fsm:p2d_wr_fsm_inst0 " "Elaborating entity \"p2d_wr_fsm\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_wr_fsm:p2d_wr_fsm_inst0\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_wr_fsm_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx " "Elaborating entity \"fifo_inst\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "\\gen_fifo:0:fifo_inst_isntx" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545818817 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545818817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dro1 " "Found entity 1: dcfifo_dro1" {  } { { "db/dcfifo_dro1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dro1 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated " "Elaborating entity \"dcfifo_dro1\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_dro1.tdf" "rdptr_g_gray2bin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_dro1.tdf" "rdptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_0lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_0lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_0lc " "Found entity 1: a_graycounter_0lc" {  } { { "db/a_graycounter_0lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_0lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_0lc tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|a_graycounter_0lc:wrptr_g1p " "Elaborating entity \"a_graycounter_0lc\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|a_graycounter_0lc:wrptr_g1p\"" {  } { { "db/dcfifo_dro1.tdf" "wrptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l31 " "Found entity 1: altsyncram_7l31" {  } { { "db/altsyncram_7l31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_7l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545818996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545818996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7l31 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|altsyncram_7l31:fifo_ram " "Elaborating entity \"altsyncram_7l31\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|altsyncram_7l31:fifo_ram\"" {  } { { "db/dcfifo_dro1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545818998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_dro1.tdf" "rs_brp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_dro1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|dffpipe_ue9:ws_bwp " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|dffpipe_ue9:ws_bwp\"" {  } { { "db/dcfifo_dro1.tdf" "ws_bwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_dro1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_ve9:dffpipe17 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_ve9:dffpipe17\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe17" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|fifo_inst:\\gen_fifo:0:fifo_inst_isntx\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dro1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_dro1.tdf" "rdempty_eq_comp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_dro1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_clr_fsm tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1 " "Elaborating entity \"p2d_clr_fsm\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_clr_fsm_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\"" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "\\gen_lpm_compare:0:LPM_COMPARE_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component " "Elaborated megafunction instantiation \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\"" {  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component " "Instantiated megafunction \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545819884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545819884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545819884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545819884 ""}  } { { "src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545819884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ili.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ili.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ili " "Found entity 1: cmpr_ili" {  } { { "db/cmpr_ili.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_ili.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545819920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545819920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ili tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\|cmpr_ili:auto_generated " "Elaborating entity \"cmpr_ili\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_clr_fsm:p2d_clr_fsm_inst1\|lpm_compare:\\gen_lpm_compare:0:LPM_COMPARE_component\|cmpr_ili:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_sync_fsm tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_sync_fsm:p2d_sync_fsm_inst2 " "Elaborating entity \"p2d_sync_fsm\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_sync_fsm:p2d_sync_fsm_inst2\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_sync_fsm_inst2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819947 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pct_smpl_nr_sync_dis p2d_sync_fsm.vhd(244) " "VHDL Process Statement warning at p2d_sync_fsm.vhd(244): signal \"pct_smpl_nr_sync_dis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1532545819952 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|packets2data:packets2data_inst0|p2d_sync_fsm:p2d_sync_fsm_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2d_rd_fsm tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_rd_fsm:p2d_rd_fsm_inst3 " "Elaborating entity \"p2d_rd_fsm\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|packets2data:packets2data_inst0\|p2d_rd_fsm:p2d_rd_fsm_inst3\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data.vhd" "p2d_rd_fsm_inst3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_unpack_64 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1 " "Elaborating entity \"bit_unpack_64\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "bit_unpack_64_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545819995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpack_64_to_48 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_48:unpack_64_to_48_inst0 " "Elaborating entity \"unpack_64_to_48\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_48:unpack_64_to_48_inst0\"" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "unpack_64_to_48_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpack_64_to_56 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_56:unpack_64_to_56_inst1 " "Elaborating entity \"unpack_64_to_56\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_56:unpack_64_to_56_inst1\"" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "unpack_64_to_56_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpack_64_to_64 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_64:unpack_64_to_64_inst2 " "Elaborating entity \"unpack_64_to_64\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|bit_unpack_64:bit_unpack_64_inst1\|unpack_64_to_64:unpack_64_to_64_inst2\"" {  } { { "src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" "unpack_64_to_64_inst2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2 " "Elaborating entity \"fifo_inst\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\"" {  } { { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "fifo_inst_isnt2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820402 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545820402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_gqo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_gqo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_gqo1 " "Found entity 1: dcfifo_gqo1" {  } { { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_gqo1 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated " "Elaborating entity \"dcfifo_gqo1\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_gqo1.tdf" "rdptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kl31 " "Found entity 1: altsyncram_kl31" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kl31 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram " "Elaborating entity \"altsyncram_kl31\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\"" {  } { { "db/dcfifo_gqo1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_6ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_6ol " "Found entity 1: alt_synch_pipe_6ol" {  } { { "db/alt_synch_pipe_6ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_6ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_6ol tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_6ol\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\"" {  } { { "db/dcfifo_gqo1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_nd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe9 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_6ol.tdf" "dffpipe9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_6ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7ol " "Found entity 1: alt_synch_pipe_7ol" {  } { { "db/alt_synch_pipe_7ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_7ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7ol tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_7ol\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\"" {  } { { "db/dcfifo_gqo1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_od9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe12 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe12\"" {  } { { "db/alt_synch_pipe_7ol.tdf" "dffpipe12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_7ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2diq tx_path_top:inst28\|fifo2diq:diq2fifo_inst1 " "Elaborating entity \"fifo2diq\" for hierarchy \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\"" {  } { { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "diq2fifo_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms7002_ddout tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout " "Elaborating entity \"lms7002_ddout\" for hierarchy \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\"" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "inst0_lms7002_dout" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "src/altera_inst/lms7002_ddout.vhd" "ALTDDIO_OUT_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddout.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddout.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 13 " "Parameter \"width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820626 ""}  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddout.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545820626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_epj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_epj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_epj " "Found entity 1: ddio_out_epj" {  } { { "db/ddio_out_epj.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_out_epj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_epj tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component\|ddio_out_epj:auto_generated " "Elaborating entity \"ddio_out_epj\" for hierarchy \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|lms7002_ddout:inst0_lms7002_dout\|altddio_out:ALTDDIO_OUT_component\|ddio_out_epj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txiq tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|txiq:inst1_txiq " "Elaborating entity \"txiq\" for hierarchy \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|txiq:inst1_txiq\"" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "inst1_txiq" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txiq_ctrl tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|txiq_ctrl:txiq_ctrl_inst3 " "Elaborating entity \"txiq_ctrl\" for hierarchy \"tx_path_top:inst28\|fifo2diq:diq2fifo_inst1\|txiq_ctrl:txiq_ctrl_inst3\"" {  } { { "src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" "txiq_ctrl_inst3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_pll_top tx_pll_top:inst32 " "Elaborating entity \"tx_pll_top\" for hierarchy \"tx_pll_top:inst32\"" {  } { { "lms7_trx_top.bdf" "inst32" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 984 2296 2544 1352 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820691 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dynps_busy tx_pll_top.vhd(66) " "VHDL Signal Declaration warning at tx_pll_top.vhd(66): used implicit default value for signal \"dynps_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545820692 "|lms7_trx_top|tx_pll_top:inst32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst2_ps_busy tx_pll_top.vhd(125) " "Verilog HDL or VHDL warning at tx_pll_top.vhd(125): object \"inst2_ps_busy\" assigned a value but never read" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545820693 "|lms7_trx_top|tx_pll_top:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg tx_pll_top:inst32\|bus_sync_reg:bus_sync_reg0 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"tx_pll_top:inst32\|bus_sync_reg:bus_sync_reg0\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "bus_sync_reg0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg tx_pll_top:inst32\|bus_sync_reg:bus_sync_reg1 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"tx_pll_top:inst32\|bus_sync_reg:bus_sync_reg1\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "bus_sync_reg1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg tx_pll_top:inst32\|bus_sync_reg:bus_sync_reg2 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"tx_pll_top:inst32\|bus_sync_reg:bus_sync_reg2\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "bus_sync_reg2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_ctrl tx_pll_top:inst32\|config_ctrl:config_ctrl_inst0 " "Elaborating entity \"config_ctrl\" for hierarchy \"tx_pll_top:inst32\|config_ctrl:config_ctrl_inst0\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "config_ctrl_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_module tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1 " "Elaborating entity \"pll_reconfig_module\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "pll_reconfig_module_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_module_pllrcfg_ok11 tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component " "Elaborating entity \"pll_reconfig_module_pllrcfg_ok11\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "pll_reconfig_module_pllrcfg_ok11_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "altsyncram4" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE UNUSED " "Parameter \"INIT_FILE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 144 " "Parameter \"NUMWORDS_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV E " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820817 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545820817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1k3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1k3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1k3 " "Found entity 1: altsyncram_v1k3" {  } { { "db/altsyncram_v1k3.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_v1k3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1k3 tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4\|altsyncram_v1k3:auto_generated " "Elaborating entity \"altsyncram_v1k3\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|altsyncram:altsyncram4\|altsyncram_v1k3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "add_sub5" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820876 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545820876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a4h " "Found entity 1: add_sub_a4h" {  } { { "db/add_sub_a4h.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/add_sub_a4h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a4h tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\|add_sub_a4h:auto_generated " "Elaborating entity \"add_sub_a4h\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub5\|add_sub_a4h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "add_sub6" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820923 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545820923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_djg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_djg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_djg " "Found entity 1: add_sub_djg" {  } { { "db/add_sub_djg.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/add_sub_djg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_djg tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\|add_sub_djg:auto_generated " "Elaborating entity \"add_sub_djg\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_add_sub:add_sub6\|add_sub_djg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cmpr7" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545820967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545820967 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545820967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_a2i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545820998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545820998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7\|cmpr_a2i:auto_generated " "Elaborating entity \"cmpr_a2i\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_compare:cmpr7\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821033 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6jo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6jo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6jo " "Found entity 1: cntr_6jo" {  } { { "db/cntr_6jo.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_6jo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6jo tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1\|cntr_6jo:auto_generated " "Elaborating entity \"cntr_6jo\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr1\|cntr_6jo:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr12 " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr12\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr12 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr12\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr12 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821082 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr13" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821100 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rfo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rfo " "Found entity 1: cntr_rfo" {  } { { "db/cntr_rfo.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_rfo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rfo tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13\|cntr_rfo:auto_generated " "Elaborating entity \"cntr_rfo\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr13\|cntr_rfo:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr14" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821154 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tfo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tfo " "Found entity 1: cntr_tfo" {  } { { "db/cntr_tfo.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_tfo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tfo tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14\|cntr_tfo:auto_generated " "Elaborating entity \"cntr_tfo\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr14\|cntr_tfo:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15 " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr15" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821219 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qfo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qfo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qfo " "Found entity 1: cntr_qfo" {  } { { "db/cntr_qfo.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_qfo.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qfo tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15\|cntr_qfo:auto_generated " "Elaborating entity \"cntr_qfo\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr15\|cntr_qfo:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821284 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a9o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a9o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a9o " "Found entity 1: cntr_a9o" {  } { { "db/cntr_a9o.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_a9o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a9o tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2\|cntr_a9o:auto_generated " "Elaborating entity \"cntr_a9o\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr2\|cntr_a9o:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr3 " "Elaborating entity \"lpm_counter\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr3\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr3 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr3\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr3 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_counter:cntr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821338 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "decode11" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11 " "Instantiated megafunction \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 5 " "Parameter \"LPM_DECODES\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821363 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_mng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_mng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_mng " "Found entity 1: decode_mng" {  } { { "db/decode_mng.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/decode_mng.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_mng tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11\|decode_mng:auto_generated " "Elaborating entity \"decode_mng\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|lpm_decode:decode11\|decode_mng:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps_top tx_pll_top:inst32\|pll_ps_top:pll_ps_top_inst2 " "Elaborating entity \"pll_ps_top\" for hierarchy \"tx_pll_top:inst32\|pll_ps_top:pll_ps_top_inst2\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "pll_ps_top_inst2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821412 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ps_busy pll_ps_top.vhd(37) " "VHDL Signal Declaration warning at pll_ps_top.vhd(37): used implicit default value for signal \"ps_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545821412 "|lms7_trx_top|tx_pll_top:inst32|pll_ps_top:pll_ps_top_inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps_tst_reg pll_ps_top.vhd(62) " "Verilog HDL or VHDL warning at pll_ps_top.vhd(62): object \"ps_tst_reg\" assigned a value but never read" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_top.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545821413 "|lms7_trx_top|tx_pll_top:inst32|pll_ps_top:pll_ps_top_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps tx_pll_top:inst32\|pll_ps_top:pll_ps_top_inst2\|pll_ps:pll_ps_inst0 " "Elaborating entity \"pll_ps\" for hierarchy \"tx_pll_top:inst32\|pll_ps_top:pll_ps_top_inst2\|pll_ps:pll_ps_inst0\"" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "pll_ps_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_top.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_phasedone_pos_reg pll_ps.vhd(54) " "Verilog HDL or VHDL warning at pll_ps.vhd(54): object \"pll_phasedone_pos_reg\" assigned a value but never read" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545821419 "|lms7_trx_top|tx_pll_top:inst32|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps_fsm tx_pll_top:inst32\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1 " "Elaborating entity \"pll_ps_fsm\" for hierarchy \"tx_pll_top:inst32\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1\"" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "pll_ps_fsm_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_top.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tx_pll_top:inst32\|altpll:altpll_inst3 " "Elaborating entity \"altpll\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "altpll_inst3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|altpll:altpll_inst3 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|altpll:altpll_inst3\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|altpll:altpll_inst3 " "Instantiated megafunction \"tx_pll_top:inst32\|altpll:altpll_inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 6250 " "Parameter \"inclk0_input_frequency\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_USED " "Parameter \"port_pfdena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file ip/txpll/txpll.mif " "Parameter \"scan_chain_mif_file\" = \"ip/txpll/txpll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821485 ""}  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 8 8 " "Found 8 design units, including 8 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_dyn_phase_le " "Found entity 1: pll_altpll_dyn_phase_le" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_dyn_phase_le1 " "Found entity 2: pll_altpll_dyn_phase_le1" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_dyn_phase_le12 " "Found entity 3: pll_altpll_dyn_phase_le12" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_cmpr " "Found entity 4: pll_cmpr" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll_cntr " "Found entity 5: pll_cntr" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll_cmpr1 " "Found entity 6: pll_cmpr1" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""} { "Info" "ISGN_ENTITY_NAME" "7 pll_cntr1 " "Found entity 7: pll_cntr1" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""} { "Info" "ISGN_ENTITY_NAME" "8 pll_altpll " "Found entity 8: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"pll_altpll_dyn_phase_le\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le1 tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"pll_altpll_dyn_phase_le1\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le4" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le12 tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"pll_altpll_dyn_phase_le12\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le5" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cntr tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter " "Elaborating entity \"pll_cntr\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\"" {  } { { "db/pll_altpll.v" "phasestep_counter" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cmpr tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\|pll_cmpr:cmpr12 " "Elaborating entity \"pll_cmpr\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\|pll_cmpr:cmpr12\"" {  } { { "db/pll_altpll.v" "cmpr12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cntr1 tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep " "Elaborating entity \"pll_cntr1\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\"" {  } { { "db/pll_altpll.v" "pll_internal_phasestep" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cmpr1 tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\|pll_cmpr1:cmpr14 " "Elaborating entity \"pll_cmpr1\" for hierarchy \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\|pll_cmpr1:cmpr14\"" {  } { { "db/pll_altpll.v" "cmpr14" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_status tx_pll_top:inst32\|pll_reconfig_status:pll_reconfig_status_inst4 " "Elaborating entity \"pll_reconfig_status\" for hierarchy \"tx_pll_top:inst32\|pll_reconfig_status:pll_reconfig_status_inst4\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "pll_reconfig_status_inst4" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out tx_pll_top:inst32\|altddio_out:ALTDDIO_OUT_component_int5 " "Elaborating entity \"altddio_out\" for hierarchy \"tx_pll_top:inst32\|altddio_out:ALTDDIO_OUT_component_int5\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "ALTDDIO_OUT_component_int5" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_pll_top:inst32\|altddio_out:ALTDDIO_OUT_component_int5 " "Elaborated megafunction instantiation \"tx_pll_top:inst32\|altddio_out:ALTDDIO_OUT_component_int5\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 559 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_pll_top:inst32\|altddio_out:ALTDDIO_OUT_component_int5 " "Instantiated megafunction \"tx_pll_top:inst32\|altddio_out:ALTDDIO_OUT_component_int5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821589 ""}  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 559 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl tx_pll_top:inst32\|clkctrl:clkctrl_inst6 " "Elaborating entity \"clkctrl\" for hierarchy \"tx_pll_top:inst32\|clkctrl:clkctrl_inst6\"" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "clkctrl_inst6" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0 tx_pll_top:inst32\|clkctrl:clkctrl_inst6\|clkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkctrl_altclkctrl_0\" for hierarchy \"tx_pll_top:inst32\|clkctrl:clkctrl_inst6\|clkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "altclkctrl_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0_sub tx_pll_top:inst32\|clkctrl:clkctrl_inst6\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component " "Elaborating entity \"clkctrl_altclkctrl_0_sub\" for hierarchy \"tx_pll_top:inst32\|clkctrl:clkctrl_inst6\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\"" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "clkctrl_altclkctrl_0_sub_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllcfg_top pllcfg_top:inst9 " "Elaborating entity \"pllcfg_top\" for hierarchy \"pllcfg_top:inst9\"" {  } { { "lms7_trx_top.bdf" "inst9" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1288 1632 1936 1592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllcfg pllcfg_top:inst9\|pllcfg:pllcfg_inst " "Elaborating entity \"pllcfg\" for hierarchy \"pllcfg_top:inst9\|pllcfg:pllcfg_inst\"" {  } { { "src/spi/pllcfg_top.vhd" "pllcfg_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/pllcfg_top.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_weB pllcfg.vhd(145) " "Verilog HDL or VHDL warning at pllcfg.vhd(145): object \"mem_weB\" assigned a value but never read" {  } { { "src/spi/pllcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/pllcfg.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545821629 "|lms7_trx_top|pllcfg_top:inst9|pllcfg:pllcfg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll_top rx_pll_top:inst48 " "Elaborating entity \"rx_pll_top\" for hierarchy \"rx_pll_top:inst48\"" {  } { { "lms7_trx_top.bdf" "inst48" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 952 1048 1296 1320 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821687 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dynps_busy rx_pll_top.vhd(66) " "VHDL Signal Declaration warning at rx_pll_top.vhd(66): used implicit default value for signal \"dynps_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545821688 "|lms7_trx_top|rx_pll_top:inst48"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst2_ps_busy rx_pll_top.vhd(125) " "Verilog HDL or VHDL warning at rx_pll_top.vhd(125): object \"inst2_ps_busy\" assigned a value but never read" {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545821689 "|lms7_trx_top|rx_pll_top:inst48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll rx_pll_top:inst48\|altpll:altpll_inst3 " "Elaborating entity \"altpll\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\"" {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "altpll_inst3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_pll_top:inst48\|altpll:altpll_inst3 " "Elaborated megafunction instantiation \"rx_pll_top:inst48\|altpll:altpll_inst3\"" {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 408 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_pll_top:inst48\|altpll:altpll_inst3 " "Instantiated megafunction \"rx_pll_top:inst48\|altpll:altpll_inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 6250 " "Parameter \"inclk0_input_frequency\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_USED " "Parameter \"port_pfdena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file ip/pll/pll.mif " "Parameter \"scan_chain_mif_file\" = \"ip/pll/pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545821860 ""}  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 408 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545821860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 8 8 " "Found 8 design units, including 8 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1_pll_altpll_dyn_phase_le " "Found entity 1: pll_altpll1_pll_altpll_dyn_phase_le" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll1_pll_altpll_dyn_phase_le1 " "Found entity 2: pll_altpll1_pll_altpll_dyn_phase_le1" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll1_pll_altpll_dyn_phase_le12 " "Found entity 3: pll_altpll1_pll_altpll_dyn_phase_le12" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll1_pll_cmpr " "Found entity 4: pll_altpll1_pll_cmpr" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll_altpll1_pll_cntr " "Found entity 5: pll_altpll1_pll_cntr" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll_altpll1_pll_cmpr1 " "Found entity 6: pll_altpll1_pll_cmpr1" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""} { "Info" "ISGN_ENTITY_NAME" "7 pll_altpll1_pll_cntr1 " "Found entity 7: pll_altpll1_pll_cntr1" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""} { "Info" "ISGN_ENTITY_NAME" "8 pll_altpll1 " "Found entity 8: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545821902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545821902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1_pll_altpll_dyn_phase_le rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"pll_altpll1_pll_altpll_dyn_phase_le\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/pll_altpll1.v" "altpll_dyn_phase_le2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1_pll_altpll_dyn_phase_le1 rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"pll_altpll1_pll_altpll_dyn_phase_le1\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/pll_altpll1.v" "altpll_dyn_phase_le4" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1_pll_altpll_dyn_phase_le12 rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"pll_altpll1_pll_altpll_dyn_phase_le12\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/pll_altpll1.v" "altpll_dyn_phase_le5" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1_pll_cntr rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr:phasestep_counter " "Elaborating entity \"pll_altpll1_pll_cntr\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr:phasestep_counter\"" {  } { { "db/pll_altpll1.v" "phasestep_counter" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1_pll_cmpr rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr:phasestep_counter\|pll_altpll1_pll_cmpr:cmpr12 " "Elaborating entity \"pll_altpll1_pll_cmpr\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr:phasestep_counter\|pll_altpll1_pll_cmpr:cmpr12\"" {  } { { "db/pll_altpll1.v" "cmpr12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1_pll_cntr1 rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr1:pll_internal_phasestep " "Elaborating entity \"pll_altpll1_pll_cntr1\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr1:pll_internal_phasestep\"" {  } { { "db/pll_altpll1.v" "pll_internal_phasestep" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1_pll_cmpr1 rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr1:pll_internal_phasestep\|pll_altpll1_pll_cmpr1:cmpr14 " "Elaborating entity \"pll_altpll1_pll_cmpr1\" for hierarchy \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_cntr1:pll_internal_phasestep\|pll_altpll1_pll_cmpr1:cmpr14\"" {  } { { "db/pll_altpll1.v" "cmpr14" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path_top rx_path_top:inst53 " "Elaborating entity \"rx_path_top\" for hierarchy \"rx_path_top:inst53\"" {  } { { "lms7_trx_top.bdf" "inst53" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 2352 1680 2040 2784 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545821961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_pct_loss_clr_sync rx_path_top.vhd(79) " "Verilog HDL or VHDL warning at rx_path_top.vhd(79): object \"tx_pct_loss_clr_sync\" assigned a value but never read" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545821962 "|lms7_trx_top|rx_path_top:inst53"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg rx_path_top:inst53\|bus_sync_reg:bus_sync_reg3 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"rx_path_top:inst53\|bus_sync_reg:bus_sync_reg3\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "bus_sync_reg3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diq2fifo rx_path_top:inst53\|diq2fifo:diq2fifo_inst0 " "Elaborating entity \"diq2fifo\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "diq2fifo_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms7002_ddin rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin " "Elaborating entity \"lms7002_ddin\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst0_lms7002_ddin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\"" {  } { { "src/altera_inst/lms7002_ddin.vhd" "ALTDDIO_IN_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\"" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell ON " "Parameter \"implement_input_in_lcell\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks ON " "Parameter \"invert_input_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 13 " "Parameter \"width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822055 ""}  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545822055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_opi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_opi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_opi " "Found entity 1: ddio_in_opi" {  } { { "db/ddio_in_opi.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_in_opi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_opi rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_opi:auto_generated " "Elaborating entity \"ddio_in_opi\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_opi:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq " "Elaborating entity \"rxiq\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst1_rxiq" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso " "Elaborating entity \"rxiq_siso\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "inst0_rxiq_siso" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso_sdr rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_sdr:rxiq_siso_sdr_inst0 " "Elaborating entity \"rxiq_siso_sdr\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_sdr:rxiq_siso_sdr_inst0\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "rxiq_siso_sdr_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso_ddr rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_ddr:rxiq_siso_ddr_inst1 " "Elaborating entity \"rxiq_siso_ddr\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_ddr:rxiq_siso_ddr_inst1\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "rxiq_siso_ddr_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_mimo rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo " "Elaborating entity \"rxiq_mimo\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "inst1_rxiq_mimo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_mimo_ddr rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_mimo_ddr:rxiq_mimo_ddr_inst0 " "Elaborating entity \"rxiq_mimo_ddr\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_mimo_ddr:rxiq_mimo_ddr_inst0\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "rxiq_mimo_ddr_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_pulse_ddr rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_pulse_ddr:rxiq_pulse_ddr_inst1 " "Elaborating entity \"rxiq_pulse_ddr\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_mimo:inst1_rxiq_mimo\|rxiq_pulse_ddr:rxiq_pulse_ddr_inst1\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" "rxiq_pulse_ddr_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_data_dd rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|test_data_dd:int2_test_data_dd " "Elaborating entity \"test_data_dd\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|test_data_dd:int2_test_data_dd\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "int2_test_data_dd" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822172 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_h test_data_dd.vhd(54) " "VHDL Process Statement warning at test_data_dd.vhd(54): inferring latch(es) for signal or variable \"cnt_h\", which holds its previous value in one or more paths through the process" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1532545822173 "|lms7_trx_top|rx_path_top:inst53|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_l test_data_dd.vhd(54) " "VHDL Process Statement warning at test_data_dd.vhd(54): inferring latch(es) for signal or variable \"cnt_l\", which holds its previous value in one or more paths through the process" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1532545822173 "|lms7_trx_top|rx_path_top:inst53|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_l\[0\] test_data_dd.vhd(54) " "Inferred latch for \"cnt_l\[0\]\" at test_data_dd.vhd(54)" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822174 "|lms7_trx_top|rx_path_top:inst53|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_h\[0\] test_data_dd.vhd(54) " "Inferred latch for \"cnt_h\[0\]\" at test_data_dd.vhd(54)" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822174 "|lms7_trx_top|rx_path_top:inst53|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpl_cmp rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|smpl_cmp:inst3_smpl_cmp " "Elaborating entity \"smpl_cmp\" for hierarchy \"rx_path_top:inst53\|diq2fifo:diq2fifo_inst0\|smpl_cmp:inst3_smpl_cmp\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst3_smpl_cmp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1 " "Elaborating entity \"fifo_inst\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "smpl_fifo_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 48 " "Parameter \"lpm_width_r\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822434 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545822434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nro1 " "Found entity 1: dcfifo_nro1" {  } { { "db/dcfifo_nro1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nro1 rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated " "Elaborating entity \"dcfifo_nro1\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nro1.tdf" "rdptr_g_gray2bin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_777.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_nro1.tdf" "rdptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_nro1.tdf" "wrptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i271 " "Found entity 1: altsyncram_i271" {  } { { "db/altsyncram_i271.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_i271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i271 rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|altsyncram_i271:fifo_ram " "Elaborating entity \"altsyncram_i271\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|altsyncram_i271:fifo_ram\"" {  } { { "db/dcfifo_nro1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_nro1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_0f9:dffpipe12 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_0f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_nro1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_1f9:dffpipe15 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_1f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe15" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"rx_path_top:inst53\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nro1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_nro1.tdf" "rdempty_eq_comp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_nro1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets_top rx_path_top:inst53\|data2packets_top:data2packets_top_inst2 " "Elaborating entity \"data2packets_top\" for hierarchy \"rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "data2packets_top_inst2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets_fsm rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|data2packets_fsm:data2packets_fsm_inst0 " "Elaborating entity \"data2packets_fsm\" for hierarchy \"rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|data2packets_fsm:data2packets_fsm_inst0\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "data2packets_fsm_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_pack rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1 " "Elaborating entity \"bit_pack\" for hierarchy \"rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "bit_pack_inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_48_to_64 rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_48_to_64:inst0 " "Elaborating entity \"pack_48_to_64\" for hierarchy \"rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_48_to_64:inst0\"" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_56_to_64 rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_56_to_64:inst1 " "Elaborating entity \"pack_56_to_64\" for hierarchy \"rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_56_to_64:inst1\"" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "inst1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|data2packets:data2packets_inst2 " "Elaborating entity \"data2packets\" for hierarchy \"rx_path_top:inst53\|data2packets_top:data2packets_top_inst2\|data2packets:data2packets_inst2\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "data2packets_inst2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpl_cnt rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3 " "Elaborating entity \"smpl_cnt\" for hierarchy \"rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "smpl_cnt_inst3" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_cnt_inst rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0 " "Elaborating entity \"lpm_cnt_inst\" for hierarchy \"rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\"" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "lpm_cnt_inst_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "LPM_COUNTER_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545822894 ""}  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545822894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5l " "Found entity 1: cntr_f5l" {  } { { "db/cntr_f5l.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_f5l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545822930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545822930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5l rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\|cntr_f5l:auto_generated " "Elaborating entity \"cntr_f5l\" for hierarchy \"rx_path_top:inst53\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\|cntr_f5l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:inst54 " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:inst54\"" {  } { { "lms7_trx_top.bdf" "inst54" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3832 -2536 -2352 3944 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_chirp_sync_top gpio_chirp_sync_top:inst56 " "Elaborating entity \"gpio_chirp_sync_top\" for hierarchy \"gpio_chirp_sync_top:inst56\"" {  } { { "lms7_trx_top.bdf" "inst56" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 2072 1048 1360 2312 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst0_U_D gpio_chirp_sync_top.vhd(69) " "Verilog HDL or VHDL warning at gpio_chirp_sync_top.vhd(69): object \"inst0_U_D\" assigned a value but never read" {  } { { "src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545822959 "|lms7_trx_top|gpio_chirp_sync_top:inst56"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_chirp_sync_FSM gpio_chirp_sync_top:inst56\|gpio_chirp_sync_FSM:gpio_chirp_sync_FSM_inst0 " "Elaborating entity \"gpio_chirp_sync_FSM\" for hierarchy \"gpio_chirp_sync_top:inst56\|gpio_chirp_sync_FSM:gpio_chirp_sync_FSM_inst0\"" {  } { { "src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" "gpio_chirp_sync_FSM_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/gpio_chirp_sync/gpio_chirp_sync_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl_top gpio_ctrl_top:inst2 " "Elaborating entity \"gpio_ctrl_top\" for hierarchy \"gpio_ctrl_top:inst2\"" {  } { { "lms7_trx_top.bdf" "inst2" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1520 -88 200 1664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl gpio_ctrl_top:inst2\|gpio_ctrl:\\gpio_ctrl_gen:0:gpio_ctrl_bitx " "Elaborating entity \"gpio_ctrl\" for hierarchy \"gpio_ctrl_top:inst2\|gpio_ctrl:\\gpio_ctrl_gen:0:gpio_ctrl_bitx\"" {  } { { "src/general/gpio_ctrl_top.vhd" "\\gpio_ctrl_gen:0:gpio_ctrl_bitx" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/gpio_ctrl_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545822992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periphcfg periphcfg:inst17 " "Elaborating entity \"periphcfg\" for hierarchy \"periphcfg:inst17\"" {  } { { "lms7_trx_top.bdf" "inst17" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 2704 -736 -352 2912 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:inst33 " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:inst33\"" {  } { { "lms7_trx_top.bdf" "inst33" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3760 1080 1272 3872 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wfm_player_top wfm_player_top:inst27 " "Elaborating entity \"wfm_player_top\" for hierarchy \"wfm_player_top:inst27\"" {  } { { "lms7_trx_top.bdf" "inst27" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DDR2_ctrl_local_ready wfm_player_top.vhd(118) " "Verilog HDL or VHDL warning at wfm_player_top.vhd(118): object \"DDR2_ctrl_local_ready\" assigned a value but never read" {  } { { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545823061 "|lms7_trx_top|wfm_player_top:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wfm_player wfm_player_top:inst27\|wfm_player:wfm_player_inst " "Elaborating entity \"wfm_player\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\"" {  } { { "src/wfm_ram_buffer/wfm_player_top.vhd" "wfm_player_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\"" {  } { { "src/wfm_ram_buffer/wfm_player.vhd" "wfm_in_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 12 " "Parameter \"lpm_widthu_r\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823314 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545823314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_koo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_koo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_koo1 " "Found entity 1: dcfifo_koo1" {  } { { "db/dcfifo_koo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_koo1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_koo1 wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated " "Elaborating entity \"dcfifo_koo1\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_877.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_koo1.tdf" "rdptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_koo1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq41 " "Found entity 1: altsyncram_tq41" {  } { { "db/altsyncram_tq41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_tq41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq41 wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|altsyncram_tq41:fifo_ram " "Elaborating entity \"altsyncram_tq41\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|altsyncram_tq41:fifo_ram\"" {  } { { "db/dcfifo_koo1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_koo1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_epl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\"" {  } { { "db/dcfifo_koo1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_koo1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_2f9:dffpipe9 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_2f9:dffpipe9\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_fpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\"" {  } { { "db/dcfifo_koo1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_koo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_3f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_3f9:dffpipe12 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|fifo_inst:wfm_in_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_koo1:auto_generated\|alt_synch_pipe_fpl:ws_dgrp\|dffpipe_3f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_fpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wfm_wcmd_fsm wfm_player_top:inst27\|wfm_player:wfm_player_inst\|wfm_wcmd_fsm:wfm_wcmd_fsm_inst " "Elaborating entity \"wfm_wcmd_fsm\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|wfm_wcmd_fsm:wfm_wcmd_fsm_inst\"" {  } { { "src/wfm_ram_buffer/wfm_player.vhd" "wfm_wcmd_fsm_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wfm_rcmd_fsm wfm_player_top:inst27\|wfm_player:wfm_player_inst\|wfm_rcmd_fsm:wfm_rcmd_fsm_inst " "Elaborating entity \"wfm_rcmd_fsm\" for hierarchy \"wfm_player_top:inst27\|wfm_player:wfm_player_inst\|wfm_rcmd_fsm:wfm_rcmd_fsm_inst\"" {  } { { "src/wfm_ram_buffer/wfm_player.vhd" "wfm_rcmd_fsm_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR2_ctrl_top wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst " "Elaborating entity \"DDR2_ctrl_top\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\"" {  } { { "src/wfm_ram_buffer/wfm_player_top.vhd" "DDR2_ctrl_top_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823518 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "local_ready DDR2_ctrl_top.vhd(46) " "VHDL Signal Declaration warning at DDR2_ctrl_top.vhd(46): used implicit default value for signal \"local_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545823519 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wcmdfifo_wrfull DDR2_ctrl_top.vhd(89) " "Verilog HDL or VHDL warning at DDR2_ctrl_top.vhd(89): object \"wcmdfifo_wrfull\" assigned a value but never read" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545823520 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo " "Elaborating entity \"fifo_inst\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\"" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "wcmdfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 58 " "Parameter \"lpm_width\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 58 " "Parameter \"lpm_width_r\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545823777 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545823777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vko1 " "Found entity 1: dcfifo_vko1" {  } { { "db/dcfifo_vko1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_vko1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vko1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated " "Elaborating entity \"dcfifo_vko1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po41 " "Found entity 1: altsyncram_po41" {  } { { "db/altsyncram_po41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_po41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po41 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|altsyncram_po41:fifo_ram " "Elaborating entity \"altsyncram_po41\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|altsyncram_po41:fifo_ram\"" {  } { { "db/dcfifo_vko1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_vko1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8ol " "Found entity 1: alt_synch_pipe_8ol" {  } { { "db/alt_synch_pipe_8ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_8ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8ol wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_8ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8ol\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_8ol:rs_dgwp\"" {  } { { "db/dcfifo_vko1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_vko1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pd9 " "Found entity 1: dffpipe_pd9" {  } { { "db/dffpipe_pd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_pd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pd9 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_8ol:rs_dgwp\|dffpipe_pd9:dffpipe6 " "Elaborating entity \"dffpipe_pd9\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_8ol:rs_dgwp\|dffpipe_pd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_8ol.tdf" "dffpipe6" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_8ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9ol " "Found entity 1: alt_synch_pipe_9ol" {  } { { "db/alt_synch_pipe_9ol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_9ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9ol wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_9ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9ol\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_9ol:ws_dgrp\"" {  } { { "db/dcfifo_vko1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_vko1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qd9 " "Found entity 1: dffpipe_qd9" {  } { { "db/dffpipe_qd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_qd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545823924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545823924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qd9 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_9ol:ws_dgrp\|dffpipe_qd9:dffpipe9 " "Elaborating entity \"dffpipe_qd9\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:wcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_vko1:auto_generated\|alt_synch_pipe_9ol:ws_dgrp\|dffpipe_qd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_9ol.tdf" "dffpipe9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_9ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo " "Elaborating entity \"fifo_inst\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\"" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "rcmdfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545823937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 26 " "Parameter \"lpm_width_r\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824159 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545824159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lko1 " "Found entity 1: dcfifo_lko1" {  } { { "db/dcfifo_lko1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_lko1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lko1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated " "Elaborating entity \"dcfifo_lko1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fo41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fo41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fo41 " "Found entity 1: altsyncram_fo41" {  } { { "db/altsyncram_fo41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_fo41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fo41 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|altsyncram_fo41:fifo_ram " "Elaborating entity \"altsyncram_fo41\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|altsyncram_fo41:fifo_ram\"" {  } { { "db/dcfifo_lko1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_lko1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_aol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_aol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_aol " "Found entity 1: alt_synch_pipe_aol" {  } { { "db/alt_synch_pipe_aol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_aol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_aol wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_aol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_aol\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_aol:rs_dgwp\"" {  } { { "db/dcfifo_lko1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_lko1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_rd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_rd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_rd9 " "Found entity 1: dffpipe_rd9" {  } { { "db/dffpipe_rd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_rd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_rd9 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_aol:rs_dgwp\|dffpipe_rd9:dffpipe6 " "Elaborating entity \"dffpipe_rd9\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_aol:rs_dgwp\|dffpipe_rd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_aol.tdf" "dffpipe6" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_aol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bol " "Found entity 1: alt_synch_pipe_bol" {  } { { "db/alt_synch_pipe_bol.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_bol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bol wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_bol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bol\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_bol:ws_dgrp\"" {  } { { "db/dcfifo_lko1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_lko1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_sd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_sd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_sd9 " "Found entity 1: dffpipe_sd9" {  } { { "db/dffpipe_sd9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_sd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_sd9 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_bol:ws_dgrp\|dffpipe_sd9:dffpipe9 " "Elaborating entity \"dffpipe_sd9\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|fifo_inst:rcmdfifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lko1:auto_generated\|alt_synch_pipe_bol:ws_dgrp\|dffpipe_sd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_bol.tdf" "dffpipe9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_bol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR2_arb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|DDR2_arb:DDR2_arb_inst " "Elaborating entity \"DDR2_arb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|DDR2_arb:DDR2_arb_inst\"" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "DDR2_arb_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_traffic_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst " "Elaborating entity \"ddr2_traffic_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\"" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "traffic_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_traffic_gen_mm_traffic_generator_0 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0 " "Elaborating entity \"ddr2_traffic_gen_mm_traffic_generator_0\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" "mm_traffic_generator_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_avl_use_be_avl_use_burstbegin wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0 " "Elaborating entity \"driver_avl_use_be_avl_use_burstbegin\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" "traffic_generator_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_sync wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|reset_sync:ureset_driver_clk " "Elaborating entity \"reset_sync\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|reset_sync:ureset_driver_clk\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "ureset_driver_clk" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst " "Elaborating entity \"addr_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "addr_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_addr_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst " "Elaborating entity \"seq_addr_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" "seq_addr_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_burstcount_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount " "Elaborating entity \"rand_burstcount_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv" "rand_burstcount" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount " "Elaborating entity \"rand_num_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv" "power_of_two_false.rand_burstcount" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount\|lfsr:random_gen.lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|rand_burstcount_gen:rand_burstcount\|rand_num_gen:power_of_two_false.rand_burstcount\|lfsr:random_gen.lfsr_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv" "random_gen.lfsr_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_boundary_addr_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|burst_boundary_addr_gen:burst_boundary_addr_gen_inst " "Elaborating entity \"burst_boundary_addr_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|seq_addr_gen:seq_addr_gen_inst\|burst_boundary_addr_gen:burst_boundary_addr_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv" "burst_boundary_addr_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_addr_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst " "Elaborating entity \"rand_addr_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" "rand_addr_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_low " "Elaborating entity \"lfsr\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_low\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv" "rand_addr_low" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_high " "Elaborating entity \"lfsr\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_addr_gen:rand_addr_gen_inst\|lfsr:rand_addr_high\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv" "rand_addr_high" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_seq_addr_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst " "Elaborating entity \"rand_seq_addr_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" "rand_seq_addr_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_num_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob " "Elaborating entity \"rand_num_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|rand_seq_addr_gen:rand_seq_addr_gen_inst\|rand_num_gen:rand_seq_prob\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv" "rand_seq_prob" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "template_addr_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|template_addr_gen:template_addr_gen_inst " "Elaborating entity \"template_addr_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|addr_gen:addr_gen_inst\|template_addr_gen:template_addr_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" "template_addr_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_wrapper wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst " "Elaborating entity \"lfsr_wrapper\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "data_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|lfsr_wrapper:data_gen_inst\|lfsr:lfsr_gen\[0\].lfsr_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv" "lfsr_gen\[0\].lfsr_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "addr_burstcount_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545824738 ""}  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545824738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5m41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5m41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5m41 " "Found entity 1: scfifo_5m41" {  } { { "db/scfifo_5m41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_5m41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5m41 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated " "Elaborating entity \"scfifo_5m41\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3g11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3g11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3g11 " "Found entity 1: a_dpfifo_3g11" {  } { { "db/a_dpfifo_3g11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_3g11.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3g11 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo " "Elaborating entity \"a_dpfifo_3g11\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\"" {  } { { "db/scfifo_5m41.tdf" "dpfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_5m41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1nb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nb1 " "Found entity 1: altsyncram_1nb1" {  } { { "db/altsyncram_1nb1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_1nb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1nb1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|altsyncram_1nb1:FIFOram " "Elaborating entity \"altsyncram_1nb1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|altsyncram_1nb1:FIFOram\"" {  } { { "db/a_dpfifo_3g11.tdf" "FIFOram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_3g11.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3g11.tdf" "almost_full_comparer" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_3g11.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_3g11.tdf" "three_comparison" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_3g11.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3g11.tdf" "rd_ptr_msb" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_3g11.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_3g11.tdf" "usedw_counter" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_3g11.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545824953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545824998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545824998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|scfifo_wrapper:addr_burstcount_fifo\|scfifo:scfifo_inst\|scfifo_5m41:auto_generated\|a_dpfifo_3g11:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_3g11.tdf" "wr_ptr" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_3g11.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver_fsm_avl_use_be_avl_use_burstbegin wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst " "Elaborating entity \"driver_fsm_avl_use_be_avl_use_burstbegin\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "real_driver.driver_fsm_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825016 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "driver_fsm_avl_use_be_avl_use_burstbegin.sv(150) " "Verilog HDL Case Statement information at driver_fsm_avl_use_be_avl_use_burstbegin.sv(150): all case item expressions in this case statement are onehot" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1532545825017 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_rw_stage_avl_use_be_avl_use_burstbegin wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst " "Elaborating entity \"single_rw_stage_avl_use_be_avl_use_burstbegin\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "single_rw_stage_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825042 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "single_rw_stage_avl_use_be_avl_use_burstbegin.sv(187) " "Verilog HDL Case Statement information at single_rw_stage_avl_use_be_avl_use_burstbegin.sv(187): all case item expressions in this case statement are onehot" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1532545825044 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|single_rw_stage_avl_use_be_avl_use_burstbegin:single_rw_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_rw_stage_avl_use_be_avl_use_burstbegin wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst " "Elaborating entity \"block_rw_stage_avl_use_be_avl_use_burstbegin\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "block_rw_stage_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825053 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "block_rw_stage_avl_use_be_avl_use_burstbegin.sv(212) " "Verilog HDL Case Statement information at block_rw_stage_avl_use_be_avl_use_burstbegin.sv(212): all case item expressions in this case statement are onehot" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv" 212 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1532545825056 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst|block_rw_stage_avl_use_be_avl_use_burstbegin:block_rw_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "template_stage wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|template_stage:template_stage_inst " "Elaborating entity \"template_stage\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|driver_fsm_avl_use_be_avl_use_burstbegin:real_driver.driver_fsm_inst\|template_stage:template_stage_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" "template_stage_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_traffic_gen_avl_use_be_avl_use_burstbegin wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst " "Elaborating entity \"avalon_traffic_gen_avl_use_be_avl_use_burstbegin\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "avalon_traffic_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "avalon_traffic_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 62 " "Parameter \"lpm_width\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 6 " "Parameter \"almost_full_value\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825318 ""}  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545825318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4m41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4m41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4m41 " "Found entity 1: scfifo_4m41" {  } { { "db/scfifo_4m41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_4m41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4m41 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated " "Elaborating entity \"scfifo_4m41\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2g11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2g11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2g11 " "Found entity 1: a_dpfifo_2g11" {  } { { "db/a_dpfifo_2g11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2g11.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2g11 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo " "Elaborating entity \"a_dpfifo_2g11\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo\"" {  } { { "db/scfifo_4m41.tdf" "dpfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_4m41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmb1 " "Found entity 1: altsyncram_vmb1" {  } { { "db/altsyncram_vmb1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_vmb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmb1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo\|altsyncram_vmb1:FIFOram " "Elaborating entity \"altsyncram_vmb1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo\|altsyncram_vmb1:FIFOram\"" {  } { { "db/a_dpfifo_2g11.tdf" "FIFOram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2g11.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_compare_avl_use_be_avl_use_burstbegin wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst " "Elaborating entity \"read_compare_avl_use_be_avl_use_burstbegin\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "read_compare_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_wrapper wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo " "Elaborating entity \"scfifo_wrapper\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "written_data_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Elaborating entity \"scfifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "scfifo_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\"" {  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 30 " "Parameter \"almost_full_value\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545825706 ""}  } { { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545825706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vr41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vr41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vr41 " "Found entity 1: scfifo_vr41" {  } { { "db/scfifo_vr41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_vr41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vr41 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated " "Elaborating entity \"scfifo_vr41\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gk11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gk11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gk11 " "Found entity 1: a_dpfifo_gk11" {  } { { "db/a_dpfifo_gk11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_gk11.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gk11 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo " "Elaborating entity \"a_dpfifo_gk11\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\"" {  } { { "db/scfifo_vr41.tdf" "dpfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_vr41.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1cf " "Found entity 1: a_fefifo_1cf" {  } { { "db/a_fefifo_1cf.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_fefifo_1cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1cf wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|a_fefifo_1cf:fifo_state " "Elaborating entity \"a_fefifo_1cf\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|a_fefifo_1cf:fifo_state\"" {  } { { "db/a_dpfifo_gk11.tdf" "fifo_state" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_gk11.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_co7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|a_fefifo_1cf:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|a_fefifo_1cf:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_1cf.tdf" "count_usedw" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_fefifo_1cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8km1 " "Found entity 1: altsyncram_8km1" {  } { { "db/altsyncram_8km1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_8km1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8km1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|altsyncram_8km1:FIFOram " "Elaborating entity \"altsyncram_8km1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|altsyncram_8km1:FIFOram\"" {  } { { "db/a_dpfifo_gk11.tdf" "FIFOram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_gk11.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545825887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|read_compare_avl_use_be_avl_use_burstbegin:read_compare_inst\|scfifo_wrapper:written_data_fifo\|scfifo:scfifo_inst\|scfifo_vr41:auto_generated\|a_dpfifo_gk11:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_gk11.tdf" "rd_ptr_count" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_gk11.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst " "Elaborating entity \"ddr2\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\"" {  } { { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "ddr2_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip/ddr2/ddr2_controller_phy.vhd 2 1 " "Using design file ip/ddr2/ddr2_controller_phy.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_controller_phy-europa " "Found design unit 1: ddr2_controller_phy-europa" {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825923 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy " "Found entity 1: ddr2_controller_phy" {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545825923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1532545825923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst " "Elaborating entity \"ddr2_controller_phy\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\"" {  } { { "ip/ddr2/ddr2.vhd" "ddr2_controller_phy_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aux_scan_clk ddr2_controller_phy.vhd(75) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(75): used implicit default value for signal \"aux_scan_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825927 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aux_scan_clk_reset_n ddr2_controller_phy.vhd(76) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(76): used implicit default value for signal \"aux_scan_clk_reset_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825927 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dll_reference_clk ddr2_controller_phy.vhd(77) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(77): used implicit default value for signal \"dll_reference_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825927 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dqs_delay_ctrl_export ddr2_controller_phy.vhd(78) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(78): used implicit default value for signal \"dqs_delay_ctrl_export\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825927 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hc_scan_dout ddr2_controller_phy.vhd(80) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(80): used implicit default value for signal \"hc_scan_dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825927 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pll_phase_done ddr2_controller_phy.vhd(104) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(104): used implicit default value for signal \"pll_phase_done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825928 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pll_reconfig_busy ddr2_controller_phy.vhd(105) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(105): used implicit default value for signal \"pll_reconfig_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825928 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pll_reconfig_clk ddr2_controller_phy.vhd(106) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(106): used implicit default value for signal \"pll_reconfig_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825928 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pll_reconfig_data_out ddr2_controller_phy.vhd(107) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(107): used implicit default value for signal \"pll_reconfig_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825928 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pll_reconfig_reset ddr2_controller_phy.vhd(108) " "VHDL Signal Declaration warning at ddr2_controller_phy.vhd(108): used implicit default value for signal \"pll_reconfig_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545825928 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_alt_mem_ddrx_controller_top wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"ddr2_alt_mem_ddrx_controller_top\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr2_controller_phy.vhd" "ddr2_alt_mem_ddrx_controller_top_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825972 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(141) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "ip/ddr2/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_mm_st_converter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545825973 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545825986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller_st_top.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1010) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1010): truncated value with size 32 to match size of target (2)" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532545826036 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_mem_ddrx_controller.v(1011) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1011): truncated value with size 32 to match size of target (2)" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532545826036 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "input_if_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "tbp_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "ip/ddr2/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_dataid_manager.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826920 ""}  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545826920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vll1 " "Found entity 1: altsyncram_vll1" {  } { { "db/altsyncram_vll1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_vll1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545826954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545826954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vll1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated " "Elaborating entity \"altsyncram_vll1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_vll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545826999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545826999 ""}  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545826999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lil1 " "Found entity 1: altsyncram_lil1" {  } { { "db/altsyncram_lil1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_lil1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lil1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated " "Elaborating entity \"altsyncram_lil1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_lil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_wdata_path.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827280 ""}  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545827280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5841 " "Found entity 1: scfifo_5841" {  } { { "db/scfifo_5841.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_5841.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5841 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated " "Elaborating entity \"scfifo_5841\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ej31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ej31 " "Found entity 1: a_dpfifo_ej31" {  } { { "db/a_dpfifo_ej31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_ej31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ej31 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo " "Elaborating entity \"a_dpfifo_ej31\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\"" {  } { { "db/scfifo_5841.tdf" "dpfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_5841.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7h1 " "Found entity 1: altsyncram_d7h1" {  } { { "db/altsyncram_d7h1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_d7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7h1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_d7h1:FIFOram " "Elaborating entity \"altsyncram_d7h1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|altsyncram_d7h1:FIFOram\"" {  } { { "db/a_dpfifo_ej31.tdf" "FIFOram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_ej31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ej31.tdf" "almost_full_comparer" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_ej31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_ej31.tdf" "three_comparison" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_ej31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ej31.tdf" "rd_ptr_msb" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_ej31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_ej31.tdf" "usedw_counter" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_ej31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_5841:auto_generated\|a_dpfifo_ej31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_ej31.tdf" "wr_ptr" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_ej31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "ip/ddr2/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdata_path.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545827688 ""}  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545827688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p941 " "Found entity 1: scfifo_p941" {  } { { "db/scfifo_p941.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_p941.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p941 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated " "Elaborating entity \"scfifo_p941\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2l31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo " "Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_p941.tdf" "dpfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_p941.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lah1 " "Found entity 1: altsyncram_lah1" {  } { { "db/altsyncram_lah1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_lah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lah1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_lah1:FIFOram " "Elaborating entity \"altsyncram_lah1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_lah1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2l31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_hs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "three_comparison" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2l31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_bo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2l31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_vnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545827925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545827925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2l31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdata_path.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545827942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828132 ""}  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545828132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_c841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_c841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_c841 " "Found entity 1: scfifo_c841" {  } { { "db/scfifo_c841.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_c841.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545828165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545828165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_c841 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated " "Elaborating entity \"scfifo_c841\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lj31 " "Found entity 1: a_dpfifo_lj31" {  } { { "db/a_dpfifo_lj31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_lj31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545828176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545828176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lj31 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo " "Elaborating entity \"a_dpfifo_lj31\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\"" {  } { { "db/scfifo_c841.tdf" "dpfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_c841.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7h1 " "Found entity 1: altsyncram_r7h1" {  } { { "db/altsyncram_r7h1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_r7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545828230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545828230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7h1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_r7h1:FIFOram " "Elaborating entity \"altsyncram_r7h1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_r7h1:FIFOram\"" {  } { { "db/a_dpfifo_lj31.tdf" "FIFOram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_lj31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdata_path.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdata_path.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdata_path.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828520 ""}  } { { "ip/ddr2/alt_mem_ddrx_fifo.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545828520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j941 " "Found entity 1: scfifo_j941" {  } { { "db/scfifo_j941.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_j941.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545828552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545828552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j941 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated " "Elaborating entity \"scfifo_j941\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sk31 " "Found entity 1: a_dpfifo_sk31" {  } { { "db/a_dpfifo_sk31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_sk31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545828559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545828559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sk31 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo " "Elaborating entity \"a_dpfifo_sk31\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\"" {  } { { "db/scfifo_j941.tdf" "dpfifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_j941.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ah1 " "Found entity 1: altsyncram_9ah1" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_9ah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545828598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545828598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ah1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_9ah1:FIFOram " "Elaborating entity \"altsyncram_9ah1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_9ah1:FIFOram\"" {  } { { "db/a_dpfifo_sk31.tdf" "FIFOram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_sk31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_rdata_path.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 33 " "Parameter \"width_a\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 33 " "Parameter \"width_b\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545828674 ""}  } { { "ip/ddr2/alt_mem_ddrx_buffer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545828674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pl1 " "Found entity 1: altsyncram_7pl1" {  } { { "db/altsyncram_7pl1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_7pl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545828714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545828714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pl1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated " "Elaborating entity \"altsyncram_7pl1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_7pl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alt_mem_ddrx_ecc_encoder.v(190) " "Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532545828789 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder.v" "encoder_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_32_altecc_encoder\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\|alt_mem_ddrx_ecc_encoder_32:encoder_inst\|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder.v" "decoder_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_altecc_decoder\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\"" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder_32_decode wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder " "Elaborating entity \"alt_mem_ddrx_ecc_decoder_32_decode\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\|alt_mem_ddrx_ecc_decoder_32:decoder_inst\|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component\|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder\"" {  } { { "ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "error_bit_decoder" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545828980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "sideband_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "ip/ddr2/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_controller.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst " "Elaborating entity \"ddr2_phy\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\"" {  } { { "ddr2_controller_phy.vhd" "ddr2_phy_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\"" {  } { { "ip/ddr2/ddr2_phy.vhd" "ddr2_phy_alt_mem_phy_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_phy_alt_mem_phy.v(462) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829244 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dp_io wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"ddr2_phy_alt_mem_phy_dp_io\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "dpio" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborating entity \"altddio_in\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829295 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545829295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_in_9gd.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545829331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545829331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Elaborating entity \"ddio_in_9gd\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_read_dp wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_read_dp\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "rdp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829469 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545829469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_reh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545829508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545829508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_reh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_write_dp_fr wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 ddr2_phy_alt_mem_phy.v(3585) " "Verilog HDL assignment warning at ddr2_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532545829534 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_addr_cmd wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"ddr2_phy_alt_mem_phy_addr_cmd\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829558 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829558 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829558 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829558 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829558 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829558 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829569 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545829569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_out_nhd.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545829604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545829604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Elaborating entity \"ddio_out_nhd\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829714 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829714 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829714 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829714 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829714 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545829714 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545829727 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545829727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_out_akd.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545829762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545829762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Elaborating entity \"ddio_out_akd\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq_wrapper wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "seq_wrapper" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829847 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1532545829869 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1532545829869 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_admin wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin " "Elaborating entity \"ddr2_phy_alt_mem_phy_admin\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "admin" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545829898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgrb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgrb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830055 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1532545830072 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgwb wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgwb\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ctrl wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"ddr2_phy_alt_mem_phy_ctrl\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_rdata_valid wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_rdata_valid\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "rdv_pipe" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_phy_alt_mem_phy.v(3772) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545830765 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "altsyncram_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830786 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545830786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_boi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545830820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545830820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boi1 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated " "Elaborating entity \"altsyncram_boi1\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_clk_reset wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"ddr2_phy_alt_mem_phy_clk_reset\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "clk" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ddr2_phy_alt_mem_phy.v(1222) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545830832 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ddr2_phy_alt_mem_phy.v(1223) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545830832 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_pll wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll " "Elaborating entity \"ddr2_phy_alt_mem_phy_pll\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "pll" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "altpll_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 9 " "Parameter \"clk1_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 50 " "Parameter \"clk1_multiply_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 9 " "Parameter \"clk2_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 50 " "Parameter \"clk2_multiply_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1667 " "Parameter \"clk2_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 9 " "Parameter \"clk3_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 50 " "Parameter \"clk3_multiply_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 9 " "Parameter \"clk4_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 50 " "Parameter \"clk4_multiply_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 138 " "Parameter \"vco_phase_shift_step\" = \"138\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545830864 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545830864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_5ik3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_5ik3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_5ik3 " "Found entity 1: altpll_5ik3" {  } { { "db/altpll_5ik3.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545830901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545830901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_5ik3 wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated " "Elaborating entity \"altpll_5ik3\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_4ho.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545830911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545830911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_5ik3.tdf" "altpll_dyn_phase_le2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830913 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_4ho.tdf" 34 2 0 } } { "db/altpll_5ik3.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } } { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } } { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } } { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 407 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1532545830914 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5ik3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_5ho.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545830919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545830919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_5ik3.tdf" "altpll_dyn_phase_le4" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830922 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_5ho.tdf" 34 2 0 } } { "db/altpll_5ik3.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } } { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } } { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } } { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 407 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1532545830922 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5ik3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_6ho.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545830929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545830929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_5ik3.tdf" "altpll_dyn_phase_le5" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830931 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_6ho.tdf" 34 2 0 } } { "db/altpll_5ik3.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 55 2 0 } } { "altpll.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } } { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } } { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } } { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 407 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1532545830931 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5ik3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22e " "Found entity 1: cntr_22e" {  } { { "db/cntr_22e.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_22e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545830965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545830965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22e wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_22e:phasestep_counter " "Elaborating entity \"cntr_22e\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_22e:phasestep_counter\"" {  } { { "db/altpll_5ik3.tdf" "phasestep_counter" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545830968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ogc wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12 " "Elaborating entity \"cmpr_ogc\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12\"" {  } { { "db/cntr_22e.tdf" "cmpr12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_22e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ge " "Found entity 1: cntr_8ge" {  } { { "db/cntr_8ge.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_8ge.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8ge wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_8ge:pll_internal_phasestep " "Elaborating entity \"cntr_8ge\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_8ge:pll_internal_phasestep\"" {  } { { "db/altpll_5ik3.tdf" "pll_internal_phasestep" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14\"" {  } { { "db/cntr_8ge.tdf" "cmpr14" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_8ge.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborating entity \"altddio_bidir\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831108 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 228 2 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } } { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } } { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } } { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 407 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831115 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545831115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_bidir_n5h.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 116 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborating entity \"altddio_bidir\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831164 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 228 2 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } } { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } } { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } } { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 407 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Instantiated megafunction \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831169 ""}  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545831169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_bidir_ref.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Elaborating entity \"ddio_bidir_ref\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 116 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_mimic wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"ddr2_phy_alt_mem_phy_mimic\" for hierarchy \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc\"" {  } { { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "mmc" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decompress wfm_player_top:inst27\|decompress:dcmpr " "Elaborating entity \"decompress\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\"" {  } { { "src/wfm_ram_buffer/wfm_player_top.vhd" "dcmpr" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\"" {  } { { "src/data_manipulation/decompress.vhd" "fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 12 " "Parameter \"lpm_widthu_r\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545831509 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545831509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ioo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ioo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ioo1 " "Found entity 1: dcfifo_ioo1" {  } { { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ioo1 wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated " "Elaborating entity \"dcfifo_ioo1\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_477.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_477 " "Found entity 1: a_graycounter_477" {  } { { "db/a_graycounter_477.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_477.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_477 wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|a_graycounter_477:rdptr_g1p " "Elaborating entity \"a_graycounter_477\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|a_graycounter_477:rdptr_g1p\"" {  } { { "db/dcfifo_ioo1.tdf" "rdptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_ioo1.tdf" "wrptr_g1p" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gf11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gf11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gf11 " "Found entity 1: altsyncram_gf11" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gf11 wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram " "Elaborating entity \"altsyncram_gf11\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\"" {  } { { "db/dcfifo_ioo1.tdf" "fifo_ram" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_ioo1.tdf" "rs_dgwp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4f9 " "Found entity 1: dffpipe_4f9" {  } { { "db/dffpipe_4f9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_4f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4f9 wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_4f9:dffpipe12 " "Elaborating entity \"dffpipe_4f9\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_4f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe12" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_ioo1.tdf" "ws_dgrp" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5f9 " "Found entity 1: dffpipe_5f9" {  } { { "db/dffpipe_5f9.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dffpipe_5f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5f9 wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_5f9:dffpipe15 " "Elaborating entity \"dffpipe_5f9\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_5f9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe15" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_64e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545831780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545831780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_ioo1.tdf" "cntr_b" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_tx_fifo wfm_player_top:inst27\|rd_tx_fifo:rd_fifo " "Elaborating entity \"rd_tx_fifo\" for hierarchy \"wfm_player_top:inst27\|rd_tx_fifo:rd_fifo\"" {  } { { "src/wfm_ram_buffer/wfm_player_top.vhd" "rd_fifo" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tstcfg tstcfg:inst39 " "Elaborating entity \"tstcfg\" for hierarchy \"tstcfg:inst39\"" {  } { { "lms7_trx_top.bdf" "inst39" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 5296 128 448 5728 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_test clock_test:inst30 " "Elaborating entity \"clock_test\" for hierarchy \"clock_test:inst30\"" {  } { { "lms7_trx_top.bdf" "inst30" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 5408 -616 -336 5680 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_no_ref_test clock_test:inst30\|clk_no_ref_test:FX3_clk_test " "Elaborating entity \"clk_no_ref_test\" for hierarchy \"clock_test:inst30\|clk_no_ref_test:FX3_clk_test\"" {  } { { "src/self_test/clock_test.vhd" "FX3_clk_test" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clock_test.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_with_ref_test clock_test:inst30\|clk_with_ref_test:Si5351C_test " "Elaborating entity \"clk_with_ref_test\" for hierarchy \"clock_test:inst30\|clk_with_ref_test:Si5351C_test\"" {  } { { "src/self_test/clock_test.vhd" "Si5351C_test" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clock_test.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831862 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_pass_fail clk_with_ref_test.vhd(36) " "VHDL Signal Declaration warning at clk_with_ref_test.vhd(36): used implicit default value for signal \"test_pass_fail\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clk_with_ref_test.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545831863 "|lms7_trx_top|clock_test:inst30|clk_with_ref_test:Si5351C_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singl_clk_with_ref_test clock_test:inst30\|singl_clk_with_ref_test:LML_CLK_test " "Elaborating entity \"singl_clk_with_ref_test\" for hierarchy \"clock_test:inst30\|singl_clk_with_ref_test:LML_CLK_test\"" {  } { { "src/self_test/clock_test.vhd" "LML_CLK_test" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clock_test.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831877 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_pass_fail singl_clk_with_ref_test.vhd(25) " "VHDL Signal Declaration warning at singl_clk_with_ref_test.vhd(25): used implicit default value for signal \"test_pass_fail\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/singl_clk_with_ref_test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545831877 "|lms7_trx_top|clock_test:inst30|singl_clk_with_ref_test:LML_CLK_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transition_count clock_test:inst30\|transition_count:ADF_muxout_test " "Elaborating entity \"transition_count\" for hierarchy \"clock_test:inst30\|transition_count:ADF_muxout_test\"" {  } { { "src/self_test/clock_test.vhd" "ADF_muxout_test" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/clock_test.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_tester ddr2_tester:inst46 " "Elaborating entity \"ddr2_tester\" for hierarchy \"ddr2_tester:inst46\"" {  } { { "lms7_trx_top.bdf" "inst46" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 5248 1008 1272 5584 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545831889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "begin_test_reg1 ddr2_tester.vhd(72) " "Verilog HDL or VHDL warning at ddr2_tester.vhd(72): object \"begin_test_reg1\" assigned a value but never read" {  } { { "src/self_test/ddr2_tester.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/ddr2_tester.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545831889 "|lms7_trx_top|ddr2_tester:inst46"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_synchronizers rx_synchronizers:inst20 " "Elaborating entity \"rx_synchronizers\" for hierarchy \"rx_synchronizers:inst20\"" {  } { { "lms7_trx_top.bdf" "inst20" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1864 880 1048 1992 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_LED1_cntrl FPGA_LED1_cntrl:inst3 " "Elaborating entity \"FPGA_LED1_cntrl\" for hierarchy \"FPGA_LED1_cntrl:inst3\"" {  } { { "lms7_trx_top.bdf" "inst3" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 592 16 184 704 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alive alive:inst4 " "Elaborating entity \"alive\" for hierarchy \"alive:inst4\"" {  } { { "lms7_trx_top.bdf" "inst4" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1296 8 136 1376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_LED2_ctrl FPGA_LED2_ctrl:inst15 " "Elaborating entity \"FPGA_LED2_ctrl\" for hierarchy \"FPGA_LED2_ctrl:inst15\"" {  } { { "lms7_trx_top.bdf" "inst15" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 744 16 184 888 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miso_mux miso_mux:inst18 " "Elaborating entity \"miso_mux\" for hierarchy \"miso_mux:inst18\"" {  } { { "lms7_trx_top.bdf" "inst18" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1808 48 232 1920 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms7002_ddout lms7002_ddout:inst7 " "Elaborating entity \"lms7002_ddout\" for hierarchy \"lms7002_ddout:inst7\"" {  } { { "lms7_trx_top.bdf" "inst7" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4336 2472 2720 4448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txiqmux txiqmux:inst10 " "Elaborating entity \"txiqmux\" for hierarchy \"txiqmux:inst10\"" {  } { { "lms7_trx_top.bdf" "inst10" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4600 2488 2760 4872 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txiq_tst_ptrn txiqmux:inst10\|txiq_tst_ptrn:tst_ptrn_inst0 " "Elaborating entity \"txiq_tst_ptrn\" for hierarchy \"txiqmux:inst10\|txiq_tst_ptrn:tst_ptrn_inst0\"" {  } { { "src/txiqmux/synth/txiqmux.vhd" "tst_ptrn_inst0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/txiqmux/synth/txiqmux.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545833995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_synch txiqmux:inst10\|txiq_tst_ptrn:tst_ptrn_inst0\|bus_synch:bus_sync_reg0 " "Elaborating entity \"bus_synch\" for hierarchy \"txiqmux:inst10\|txiq_tst_ptrn:tst_ptrn_inst0\|bus_synch:bus_sync_reg0\"" {  } { { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "bus_sync_reg0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/txiqmux/synth/txiq_tst_ptrn.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FX3_LED_ctrl FX3_LED_ctrl:inst22 " "Elaborating entity \"FX3_LED_ctrl\" for hierarchy \"FX3_LED_ctrl:inst22\"" {  } { { "lms7_trx_top.bdf" "inst22" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 920 8 200 1032 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busy_delay busy_delay:inst11 " "Elaborating entity \"busy_delay\" for hierarchy \"busy_delay:inst11\"" {  } { { "lms7_trx_top.bdf" "inst11" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1144 8 176 1256 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_falling busy_delay.vhd(39) " "Verilog HDL or VHDL warning at busy_delay.vhd(39): object \"busy_falling\" assigned a value but never read" {  } { { "src/general/busy_delay.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/busy_delay.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532545834013 "|lms7_trx_top|busy_delay:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst34 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst34\"" {  } { { "lms7_trx_top.bdf" "inst34" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3512 -1808 -1696 3600 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst34 " "Elaborated megafunction instantiation \"BUSMUX:inst34\"" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3512 -1808 -1696 3600 "inst34" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst34 " "Instantiated megafunction \"BUSMUX:inst34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545834028 ""}  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3512 -1808 -1696 3600 "inst34" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545834028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst34\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst34\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst34\|lpm_mux:\$00000 BUSMUX:inst34 " "Elaborated megafunction instantiation \"BUSMUX:inst34\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst34\"" {  } { { "busmux.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3512 -1808 -1696 3600 "inst34" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/mux_9rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545834098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545834098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc BUSMUX:inst34\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"BUSMUX:inst34\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst38 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst38\"" {  } { { "lms7_trx_top.bdf" "inst38" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1312 -656 -544 1400 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst38 " "Elaborated megafunction instantiation \"BUSMUX:inst38\"" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1312 -656 -544 1400 "inst38" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst38 " "Instantiated megafunction \"BUSMUX:inst38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545834111 ""}  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1312 -656 -544 1400 "inst38" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545834111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst38\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst38\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst38\|lpm_mux:\$00000 BUSMUX:inst38 " "Elaborated megafunction instantiation \"BUSMUX:inst38\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst38\"" {  } { { "busmux.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1312 -656 -544 1400 "inst38" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545834157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545834157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc BUSMUX:inst38\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"BUSMUX:inst38\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rstn_pulse rstn_pulse:inst1 " "Elaborating entity \"rstn_pulse\" for hierarchy \"rstn_pulse:inst1\"" {  } { { "lms7_trx_top.bdf" "inst1" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3800 -2192 -1992 3912 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545834166 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1532545837497 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1532545837498 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1532545837538 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1532545837538 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1532545837541 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1532545837541 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1532545837544 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1532545837544 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1532545837548 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1532545837548 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1532545837551 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1532545837551 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1532545837553 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1532545837553 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[1\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1532545837632 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "bg_to_lmr gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst 8 3 " "Port \"bg_to_lmr\" on the entity instantiation of \"gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1532545837633 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1532545837669 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1532545837669 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1532545837673 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1532545837674 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2:ddr2_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1532545837677 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1532545837677 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1532545838793 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.25.13:10:43 Progress: Loading slda31c0ea5/alt_sld_fab_wrapper_hw.tcl " "2018.07.25.13:10:43 Progress: Loading slda31c0ea5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545843655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545845670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545845857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545846314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545846337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545846361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545846419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545846424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545846424 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1532545847188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda31c0ea5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda31c0ea5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda31c0ea5/alt_sld_fab.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ip/slda31c0ea5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545847343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545847343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545847387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545847387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545847389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545847389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545847418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545847418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545847463 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545847463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545847463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ip/slda31c0ea5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545847493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545847493 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ddr2_tester:inst46\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo\|altsyncram_vmb1:FIFOram\|q_b\[59\] " "Synthesized away node \"ddr2_tester:inst46\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo\|altsyncram_vmb1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_vmb1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_vmb1.tdf" 1690 2 0 } } { "db/a_dpfifo_2g11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2g11.tdf" 47 2 0 } } { "db/scfifo_4m41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_4m41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 447 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" 427 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" 91 0 0 } } { "src/self_test/ddr2_tester.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/ddr2_tester.vhd" 187 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 5248 1008 1272 5584 "inst46" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|ddr2_tester:inst46|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_4m41:auto_generated|a_dpfifo_2g11:dpfifo|altsyncram_vmb1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[12\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 425 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[13\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 457 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[14\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 489 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[15\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 521 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[28\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 937 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[29\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 969 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[30\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 1001 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[31\] " "Synthesized away node \"wfm_player_top:inst27\|decompress:dcmpr\|fifo_inst:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ioo1:auto_generated\|altsyncram_gf11:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_gf11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_gf11.tdf" 1033 2 0 } } { "db/dcfifo_ioo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_ioo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/data_manipulation/decompress.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/data_manipulation/decompress.vhd" 239 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 509 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|decompress:dcmpr|fifo_inst:fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ioo1:auto_generated|altsyncram_gf11:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo\|altsyncram_vmb1:FIFOram\|q_b\[59\] " "Synthesized away node \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2_traffic_gen:traffic_gen_inst\|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0\|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0\|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst\|scfifo_wrapper:avalon_traffic_fifo\|scfifo:scfifo_inst\|scfifo_4m41:auto_generated\|a_dpfifo_2g11:dpfifo\|altsyncram_vmb1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_vmb1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_vmb1.tdf" 1690 2 0 } } { "db/a_dpfifo_2g11.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_dpfifo_2g11.tdf" 47 2 0 } } { "db/scfifo_4m41.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/scfifo_4m41.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv" 139 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv" 175 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 447 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v" 427 0 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd" 91 0 0 } } { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 386 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|wfm_player_top:inst27|DDR2_ctrl_top:DDR2_ctrl_top_inst|ddr2_traffic_gen:traffic_gen_inst|ddr2_traffic_gen_mm_traffic_generator_0:mm_traffic_generator_0|driver_avl_use_be_avl_use_burstbegin:traffic_generator_0|avalon_traffic_gen_avl_use_be_avl_use_burstbegin:avalon_traffic_gen_inst|scfifo_wrapper:avalon_traffic_fifo|scfifo:scfifo_inst|scfifo_4m41:auto_generated|a_dpfifo_2g11:dpfifo|altsyncram_vmb1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[0\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 42 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[1\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 76 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[2\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 110 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[3\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 144 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[16\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 586 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[17\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 620 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[18\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 654 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[19\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 688 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[32\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1130 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[33\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1164 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[34\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1198 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[35\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1232 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[48\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1674 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[49\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1708 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[50\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1742 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[51\] " "Synthesized away node \"tx_path_top:inst28\|packets2data_top:packets2data_top_inst0\|fifo_inst:fifo_inst_isnt2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_gqo1:auto_generated\|altsyncram_kl31:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_kl31.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_kl31.tdf" 1776 2 0 } } { "db/dcfifo_gqo1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/dcfifo_gqo1.tdf" 72 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "src/altera_inst/fifo_inst.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/altera_inst/fifo_inst.vhd" 98 0 0 } } { "src/tx_path_top/packets2data/synth/packets2data_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data_top.vhd" 169 0 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 288 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3632 1600 1904 4064 "inst28" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545850332 "|lms7_trx_top|tx_path_top:inst28|packets2data_top:packets2data_top_inst0|fifo_inst:fifo_inst_isnt2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gqo1:auto_generated|altsyncram_kl31:fifo_ram|ram_block8a51"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1532545850332 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1532545850332 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_pll_top:inst32\|c1_mux " "Found clock multiplexer tx_pll_top:inst32\|c1_mux" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 151 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1532545851497 "|lms7_trx_top|tx_pll_top:inst32|c1_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_cpu:inst42\|spi_1_SCLK " "Found clock multiplexer nios_cpu:inst42\|spi_1_SCLK" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/nios_cpu/nios_cpu.vhd" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1532545851497 "|lms7_trx_top|nios_cpu:inst42|spi_1_SCLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "rx_pll_top:inst48\|c1_mux " "Found clock multiplexer rx_pll_top:inst48\|c1_mux" {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 151 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1532545851497 "|lms7_trx_top|rx_pll_top:inst48|c1_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "rx_pll_top:inst48\|c0_mux " "Found clock multiplexer rx_pll_top:inst48\|c0_mux" {  } { { "src/rx_pll_top/synth/rx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/rx_pll_top/synth/rx_pll_top.vhd" 151 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1532545851497 "|lms7_trx_top|rx_pll_top:inst48|c0_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_pll_top:inst32\|c0_mux " "Found clock multiplexer tx_pll_top:inst32\|c0_mux" {  } { { "src/tx_pll_top/synth/tx_pll_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_pll_top/synth/tx_pll_top.vhd" 151 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1532545851497 "|lms7_trx_top|tx_pll_top:inst32|c0_mux"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1532545851497 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rx_path_top:inst53\|delay_chain_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rx_path_top:inst53\|delay_chain_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1532545888822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1532545888822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1532545888822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545888822 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1532545888822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst53\|altshift_taps:delay_chain_rtl_0 " "Elaborated megafunction instantiation \"rx_path_top:inst53\|altshift_taps:delay_chain_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545889026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst53\|altshift_taps:delay_chain_rtl_0 " "Instantiated megafunction \"rx_path_top:inst53\|altshift_taps:delay_chain_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545889026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545889026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532545889026 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532545889026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kkm " "Found entity 1: shift_taps_kkm" {  } { { "db/shift_taps_kkm.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/shift_taps_kkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545889067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545889067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82b1 " "Found entity 1: altsyncram_82b1" {  } { { "db/altsyncram_82b1.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altsyncram_82b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545889125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545889125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_7pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545889208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545889208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/cntr_u8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532545889249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545889249 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1532545892895 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 296 -1 0 } } { "src/spi/fpgacfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/fpgacfg.vhd" 141 -1 0 } } { "src/spi/fpgacfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/fpgacfg.vhd" 234 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" 59 -1 0 } } { "src/general/FPGA_LED2_ctrl.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/general/FPGA_LED2_ctrl.vhd" 49 -1 0 } } { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 327 -1 0 } } { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 38 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" 242 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" 307 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" 242 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" 307 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" 243 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" 308 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_ADF.v" 252 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_lms.v" 252 -1 0 } } { "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_spi_1_DAC.v" 253 -1 0 } } { "src/spi/pllcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/pllcfg.vhd" 319 -1 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv" 265 -1 0 } } { "src/self_test/tstcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/tstcfg.vhd" 198 -1 0 } } { "ip/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd.v" 181 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13702 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 95 -1 0 } } { "ip/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd.v" 182 -1 0 } } { "ip/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd.v" 183 -1 0 } } { "ip/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_addr_cmd.v" 284 -1 0 } } { "src/spi/periphcfg.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/spi/periphcfg.vhd" 162 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_fsm.vhd" 70 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_fsm.vhd" 160 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps_fsm.vhd" 71 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3689 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3054 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4082 -1 0 } } { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv" 125 -1 0 } } { "src/txiqmux/synth/txiq_tst_ptrn.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/txiqmux/synth/txiq_tst_ptrn.vhd" 39 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_pjc.tdf" 33 2 0 } } { "src/wfm_ram_buffer/pct_payload_extrct.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/pct_payload_extrct.vhd" 76 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_3lc.tdf" 33 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_t57.tdf" 33 2 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8508 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10552 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11165 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/dyn_ps/synth/pll_ps.vhd" 210 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2252 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_pjc.tdf" 45 2 0 } } { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 101 -1 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_3lc.tdf" 48 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_t57.tdf" 45 2 0 } } { "ip/ddr2/alt_mem_ddrx_list.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_list.v" 124 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 423 -1 0 } } { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 104 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_677.tdf" 38 2 0 } } { "db/a_graycounter_0lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_0lc.tdf" 38 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_877.tdf" 33 2 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8344 -1 0 } } { "ip/ddr2/alt_mem_ddrx_sideband.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_sideband.v" 1086 -1 0 } } { "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd" 103 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_577.tdf" 46 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_877.tdf" 48 2 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3048 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8394 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8379 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_477.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_477.tdf" 38 2 0 } } { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 189 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 3898 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_1lc.tdf" 46 2 0 } } { "ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv" 107 -1 0 } } { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 197 -1 0 } } { "db/a_graycounter_s57.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_s57.tdf" 38 2 0 } } { "db/shift_taps_kkm.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/shift_taps_kkm.tdf" 39 2 0 } } { "src/tx_path_top/packets2data/synth/packets2data.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/packets2data.vhd" 184 -1 0 } } { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 118 -1 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8339 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_777.tdf" 33 2 0 } } { "src/tx_path_top/tx_path/synth/tx_path_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/tx_path/synth/tx_path_top.vhd" 99 -1 0 } } { "src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd" 90 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_2lc.tdf" 33 2 0 } } { "src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd" 323 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/a_graycounter_2lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1532545893972 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1532545893973 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Node \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_bidir_n5h.tdf" 52 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545912558 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Node \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_bidir_ref.tdf" 46 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545912558 ""} { "Warning" "WMLS_MLS_NODE_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Node \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_bidir_n5h.tdf" 52 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545912558 ""} { "Warning" "WMLS_MLS_NODE_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Node \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/ddio_bidir_ref.tdf" 46 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545912558 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1532545912558 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FX3_CTL0 GND " "Pin \"FX3_CTL0\" is stuck at GND" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 3448 -8 168 3464 "FX3_CTL0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1532545912559 "|lms7_trx_top|FX3_CTL0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1532545912559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545917823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2939 " "2939 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1532545950920 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/pll_altpll.v" "le_comb8" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/pll_altpll.v" "le_comb9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/pll_altpll.v" "le_comb10" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 145 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/pll_altpll1.v" "le_comb8" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/pll_altpll1.v" "le_comb9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|pll_altpll1_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/pll_altpll1.v" "le_comb10" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 145 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Logic cell \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb8" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_4ho.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Logic cell \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_5ho.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Logic cell \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb10" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_6ho.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Logic cell \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb8" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_4ho.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Logic cell \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_5ho.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Logic cell \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb10" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_dyn_phase_le_6ho.tdf" 37 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[0\] " "Logic cell \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[0\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb8" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1418 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[1\] " "Logic cell \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[1\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1430 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[2\] " "Logic cell \"tx_pll_top:inst32\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[2\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb10" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1406 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[0\] " "Logic cell \"rx_pll_top:inst48\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[0\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb8" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1418 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[1\] " "Logic cell \"rx_pll_top:inst48\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[1\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb9" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1430 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[2\] " "Logic cell \"rx_pll_top:inst48\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ok11:pll_reconfig_module_pllrcfg_ok11_component\|cuda_combout_wire\[2\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb10" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1406 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 569 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 573 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"tx_pll_top:inst32\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll.v" 577 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/pll_altpll1.v" "remap_decoy_le3a_0" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 569 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/pll_altpll1.v" "remap_decoy_le3a_1" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 573 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"rx_pll_top:inst48\|altpll:altpll_inst3\|pll_altpll1:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/pll_altpll1.v" "remap_decoy_le3a_2" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/pll_altpll1.v" 577 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|\\c1_dly_instx_gen:1:rest:lcellx " "Logic cell \"tx_pll_top:inst32\|\\c1_dly_instx_gen:1:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_5ik3.tdf" "remap_decoy_le3a\[0\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_5ik3.tdf" "remap_decoy_le3a\[1\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_5ik3.tdf" "remap_decoy_le3a\[2\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_5ik3.tdf" "remap_decoy_le3a\[0\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_5ik3.tdf" "remap_decoy_le3a\[1\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_5ik3.tdf" "remap_decoy_le3a\[2\]" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 60 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|\\c0_dly_instx_gen:0:first:lcell0 " "Logic cell \"tx_pll_top:inst32\|\\c0_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|\\c0_dly_instx_gen:0:first:lcell0 " "Logic cell \"rx_pll_top:inst48\|\\c0_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "tx_pll_top:inst32\|\\c1_dly_instx_gen:0:first:lcell0 " "Logic cell \"tx_pll_top:inst32\|\\c1_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|\\c1_dly_instx_gen:1:rest:lcellx " "Logic cell \"rx_pll_top:inst48\|\\c1_dly_instx_gen:1:rest:lcellx\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_pll_top:inst48\|\\c1_dly_instx_gen:0:first:lcell0 " "Logic cell \"rx_pll_top:inst48\|\\c1_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1532545951156 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1532545951156 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"wfm_player_top:inst27\|DDR2_ctrl_top:DDR2_ctrl_top_inst\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_5ik3.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 43 2 0 } } { "altpll.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } } { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } } { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } } { "src/wfm_ram_buffer/DDR2_ctrl_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/DDR2_ctrl_top.vhd" 407 0 0 } } { "src/wfm_ram_buffer/wfm_player_top.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/wfm_ram_buffer/wfm_player_top.vhd" 444 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 4456 888 1256 4888 "inst27" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1532545951884 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5ik3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_5ik3.tdf" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/db/altpll_5ik3.tdf" 43 2 0 } } { "altpll.tdf" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd" 187 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip/ddr2/ddr2_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_phy.vhd" 197 0 0 } } { "ddr2_controller_phy.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2_controller_phy.vhd" 368 0 0 } } { "ip/ddr2/ddr2.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/ddr2.vhd" 218 0 0 } } { "src/self_test/ddr2_tester.vhd" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/src/self_test/ddr2_tester.vhd" 150 0 0 } } { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 5248 1008 1272 5584 "inst46" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1532545951885 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545952119 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1532545958172 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 129 clocks " "Found 129 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 BRDG_SPI_SCLK " "1000.000 BRDG_SPI_SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  60.000 FPGA_SPI0_SCLK_out " "  60.000 FPGA_SPI0_SCLK_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  60.000 FPGA_SPI0_SCLK_reg " "  60.000 FPGA_SPI0_SCLK_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  60.000 FPGA_SPI1_SCLK " "  60.000 FPGA_SPI1_SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     FX3_PCLK " "  10.000     FX3_PCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FX3_PCLK_VIRT " "  10.000 FX3_PCLK_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FX3_PCLK_VIRT_OUT " "  10.000 FX3_PCLK_VIRT_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  13.333 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_ac_fall " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_ac_rise " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_tDQSS " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_tDSS " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_1_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_ac_fall " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_ac_rise " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_tDQSS " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_tDSS " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_1_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_DDR2_1_clk\[0\]_mimic_launch_clock " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_DDR2_1_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_1_dqs\[0\] " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_1_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_1_dqs\[1\] " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_1_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "   6.666 inst27\|DDR2_ctrl_top_inst\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "  13.333 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_ac_fall " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_ac_rise " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_tDQSS " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_tDSS " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_DDR2_2_clk_n\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_ac_fall " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_ac_fall" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_ac_rise " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_ac_rise" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_tDQSS " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_tDQSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_tDSS " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_DDR2_2_clk\[0\]_tDSS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_DDR2_2_clk\[0\]_mimic_launch_clock " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_DDR2_2_clk\[0\]_mimic_launch_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_2_dqs\[0\] " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_2_dqs\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_2_dqs\[1\] " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_DDR2_2_dqs\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "   6.666 inst46\|ddr2_inst\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.552      LMK_CLK " "  32.552      LMK_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 LMS_FCLK1_DRCT " " 200.000 LMS_FCLK1_DRCT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 LMS_FCLK1_PLL " "   6.250 LMS_FCLK1_PLL" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 LMS_FCLK2_DRCT " " 200.000 LMS_FCLK2_DRCT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 LMS_FCLK2_PLL " "   6.250 LMS_FCLK2_PLL" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250    LMS_MCLK1 " "   6.250    LMS_MCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 LMS_MCLK1_5MHZ " " 200.000 LMS_MCLK1_5MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250    LMS_MCLK2 " "   6.250    LMS_MCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 LMS_MCLK2_5MHZ " " 200.000 LMS_MCLK2_5MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 LMS_MCLK2_VIRT " "   6.250 LMS_MCLK2_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 LMS_MCLK2_VIRT_5MHz " " 200.000 LMS_MCLK2_VIRT_5MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 RX_PLLCLK_C0 " "   6.250 RX_PLLCLK_C0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 RX_PLLCLK_C1 " "   6.250 RX_PLLCLK_C1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037      SI_CLK0 " "  37.037      SI_CLK0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037      SI_CLK1 " "  37.037      SI_CLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037      SI_CLK2 " "  37.037      SI_CLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037      SI_CLK3 " "  37.037      SI_CLK3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037      SI_CLK5 " "  37.037      SI_CLK5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037      SI_CLK6 " "  37.037      SI_CLK6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037      SI_CLK7 " "  37.037      SI_CLK7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 TX_PLLCLK_C0 " "   6.250 TX_PLLCLK_C0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 TX_PLLCLK_C1 " "   6.250 TX_PLLCLK_C1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1532545958174 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545958174 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545960234 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1694 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1694 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1532545980931 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545980963 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1514 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1514 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1532545994178 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:42 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:42" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545994257 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/erik/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1532545995125 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1532545995126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532545995421 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545996349 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545996784 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1532545996926 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545996928 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1532545997228 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545997228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/output_files/LimeSDR-USB_lms7_trx.map.smsg " "Generated suppressed messages file /home/erik/git/dev/merge_test/LimeSDR-USB_GW/output_files/LimeSDR-USB_lms7_trx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532545998387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "28 0 4 0 24 " "Adding 28 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 24 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1532546003823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532546003823 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "14 " "Optimize away 14 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q1 " "Node: \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q1\"" {  } { { "ip/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_dataid_manager.v" 238 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1532546005212 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q2 " "Node: \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q2\"" {  } { { "ip/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_dataid_manager.v" 239 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1532546005212 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q3 " "Node: \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q3\"" {  } { { "ip/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_dataid_manager.v" 240 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1532546005212 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q4 " "Node: \"ddr2_tester:inst46\|ddr2:ddr2_inst\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|mux_update_cmd_if_address_blocked_q4\"" {  } { { "ip/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/ip/ddr2/alt_mem_ddrx_dataid_manager.v" 241 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1532546005212 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1532546005212 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRDG_SPI_MOSI " "No output dependent on input pin \"BRDG_SPI_MOSI\"" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1880 -992 -816 1896 "BRDG_SPI_MOSI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532546007160 "|lms7_trx_top|BRDG_SPI_MOSI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BRDG_SPI_SCLK " "No output dependent on input pin \"BRDG_SPI_SCLK\"" {  } { { "lms7_trx_top.bdf" "" { Schematic "/home/erik/git/dev/merge_test/LimeSDR-USB_GW/lms7_trx_top.bdf" { { 1848 -1000 -816 1864 "BRDG_SPI_SCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1532546007160 "|lms7_trx_top|BRDG_SPI_SCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1532546007160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34741 " "Implemented 34741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1532546007161 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1532546007161 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "82 " "Implemented 82 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1532546007161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33208 " "Implemented 33208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1532546007161 ""} { "Info" "ICUT_CUT_TM_RAMS" "1188 " "Implemented 1188 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1532546007161 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1532546007161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1532546007161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1798 " "Peak virtual memory: 1798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532546007458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 25 13:13:27 2018 " "Processing ended: Wed Jul 25 13:13:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532546007458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:27 " "Elapsed time: 00:03:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532546007458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:56 " "Total CPU time (on all processors): 00:03:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532546007458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1532546007458 ""}
