

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'
================================================================
* Date:           Mon Mar  6 13:37:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      25|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      25|    142|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln79_1_fu_233_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln79_fu_245_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln81_fu_294_p2       |         +|   0|  0|  13|           4|           1|
    |icmp_ln79_fu_227_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln81_fu_251_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln79_1_fu_265_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln79_fu_257_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  70|          29|          23|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_r_load               |   9|          2|    4|          8|
    |c_fu_72                               |   9|          2|    4|          8|
    |indvar_flatten_fu_80                  |   9|          2|    7|         14|
    |r_fu_76                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_fu_72                  |  4|   0|    4|          0|
    |indvar_flatten_fu_80     |  7|   0|    7|          0|
    |r_fu_76                  |  4|   0|    4|          0|
    |select_ln79_1_reg_350    |  4|   0|    4|          0|
    |trunc_ln82_reg_355       |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|buf_2d_in_address0    |  out|    3|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_ce0         |  out|    1|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_we0         |  out|    1|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_d0          |  out|   16|   ap_memory|                             buf_2d_in|         array|
|input_r_address0      |  out|    6|   ap_memory|                               input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|                               input_r|         array|
|input_r_q0            |   in|   16|   ap_memory|                               input_r|         array|
|buf_2d_in_1_address0  |  out|    3|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_1_ce0       |  out|    1|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_1_we0       |  out|    1|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_1_d0        |  out|   16|   ap_memory|                           buf_2d_in_1|         array|
|buf_2d_in_2_address0  |  out|    3|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_2_ce0       |  out|    1|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_2_we0       |  out|    1|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_2_d0        |  out|   16|   ap_memory|                           buf_2d_in_2|         array|
|buf_2d_in_3_address0  |  out|    3|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_3_ce0       |  out|    1|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_3_we0       |  out|    1|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_3_d0        |  out|   16|   ap_memory|                           buf_2d_in_3|         array|
|buf_2d_in_4_address0  |  out|    3|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_4_ce0       |  out|    1|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_4_we0       |  out|    1|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_4_d0        |  out|   16|   ap_memory|                           buf_2d_in_4|         array|
|buf_2d_in_5_address0  |  out|    3|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_5_ce0       |  out|    1|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_5_we0       |  out|    1|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_5_d0        |  out|   16|   ap_memory|                           buf_2d_in_5|         array|
|buf_2d_in_6_address0  |  out|    3|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_6_ce0       |  out|    1|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_6_we0       |  out|    1|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_6_d0        |  out|   16|   ap_memory|                           buf_2d_in_6|         array|
|buf_2d_in_7_address0  |  out|    3|   ap_memory|                           buf_2d_in_7|         array|
|buf_2d_in_7_ce0       |  out|    1|   ap_memory|                           buf_2d_in_7|         array|
|buf_2d_in_7_we0       |  out|    1|   ap_memory|                           buf_2d_in_7|         array|
|buf_2d_in_7_d0        |  out|   16|   ap_memory|                           buf_2d_in_7|         array|
+----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.01>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %c"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [dct.cpp:79]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln79 = icmp_eq  i7 %indvar_flatten_load, i7 64" [dct.cpp:79]   --->   Operation 14 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln79_1 = add i7 %indvar_flatten_load, i7 1" [dct.cpp:79]   --->   Operation 15 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc8.i, void %for.inc.i4.preheader.exitStub" [dct.cpp:79]   --->   Operation 16 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [dct.cpp:81]   --->   Operation 17 'load' 'c_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [dct.cpp:79]   --->   Operation 18 'load' 'r_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln79 = add i4 %r_load, i4 1" [dct.cpp:79]   --->   Operation 19 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln81 = icmp_eq  i4 %c_load, i4 8" [dct.cpp:81]   --->   Operation 20 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln79 = select i1 %icmp_ln81, i4 0, i4 %c_load" [dct.cpp:79]   --->   Operation 21 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln79_1 = select i1 %icmp_ln81, i4 %add_ln79, i4 %r_load" [dct.cpp:79]   --->   Operation 22 'select' 'select_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i4 %select_ln79_1" [dct.cpp:79]   --->   Operation 23 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %select_ln79" [dct.cpp:82]   --->   Operation 24 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln79, i3 %trunc_ln82" [dct.cpp:82]   --->   Operation 25 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %add_ln" [dct.cpp:82]   --->   Operation 26 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln82" [dct.cpp:82]   --->   Operation 27 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:82]   --->   Operation 28 'load' 'input_r_load' <Predicate = (!icmp_ln79)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%switch_ln82 = switch i3 %trunc_ln82, void %arrayidx71.i18.case.7, i3 0, void %arrayidx71.i18.case.0, i3 1, void %arrayidx71.i18.case.1, i3 2, void %arrayidx71.i18.case.2, i3 3, void %arrayidx71.i18.case.3, i3 4, void %arrayidx71.i18.case.4, i3 5, void %arrayidx71.i18.case.5, i3 6, void %arrayidx71.i18.case.6" [dct.cpp:82]   --->   Operation 29 'switch' 'switch_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.95>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln81 = add i4 %select_ln79, i4 1" [dct.cpp:81]   --->   Operation 30 'add' 'add_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln81 = store i7 %add_ln79_1, i7 %indvar_flatten" [dct.cpp:81]   --->   Operation 31 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %select_ln79_1, i4 %r" [dct.cpp:81]   --->   Operation 32 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln81 = store i4 %add_ln81, i4 %c" [dct.cpp:81]   --->   Operation 33 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i" [dct.cpp:81]   --->   Operation 34 'br' 'br_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln79_1" [dct.cpp:79]   --->   Operation 37 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution4/directives.tcl:9]   --->   Operation 38 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dct.cpp:76]   --->   Operation 39 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [dct.cpp:82]   --->   Operation 40 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 41 'getelementptr' 'buf_2d_in_6_addr' <Predicate = (trunc_ln82 == 6)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_6_addr" [dct.cpp:82]   --->   Operation 42 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 43 'br' 'br_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 44 'getelementptr' 'buf_2d_in_5_addr' <Predicate = (trunc_ln82 == 5)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_5_addr" [dct.cpp:82]   --->   Operation 45 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 46 'br' 'br_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 47 'getelementptr' 'buf_2d_in_4_addr' <Predicate = (trunc_ln82 == 4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_4_addr" [dct.cpp:82]   --->   Operation 48 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 49 'br' 'br_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 50 'getelementptr' 'buf_2d_in_3_addr' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_3_addr" [dct.cpp:82]   --->   Operation 51 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 52 'br' 'br_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 53 'getelementptr' 'buf_2d_in_2_addr' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_2_addr" [dct.cpp:82]   --->   Operation 54 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 55 'br' 'br_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 56 'getelementptr' 'buf_2d_in_1_addr' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_1_addr" [dct.cpp:82]   --->   Operation 57 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 58 'br' 'br_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 59 'getelementptr' 'buf_2d_in_addr' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_addr" [dct.cpp:82]   --->   Operation 60 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 61 'br' 'br_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %zext_ln79" [dct.cpp:79]   --->   Operation 62 'getelementptr' 'buf_2d_in_7_addr' <Predicate = (trunc_ln82 == 7)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln82 = store i16 %input_r_load, i3 %buf_2d_in_7_addr" [dct.cpp:82]   --->   Operation 63 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx71.i18.exit" [dct.cpp:82]   --->   Operation 64 'br' 'br_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_2d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca           ) [ 010]
r                   (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
icmp_ln79           (icmp             ) [ 010]
add_ln79_1          (add              ) [ 000]
br_ln79             (br               ) [ 000]
c_load              (load             ) [ 000]
r_load              (load             ) [ 000]
add_ln79            (add              ) [ 000]
icmp_ln81           (icmp             ) [ 000]
select_ln79         (select           ) [ 000]
select_ln79_1       (select           ) [ 011]
trunc_ln79          (trunc            ) [ 000]
trunc_ln82          (trunc            ) [ 011]
add_ln              (bitconcatenate   ) [ 000]
zext_ln82           (zext             ) [ 000]
input_r_addr        (getelementptr    ) [ 011]
switch_ln82         (switch           ) [ 000]
add_ln81            (add              ) [ 000]
store_ln81          (store            ) [ 000]
store_ln81          (store            ) [ 000]
store_ln81          (store            ) [ 000]
br_ln81             (br               ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
zext_ln79           (zext             ) [ 000]
specpipeline_ln9    (specpipeline     ) [ 000]
specloopname_ln76   (specloopname     ) [ 000]
input_r_load        (load             ) [ 000]
buf_2d_in_6_addr    (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
buf_2d_in_5_addr    (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
buf_2d_in_4_addr    (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
buf_2d_in_3_addr    (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
buf_2d_in_2_addr    (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
buf_2d_in_1_addr    (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
buf_2d_in_addr      (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
buf_2d_in_7_addr    (getelementptr    ) [ 000]
store_ln82          (store            ) [ 000]
br_ln82             (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_2d_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2d_in_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_2d_in_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2d_in_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_2d_in_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2d_in_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_2d_in_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="c_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="r_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_r_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="buf_2d_in_6_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_6_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln82_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buf_2d_in_5_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_5_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln82_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="buf_2d_in_4_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_4_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln82_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_2d_in_3_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_3_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln82_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buf_2d_in_2_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_2_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln82_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buf_2d_in_1_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_1_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln82_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="buf_2d_in_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln82_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="buf_2d_in_7_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_7_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln82_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln79_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln79_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="r_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln79_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln81_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln79_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln79_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln79_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln82_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln82_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln81_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln81_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="7" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln81_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln81_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln79_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="c_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="333" class="1005" name="r_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="340" class="1005" name="indvar_flatten_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="350" class="1005" name="select_ln79_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="trunc_ln82_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="1"/>
<pin id="357" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="359" class="1005" name="input_r_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="1"/>
<pin id="361" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="91" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="91" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="91" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="91" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="91" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="91" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="91" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="91" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="239" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="239" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="251" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="245" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="242" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="257" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="273" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="298"><net_src comp="257" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="233" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="265" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="294" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="324"><net_src comp="315" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="329"><net_src comp="72" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="336"><net_src comp="76" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="343"><net_src comp="80" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="353"><net_src comp="265" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="358"><net_src comp="277" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="84" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_2d_in | {2 }
	Port: input_r | {}
	Port: buf_2d_in_1 | {2 }
	Port: buf_2d_in_2 | {2 }
	Port: buf_2d_in_3 | {2 }
	Port: buf_2d_in_4 | {2 }
	Port: buf_2d_in_5 | {2 }
	Port: buf_2d_in_6 | {2 }
	Port: buf_2d_in_7 | {2 }
 - Input state : 
	Port: dct_Pipeline_RD_Loop_Row_RD_Loop_Col : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln79 : 2
		add_ln79_1 : 2
		br_ln79 : 3
		c_load : 1
		r_load : 1
		add_ln79 : 2
		icmp_ln81 : 2
		select_ln79 : 3
		select_ln79_1 : 3
		trunc_ln79 : 4
		trunc_ln82 : 4
		add_ln : 5
		zext_ln82 : 6
		input_r_addr : 7
		input_r_load : 8
		switch_ln82 : 5
		add_ln81 : 4
		store_ln81 : 3
		store_ln81 : 4
		store_ln81 : 5
	State 2
		buf_2d_in_6_addr : 1
		store_ln82 : 2
		buf_2d_in_5_addr : 1
		store_ln82 : 2
		buf_2d_in_4_addr : 1
		store_ln82 : 2
		buf_2d_in_3_addr : 1
		store_ln82 : 2
		buf_2d_in_2_addr : 1
		store_ln82 : 2
		buf_2d_in_1_addr : 1
		store_ln82 : 2
		buf_2d_in_addr : 1
		store_ln82 : 2
		buf_2d_in_7_addr : 1
		store_ln82 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln79_1_fu_233  |    0    |    14   |
|    add   |    add_ln79_fu_245   |    0    |    13   |
|          |    add_ln81_fu_294   |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln79_fu_227   |    0    |    10   |
|          |   icmp_ln81_fu_251   |    0    |    9    |
|----------|----------------------|---------|---------|
|  select  |  select_ln79_fu_257  |    0    |    4    |
|          | select_ln79_1_fu_265 |    0    |    4    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln79_fu_273  |    0    |    0    |
|          |   trunc_ln82_fu_277  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     add_ln_fu_281    |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln82_fu_289   |    0    |    0    |
|          |   zext_ln79_fu_315   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    67   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       c_reg_326      |    4   |
|indvar_flatten_reg_340|    7   |
| input_r_addr_reg_359 |    6   |
|       r_reg_333      |    4   |
| select_ln79_1_reg_350|    4   |
|  trunc_ln82_reg_355  |    3   |
+----------------------+--------+
|         Total        |   28   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   28   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   28   |   76   |
+-----------+--------+--------+--------+
