---
layout: post
title:  "Systemverilog and UVM"
date:   2019-09-18 12:00:00 -0800
categories: Engineering
---

Systemverilog and UVM.
To make sure RTL is synthesizeable, you have to make sure it's event based and not time defined with modelling. A synthesizeable code should be purely verilog and synchronous.

Check out my other [works][business] and [other writings][blogs]  to see what I do everyday, or click [here][about] to learn more about me.

[blogs]: http://vincetallica.github.io/blogs
[about]: http://vincetallica.github.io/about
[business]:   https://vpakwong.github.io/
