Classic Timing Analyzer report for TestSDRAM0
Thu Feb 09 15:45:14 2012
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Clock Setup: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Hold: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; Type                                                                                ; Slack    ; Required Time                     ; Actual Time                      ; From                                                                                     ; To                                                                                       ; From Clock                                                           ; To Clock                                                             ; Failed Paths ;
+-------------------------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                      ; N/A      ; None                              ; 3.067 ns                         ; iCLK_50                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56] ; --                                                                   ; iCLK_50                                                              ; 0            ;
; Worst-case tco                                                                      ; N/A      ; None                              ; 8.560 ns                         ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]                                             ; oDRAM0_RAS_N                                                                             ; iCLK_50                                                              ; --                                                                   ; 0            ;
; Worst-case tpd                                                                      ; N/A      ; None                              ; 2.650 ns                         ; altera_internal_jtag~TDO                                                                 ; altera_reserved_tdo                                                                      ; --                                                                   ; --                                                                   ; 0            ;
; Worst-case th                                                                       ; N/A      ; None                              ; 1.171 ns                         ; altera_internal_jtag~TDIUTAP                                                             ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                      ; --                                                                   ; altera_internal_jtag~TCKUTAP                                         ; 0            ;
; Clock Setup: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0' ; 2.853 ns ; 100.00 MHz ( period = 10.000 ns ) ; 139.92 MHz ( period = 7.147 ns ) ; zaehler_sig[7]                                                                           ; errorlesen_sig[1]                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                         ; N/A      ; None                              ; 74.87 MHz ( period = 13.356 ns ) ; sld_hub:auto_hub|virtual_ir_scan_reg                                                     ; sld_hub:auto_hub|tdo                                                                     ; altera_internal_jtag~TCKUTAP                                         ; altera_internal_jtag~TCKUTAP                                         ; 0            ;
; Clock Hold: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'  ; 0.391 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                                        ;          ;                                   ;                                  ;                                                                                          ;                                                                                          ;                                                                      ;                                                                      ; 0            ;
+-------------------------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                      ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iCLK_50  ; 2                     ; 1                   ; -2.618 ns ;              ;
; iCLK_50                                                              ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                                         ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                               ; To                                           ; From Clock                                                           ; To Clock                                                             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.853 ns                                ; 139.92 MHz ( period = 7.147 ns )                    ; zaehler_sig[7]                                     ; errorlesen_sig[1]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.933 ns                ;
; 2.853 ns                                ; 139.92 MHz ( period = 7.147 ns )                    ; zaehler_sig[7]                                     ; errorlesen_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.933 ns                ;
; 2.941 ns                                ; 141.66 MHz ( period = 7.059 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[4]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.845 ns                ;
; 2.946 ns                                ; 141.76 MHz ( period = 7.054 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[7]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.840 ns                ;
; 2.968 ns                                ; 142.21 MHz ( period = 7.032 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[10]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.818 ns                ;
; 2.969 ns                                ; 142.23 MHz ( period = 7.031 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[15]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.817 ns                ;
; 2.971 ns                                ; 142.27 MHz ( period = 7.029 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[16]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.815 ns                ;
; 3.009 ns                                ; 143.04 MHz ( period = 6.991 ns )                    ; zaehler_sig[7]                                     ; led_sig[4]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.777 ns                ;
; 3.013 ns                                ; 143.12 MHz ( period = 6.987 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[13]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.773 ns                ;
; 3.013 ns                                ; 143.12 MHz ( period = 6.987 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[12]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.773 ns                ;
; 3.021 ns                                ; 143.29 MHz ( period = 6.979 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[11]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.765 ns                ;
; 3.033 ns                                ; 143.53 MHz ( period = 6.967 ns )                    ; zaehler_sig[0]                                     ; errorlesen_sig[1]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.750 ns                ;
; 3.033 ns                                ; 143.53 MHz ( period = 6.967 ns )                    ; zaehler_sig[0]                                     ; errorlesen_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.750 ns                ;
; 3.037 ns                                ; 143.62 MHz ( period = 6.963 ns )                    ; zaehler_sig[4]                                     ; errorlesen_sig[1]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.749 ns                ;
; 3.037 ns                                ; 143.62 MHz ( period = 6.963 ns )                    ; zaehler_sig[4]                                     ; errorlesen_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.749 ns                ;
; 3.065 ns                                ; 144.20 MHz ( period = 6.935 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[20]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.725 ns                ;
; 3.066 ns                                ; 144.22 MHz ( period = 6.934 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[17]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.724 ns                ;
; 3.067 ns                                ; 144.24 MHz ( period = 6.933 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[19]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.723 ns                ;
; 3.068 ns                                ; 144.26 MHz ( period = 6.932 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[9]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.722 ns                ;
; 3.068 ns                                ; 144.26 MHz ( period = 6.932 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[14]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.722 ns                ;
; 3.070 ns                                ; 144.30 MHz ( period = 6.930 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[22]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.720 ns                ;
; 3.073 ns                                ; 144.36 MHz ( period = 6.927 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[23]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.717 ns                ;
; 3.075 ns                                ; 144.40 MHz ( period = 6.925 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[18]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.715 ns                ;
; 3.076 ns                                ; 144.43 MHz ( period = 6.924 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[21]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.714 ns                ;
; 3.078 ns                                ; 144.47 MHz ( period = 6.922 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[3]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.712 ns                ;
; 3.081 ns                                ; 144.53 MHz ( period = 6.919 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[5]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.709 ns                ;
; 3.082 ns                                ; 144.55 MHz ( period = 6.918 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[8]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.708 ns                ;
; 3.121 ns                                ; 145.37 MHz ( period = 6.879 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[4]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.662 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[4]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.661 ns                ;
; 3.126 ns                                ; 145.48 MHz ( period = 6.874 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[7]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.657 ns                ;
; 3.130 ns                                ; 145.56 MHz ( period = 6.870 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[7]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.656 ns                ;
; 3.148 ns                                ; 145.94 MHz ( period = 6.852 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[10]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.635 ns                ;
; 3.149 ns                                ; 145.96 MHz ( period = 6.851 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[15]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.634 ns                ;
; 3.151 ns                                ; 146.01 MHz ( period = 6.849 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[16]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.632 ns                ;
; 3.152 ns                                ; 146.03 MHz ( period = 6.848 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[10]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.634 ns                ;
; 3.153 ns                                ; 146.05 MHz ( period = 6.847 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[15]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.633 ns                ;
; 3.155 ns                                ; 146.09 MHz ( period = 6.845 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[16]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.631 ns                ;
; 3.171 ns                                ; 146.43 MHz ( period = 6.829 ns )                    ; zaehler_sig[1]                                     ; errorlesen_sig[1]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.612 ns                ;
; 3.171 ns                                ; 146.43 MHz ( period = 6.829 ns )                    ; zaehler_sig[1]                                     ; errorlesen_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.612 ns                ;
; 3.189 ns                                ; 146.82 MHz ( period = 6.811 ns )                    ; zaehler_sig[0]                                     ; led_sig[4]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.594 ns                ;
; 3.193 ns                                ; 146.91 MHz ( period = 6.807 ns )                    ; zaehler_sig[4]                                     ; led_sig[4]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.593 ns                ;
; 3.193 ns                                ; 146.91 MHz ( period = 6.807 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[13]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.590 ns                ;
; 3.193 ns                                ; 146.91 MHz ( period = 6.807 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[12]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.590 ns                ;
; 3.197 ns                                ; 146.99 MHz ( period = 6.803 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[13]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.589 ns                ;
; 3.197 ns                                ; 146.99 MHz ( period = 6.803 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[12]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.589 ns                ;
; 3.201 ns                                ; 147.08 MHz ( period = 6.799 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[11]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.582 ns                ;
; 3.205 ns                                ; 147.17 MHz ( period = 6.795 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[11]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.581 ns                ;
; 3.213 ns                                ; 147.34 MHz ( period = 6.787 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[1]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[1]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.571 ns                ;
; 3.220 ns                                ; 147.49 MHz ( period = 6.780 ns )                    ; zaehler_sig[7]                                     ; led_sig[5]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.570 ns                ;
; 3.220 ns                                ; 147.49 MHz ( period = 6.780 ns )                    ; zaehler_sig[7]                                     ; led_sig[3]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.570 ns                ;
; 3.220 ns                                ; 147.49 MHz ( period = 6.780 ns )                    ; zaehler_sig[7]                                     ; led_sig[2]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.570 ns                ;
; 3.225 ns                                ; 147.60 MHz ( period = 6.775 ns )                    ; zaehler_sig[7]                                     ; testablauf_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.565 ns                ;
; 3.245 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[20]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.542 ns                ;
; 3.246 ns                                ; 148.06 MHz ( period = 6.754 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[17]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.541 ns                ;
; 3.247 ns                                ; 148.08 MHz ( period = 6.753 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[19]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.540 ns                ;
; 3.248 ns                                ; 148.10 MHz ( period = 6.752 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[9]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.539 ns                ;
; 3.248 ns                                ; 148.10 MHz ( period = 6.752 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[14]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.539 ns                ;
; 3.249 ns                                ; 148.13 MHz ( period = 6.751 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[20]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.541 ns                ;
; 3.250 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[17]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.540 ns                ;
; 3.250 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[22]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.537 ns                ;
; 3.251 ns                                ; 148.17 MHz ( period = 6.749 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[19]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.539 ns                ;
; 3.252 ns                                ; 148.19 MHz ( period = 6.748 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[9]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.538 ns                ;
; 3.252 ns                                ; 148.19 MHz ( period = 6.748 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[14]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.538 ns                ;
; 3.253 ns                                ; 148.21 MHz ( period = 6.747 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[23]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.534 ns                ;
; 3.254 ns                                ; 148.24 MHz ( period = 6.746 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[22]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.536 ns                ;
; 3.255 ns                                ; 148.26 MHz ( period = 6.745 ns )                    ; zaehler_sig[2]                                     ; errorlesen_sig[1]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.528 ns                ;
; 3.255 ns                                ; 148.26 MHz ( period = 6.745 ns )                    ; zaehler_sig[2]                                     ; errorlesen_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.528 ns                ;
; 3.255 ns                                ; 148.26 MHz ( period = 6.745 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[18]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.532 ns                ;
; 3.256 ns                                ; 148.28 MHz ( period = 6.744 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[21]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.531 ns                ;
; 3.257 ns                                ; 148.30 MHz ( period = 6.743 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[23]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.533 ns                ;
; 3.258 ns                                ; 148.32 MHz ( period = 6.742 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[3]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.529 ns                ;
; 3.259 ns                                ; 148.35 MHz ( period = 6.741 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[18]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.531 ns                ;
; 3.259 ns                                ; 148.35 MHz ( period = 6.741 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[4]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.524 ns                ;
; 3.260 ns                                ; 148.37 MHz ( period = 6.740 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[21]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.530 ns                ;
; 3.261 ns                                ; 148.39 MHz ( period = 6.739 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[5]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.526 ns                ;
; 3.262 ns                                ; 148.41 MHz ( period = 6.738 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[3]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.528 ns                ;
; 3.262 ns                                ; 148.41 MHz ( period = 6.738 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[8]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.525 ns                ;
; 3.264 ns                                ; 148.46 MHz ( period = 6.736 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[7]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.519 ns                ;
; 3.265 ns                                ; 148.48 MHz ( period = 6.735 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[5]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.525 ns                ;
; 3.266 ns                                ; 148.50 MHz ( period = 6.734 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[8]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.524 ns                ;
; 3.286 ns                                ; 148.94 MHz ( period = 6.714 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[10]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.497 ns                ;
; 3.287 ns                                ; 148.96 MHz ( period = 6.713 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[15]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.496 ns                ;
; 3.289 ns                                ; 149.01 MHz ( period = 6.711 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[2]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[1]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.495 ns                ;
; 3.289 ns                                ; 149.01 MHz ( period = 6.711 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[16]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.494 ns                ;
; 3.310 ns                                ; 149.48 MHz ( period = 6.690 ns )                    ; zaehler_sig[3]                                     ; errorlesen_sig[1]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.472 ns                ;
; 3.310 ns                                ; 149.48 MHz ( period = 6.690 ns )                    ; zaehler_sig[3]                                     ; errorlesen_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.472 ns                ;
; 3.327 ns                                ; 149.86 MHz ( period = 6.673 ns )                    ; zaehler_sig[1]                                     ; led_sig[4]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.456 ns                ;
; 3.331 ns                                ; 149.95 MHz ( period = 6.669 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[13]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.452 ns                ;
; 3.331 ns                                ; 149.95 MHz ( period = 6.669 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[12]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.452 ns                ;
; 3.339 ns                                ; 150.13 MHz ( period = 6.661 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[11]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.444 ns                ;
; 3.343 ns                                ; 150.22 MHz ( period = 6.657 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[4]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.440 ns                ;
; 3.345 ns                                ; 150.26 MHz ( period = 6.655 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[0]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.444 ns                ;
; 3.347 ns                                ; 150.31 MHz ( period = 6.653 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[6]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.442 ns                ;
; 3.347 ns                                ; 150.31 MHz ( period = 6.653 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[1]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.442 ns                ;
; 3.347 ns                                ; 150.31 MHz ( period = 6.653 ns )                    ; zaehler_sig[7]                                     ; zaehler_sig[2]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.442 ns                ;
; 3.348 ns                                ; 150.33 MHz ( period = 6.652 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[7]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.435 ns                ;
; 3.370 ns                                ; 150.83 MHz ( period = 6.630 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[10]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.413 ns                ;
; 3.371 ns                                ; 150.85 MHz ( period = 6.629 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[15]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.412 ns                ;
; 3.373 ns                                ; 150.90 MHz ( period = 6.627 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[16]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.410 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[2] ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.408 ns                ;
; 3.383 ns                                ; 151.13 MHz ( period = 6.617 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[20]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.404 ns                ;
; 3.384 ns                                ; 151.15 MHz ( period = 6.616 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[17]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.403 ns                ;
; 3.385 ns                                ; 151.17 MHz ( period = 6.615 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[19]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.402 ns                ;
; 3.386 ns                                ; 151.19 MHz ( period = 6.614 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[9]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.401 ns                ;
; 3.386 ns                                ; 151.19 MHz ( period = 6.614 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[14]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.401 ns                ;
; 3.388 ns                                ; 151.24 MHz ( period = 6.612 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[22]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.399 ns                ;
; 3.391 ns                                ; 151.31 MHz ( period = 6.609 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[23]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.396 ns                ;
; 3.393 ns                                ; 151.35 MHz ( period = 6.607 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[18]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.394 ns                ;
; 3.394 ns                                ; 151.38 MHz ( period = 6.606 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[21]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.393 ns                ;
; 3.396 ns                                ; 151.42 MHz ( period = 6.604 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[3]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.391 ns                ;
; 3.398 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[4]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.384 ns                ;
; 3.399 ns                                ; 151.49 MHz ( period = 6.601 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[5]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.388 ns                ;
; 3.400 ns                                ; 151.52 MHz ( period = 6.600 ns )                    ; zaehler_sig[0]                                     ; led_sig[5]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.387 ns                ;
; 3.400 ns                                ; 151.52 MHz ( period = 6.600 ns )                    ; zaehler_sig[0]                                     ; led_sig[3]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.387 ns                ;
; 3.400 ns                                ; 151.52 MHz ( period = 6.600 ns )                    ; zaehler_sig[0]                                     ; led_sig[2]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.387 ns                ;
; 3.400 ns                                ; 151.52 MHz ( period = 6.600 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[8]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.387 ns                ;
; 3.403 ns                                ; 151.58 MHz ( period = 6.597 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[7]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.379 ns                ;
; 3.404 ns                                ; 151.61 MHz ( period = 6.596 ns )                    ; zaehler_sig[4]                                     ; led_sig[5]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.386 ns                ;
; 3.404 ns                                ; 151.61 MHz ( period = 6.596 ns )                    ; zaehler_sig[4]                                     ; led_sig[3]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.386 ns                ;
; 3.404 ns                                ; 151.61 MHz ( period = 6.596 ns )                    ; zaehler_sig[4]                                     ; led_sig[2]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.386 ns                ;
; 3.405 ns                                ; 151.63 MHz ( period = 6.595 ns )                    ; zaehler_sig[0]                                     ; testablauf_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.382 ns                ;
; 3.408 ns                                ; 151.70 MHz ( period = 6.592 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[1]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[2]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.376 ns                ;
; 3.409 ns                                ; 151.72 MHz ( period = 6.591 ns )                    ; zaehler_sig[4]                                     ; testablauf_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.381 ns                ;
; 3.411 ns                                ; 151.77 MHz ( period = 6.589 ns )                    ; zaehler_sig[2]                                     ; led_sig[4]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.372 ns                ;
; 3.415 ns                                ; 151.86 MHz ( period = 6.585 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[4]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[1]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.369 ns                ;
; 3.415 ns                                ; 151.86 MHz ( period = 6.585 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[13]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.368 ns                ;
; 3.415 ns                                ; 151.86 MHz ( period = 6.585 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[12]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.368 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[1] ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.368 ns                ;
; 3.423 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[11]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.360 ns                ;
; 3.425 ns                                ; 152.09 MHz ( period = 6.575 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[10]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.357 ns                ;
; 3.426 ns                                ; 152.11 MHz ( period = 6.574 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[15]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.356 ns                ;
; 3.428 ns                                ; 152.16 MHz ( period = 6.572 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[16]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.354 ns                ;
; 3.466 ns                                ; 153.05 MHz ( period = 6.534 ns )                    ; zaehler_sig[3]                                     ; led_sig[4]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.316 ns                ;
; 3.467 ns                                ; 153.07 MHz ( period = 6.533 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[20]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.320 ns                ;
; 3.468 ns                                ; 153.09 MHz ( period = 6.532 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[17]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.319 ns                ;
; 3.469 ns                                ; 153.12 MHz ( period = 6.531 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[19]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.318 ns                ;
; 3.470 ns                                ; 153.14 MHz ( period = 6.530 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[9]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.317 ns                ;
; 3.470 ns                                ; 153.14 MHz ( period = 6.530 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[13]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.312 ns                ;
; 3.470 ns                                ; 153.14 MHz ( period = 6.530 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[12]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.312 ns                ;
; 3.470 ns                                ; 153.14 MHz ( period = 6.530 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[14]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.317 ns                ;
; 3.472 ns                                ; 153.19 MHz ( period = 6.528 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[22]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.315 ns                ;
; 3.475 ns                                ; 153.26 MHz ( period = 6.525 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[23]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.312 ns                ;
; 3.477 ns                                ; 153.30 MHz ( period = 6.523 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[18]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.310 ns                ;
; 3.478 ns                                ; 153.33 MHz ( period = 6.522 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[21]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.309 ns                ;
; 3.478 ns                                ; 153.33 MHz ( period = 6.522 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[11]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.782 ns                  ; 6.304 ns                ;
; 3.480 ns                                ; 153.37 MHz ( period = 6.520 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[3]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.307 ns                ;
; 3.483 ns                                ; 153.44 MHz ( period = 6.517 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[5]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.304 ns                ;
; 3.484 ns                                ; 153.47 MHz ( period = 6.516 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[2]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[2]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.300 ns                ;
; 3.484 ns                                ; 153.47 MHz ( period = 6.516 ns )                    ; zaehler_sig[2]                                     ; zaehler_sig[8]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.303 ns                ;
; 3.506 ns                                ; 153.99 MHz ( period = 6.494 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[1]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[3]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.278 ns                ;
; 3.522 ns                                ; 154.37 MHz ( period = 6.478 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[20]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.264 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[17]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.263 ns                ;
; 3.524 ns                                ; 154.42 MHz ( period = 6.476 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[19]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.262 ns                ;
; 3.525 ns                                ; 154.44 MHz ( period = 6.475 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[3] ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.263 ns                ;
; 3.525 ns                                ; 154.44 MHz ( period = 6.475 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[0]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.261 ns                ;
; 3.525 ns                                ; 154.44 MHz ( period = 6.475 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[9]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.261 ns                ;
; 3.525 ns                                ; 154.44 MHz ( period = 6.475 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[14]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.261 ns                ;
; 3.527 ns                                ; 154.49 MHz ( period = 6.473 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[6]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.259 ns                ;
; 3.527 ns                                ; 154.49 MHz ( period = 6.473 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[1]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.259 ns                ;
; 3.527 ns                                ; 154.49 MHz ( period = 6.473 ns )                    ; zaehler_sig[0]                                     ; zaehler_sig[2]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.259 ns                ;
; 3.527 ns                                ; 154.49 MHz ( period = 6.473 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[22]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.259 ns                ;
; 3.529 ns                                ; 154.54 MHz ( period = 6.471 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[0]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.260 ns                ;
; 3.530 ns                                ; 154.56 MHz ( period = 6.470 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[23]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.256 ns                ;
; 3.531 ns                                ; 154.58 MHz ( period = 6.469 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[6]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.258 ns                ;
; 3.531 ns                                ; 154.58 MHz ( period = 6.469 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[1]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.258 ns                ;
; 3.531 ns                                ; 154.58 MHz ( period = 6.469 ns )                    ; zaehler_sig[4]                                     ; zaehler_sig[2]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 6.258 ns                ;
; 3.532 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[18]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.254 ns                ;
; 3.533 ns                                ; 154.63 MHz ( period = 6.467 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[21]                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.253 ns                ;
; 3.535 ns                                ; 154.68 MHz ( period = 6.465 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[3]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.251 ns                ;
; 3.538 ns                                ; 154.75 MHz ( period = 6.462 ns )                    ; zaehler_sig[1]                                     ; led_sig[5]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.249 ns                ;
; 3.538 ns                                ; 154.75 MHz ( period = 6.462 ns )                    ; zaehler_sig[1]                                     ; led_sig[3]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.249 ns                ;
; 3.538 ns                                ; 154.75 MHz ( period = 6.462 ns )                    ; zaehler_sig[1]                                     ; led_sig[2]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.249 ns                ;
; 3.538 ns                                ; 154.75 MHz ( period = 6.462 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[5]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.248 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; zaehler_sig[3]                                     ; zaehler_sig[8]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.247 ns                ;
; 3.543 ns                                ; 154.87 MHz ( period = 6.457 ns )                    ; zaehler_sig[1]                                     ; testablauf_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.244 ns                ;
; 3.554 ns                                ; 155.13 MHz ( period = 6.446 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[5]       ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 6.240 ns                ;
; 3.582 ns                                ; 155.81 MHz ( period = 6.418 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[2]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[3]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.202 ns                ;
; 3.582 ns                                ; 155.81 MHz ( period = 6.418 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[7]       ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 6.212 ns                ;
; 3.590 ns                                ; 156.01 MHz ( period = 6.410 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[11]        ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.817 ns                  ; 6.227 ns                ;
; 3.604 ns                                ; 156.35 MHz ( period = 6.396 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[14]        ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.817 ns                  ; 6.213 ns                ;
; 3.610 ns                                ; 156.49 MHz ( period = 6.390 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[4]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[2]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.174 ns                ;
; 3.622 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; zaehler_sig[2]                                     ; led_sig[5]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.165 ns                ;
; 3.622 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; zaehler_sig[2]                                     ; led_sig[3]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.165 ns                ;
; 3.622 ns                                ; 156.79 MHz ( period = 6.378 ns )                    ; zaehler_sig[2]                                     ; led_sig[2]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.165 ns                ;
; 3.627 ns                                ; 156.91 MHz ( period = 6.373 ns )                    ; zaehler_sig[2]                                     ; testablauf_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 6.160 ns                ;
; 3.630 ns                                ; 156.99 MHz ( period = 6.370 ns )                    ; LCD_Line:LCDDE2|CHAR_COUNT[0]                      ; LCD_Line:LCDDE2|DATA_BUS_VALUE[1]            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.154 ns                ;
; 3.643 ns                                ; 157.31 MHz ( period = 6.357 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[0] ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.145 ns                ;
; 3.663 ns                                ; 157.80 MHz ( period = 6.337 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[0]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.123 ns                ;
; 3.665 ns                                ; 157.85 MHz ( period = 6.335 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[6]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.121 ns                ;
; 3.665 ns                                ; 157.85 MHz ( period = 6.335 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[1]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.121 ns                ;
; 3.665 ns                                ; 157.85 MHz ( period = 6.335 ns )                    ; zaehler_sig[1]                                     ; zaehler_sig[2]                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.121 ns                ;
; 3.677 ns                                ; 158.15 MHz ( period = 6.323 ns )                    ; zaehler_sig[3]                                     ; led_sig[5]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.109 ns                ;
; 3.677 ns                                ; 158.15 MHz ( period = 6.323 ns )                    ; zaehler_sig[3]                                     ; led_sig[3]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.109 ns                ;
; 3.677 ns                                ; 158.15 MHz ( period = 6.323 ns )                    ; zaehler_sig[3]                                     ; led_sig[2]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.109 ns                ;
; 3.680 ns                                ; 158.23 MHz ( period = 6.320 ns )                    ; zaehler_sig[7]                                     ; testablauf_sig[1]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.106 ns                ;
; 3.682 ns                                ; 158.28 MHz ( period = 6.318 ns )                    ; zaehler_sig[3]                                     ; testablauf_sig[0]                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.786 ns                  ; 6.104 ns                ;
; 3.687 ns                                ; 158.40 MHz ( period = 6.313 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[2] ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[2] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.101 ns                ;
; 3.691 ns                                ; 158.50 MHz ( period = 6.309 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[4]       ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 6.103 ns                ;
; 3.695 ns                                ; 158.60 MHz ( period = 6.305 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.788 ns                  ; 6.093 ns                ;
; 3.697 ns                                ; 158.65 MHz ( period = 6.303 ns )                    ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[5]       ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[2] ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.794 ns                  ; 6.097 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                    ;                                              ;                                                                      ;                                                                      ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                             ; To                                                                                                                                                                                                                       ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.468 ns                ;
; N/A                                     ; 75.45 MHz ( period = 13.254 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.413 ns                ;
; N/A                                     ; 77.16 MHz ( period = 12.960 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 80.76 MHz ( period = 12.382 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 85.21 MHz ( period = 11.736 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 94.14 MHz ( period = 10.622 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.130 ns                ;
; N/A                                     ; 102.17 MHz ( period = 9.788 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.648 ns                ;
; N/A                                     ; 105.84 MHz ( period = 9.448 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 109.08 MHz ( period = 9.168 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.403 ns                ;
; N/A                                     ; 109.12 MHz ( period = 9.164 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.358 ns                ;
; N/A                                     ; 110.28 MHz ( period = 9.068 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.294 ns                ;
; N/A                                     ; 112.56 MHz ( period = 8.884 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a36~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.525 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[5] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[6] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.67 MHz ( period = 5.758 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[7] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 175.13 MHz ( period = 5.710 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 175.19 MHz ( period = 5.708 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[5] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[6] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.22 MHz ( period = 5.707 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[7] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 175.81 MHz ( period = 5.688 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.631 ns                ;
; N/A                                     ; 177.75 MHz ( period = 5.626 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[5] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[6] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 179.86 MHz ( period = 5.560 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[7] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 182.95 MHz ( period = 5.466 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.293 ns                ;
; N/A                                     ; 182.98 MHz ( period = 5.465 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.292 ns                ;
; N/A                                     ; 183.05 MHz ( period = 5.463 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.290 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.289 ns                ;
; N/A                                     ; 183.12 MHz ( period = 5.461 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.288 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.287 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 183.32 MHz ( period = 5.455 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.273 ns                ;
; N/A                                     ; 183.42 MHz ( period = 5.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.272 ns                ;
; N/A                                     ; 183.42 MHz ( period = 5.452 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.272 ns                ;
; N/A                                     ; 183.45 MHz ( period = 5.451 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.278 ns                ;
; N/A                                     ; 183.52 MHz ( period = 5.449 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.276 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.274 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.273 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.272 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c604:auto_generated|altsyncram_ihq1:altsyncram1|ram_block2a54~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 183.99 MHz ( period = 5.435 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.246 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 186.15 MHz ( period = 5.372 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 186.22 MHz ( period = 5.370 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.177 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.176 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.170 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 187.37 MHz ( period = 5.337 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.137 ns                ;
; N/A                                     ; 187.41 MHz ( period = 5.336 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 187.41 MHz ( period = 5.336 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.136 ns                ;
; N/A                                     ; 187.44 MHz ( period = 5.335 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.135 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 187.76 MHz ( period = 5.326 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.126 ns                ;
; N/A                                     ; 188.04 MHz ( period = 5.318 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 188.11 MHz ( period = 5.316 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.139 ns                ;
; N/A                                     ; 188.32 MHz ( period = 5.310 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 188.39 MHz ( period = 5.308 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 188.82 MHz ( period = 5.296 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 189.39 MHz ( period = 5.280 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.136 ns                ;
; N/A                                     ; 189.47 MHz ( period = 5.278 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.134 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[5] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[6] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_32j:auto_generated|safe_q[7] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.025 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.409 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.978 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.976 ns                ;
; N/A                                     ; 193.54 MHz ( period = 5.167 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.973 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 193.87 MHz ( period = 5.158 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.966 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.960 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.959 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 195.24 MHz ( period = 5.122 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.908 ns                ;
; N/A                                     ; 195.85 MHz ( period = 5.106 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 196.00 MHz ( period = 5.102 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.896 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.896 ns                ;
; N/A                                     ; 196.54 MHz ( period = 5.088 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 196.66 MHz ( period = 5.085 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 196.73 MHz ( period = 5.083 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 196.89 MHz ( period = 5.079 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.896 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.848 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 197.28 MHz ( period = 5.069 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 197.28 MHz ( period = 5.069 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.891 ns                ;
; N/A                                     ; 197.32 MHz ( period = 5.068 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 197.39 MHz ( period = 5.066 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 197.43 MHz ( period = 5.065 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.872 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.857 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.857 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 197.67 MHz ( period = 5.059 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.882 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 197.75 MHz ( period = 5.057 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.853 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                  ;                                                                                                                                                                                                                          ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                              ; To                                                                                                                                                                                ; From Clock                                                           ; To Clock                                                             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|DATA_BUS_VALUE[7]                                                                                                                                                 ; LCD_Line:LCDDE2|DATA_BUS_VALUE[7]                                                                                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|DATA_BUS_VALUE[1]                                                                                                                                                 ; LCD_Line:LCDDE2|DATA_BUS_VALUE[1]                                                                                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|DATA_BUS_VALUE[0]                                                                                                                                                 ; LCD_Line:LCDDE2|DATA_BUS_VALUE[0]                                                                                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|LCD_EN                                                                                                                                                            ; LCD_Line:LCDDE2|LCD_EN                                                                                                                                                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|LCD_RS                                                                                                                                                            ; LCD_Line:LCDDE2|LCD_RS                                                                                                                                                            ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|next_command.RESET2                                                                                                                                               ; LCD_Line:LCDDE2|next_command.RESET2                                                                                                                                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|next_command.RESET3                                                                                                                                               ; LCD_Line:LCDDE2|next_command.RESET3                                                                                                                                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|next_command.FUNC_SET                                                                                                                                             ; LCD_Line:LCDDE2|next_command.FUNC_SET                                                                                                                                             ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|next_command.DISPLAY_OFF                                                                                                                                          ; LCD_Line:LCDDE2|next_command.DISPLAY_OFF                                                                                                                                          ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|next_command.DISPLAY_CLEAR                                                                                                                                        ; LCD_Line:LCDDE2|next_command.DISPLAY_CLEAR                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|next_command.DISPLAY_ON                                                                                                                                           ; LCD_Line:LCDDE2|next_command.DISPLAY_ON                                                                                                                                           ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|next_command.MODE_SET                                                                                                                                             ; LCD_Line:LCDDE2|next_command.MODE_SET                                                                                                                                             ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|state.DROP_LCD_E                                                                                                                                                  ; LCD_Line:LCDDE2|state.DROP_LCD_E                                                                                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; LCD_Line:LCDDE2|CLK_400HZ                                                                                                                                                         ; LCD_Line:LCDDE2|CLK_400HZ                                                                                                                                                         ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[7]                                                                                                                                                                    ; zaehler_sig[7]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[16]                                                                                                                                                                   ; zaehler_sig[16]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[15]                                                                                                                                                                   ; zaehler_sig[15]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[0]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[0]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[6]                                                                                                                                                                    ; zaehler_sig[6]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[17]                                                                                                                                                                   ; zaehler_sig[17]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[18]                                                                                                                                                                   ; zaehler_sig[18]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[19]                                                                                                                                                                   ; zaehler_sig[19]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[3]                                                                                                                                                                    ; zaehler_sig[3]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[1]                                                                                                                                                                    ; zaehler_sig[1]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[2]                                                                                                                                                                    ; zaehler_sig[2]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[0]                                                                                                                                                                    ; zaehler_sig[0]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[4]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[4]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[8]                                                                                                                                                                    ; zaehler_sig[8]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[9]                                                                                                                                                                    ; zaehler_sig[9]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[10]                                                                                                                                                                   ; zaehler_sig[10]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[22]                                                                                                                                                                   ; zaehler_sig[22]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[20]                                                                                                                                                                   ; zaehler_sig[20]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[21]                                                                                                                                                                   ; zaehler_sig[21]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_time_done                                                                                                                              ; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_time_done                                                                                                                              ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_complete                                                                                                                               ; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_complete                                                                                                                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[4]                                                                                                                                                                    ; zaehler_sig[4]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[6]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[6]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[13]                                                                                                                                                                   ; zaehler_sig[13]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[11]                                                                                                                                                                   ; zaehler_sig[11]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[12]                                                                                                                                                                   ; zaehler_sig[12]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[23]                                                                                                                                                                   ; zaehler_sig[23]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[9]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[9]                                                                                                                                ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[7]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[7]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[9]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[9]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[13]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[13]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[12]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[12]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[8]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[8]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[10]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[10]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[14]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[14]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[11]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[11]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[6]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[6]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[4]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[4]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[7]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[7]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[5]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[5]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|write_ready_sig                                                                                                                                     ; sdram0_ctrl:SDRAM0_CONTROLLER|write_ready_sig                                                                                                                                     ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[15]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[15]                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[1]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[1]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[4]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[4]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[5]                                                                                                                                                                    ; zaehler_sig[5]                                                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[2]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[2]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[0]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[0]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[3]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[3]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; zaehler_sig[14]                                                                                                                                                                   ; zaehler_sig[14]                                                                                                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; testablauf_sig[1]                                                                                                                                                                 ; testablauf_sig[1]                                                                                                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; testablauf_sig[0]                                                                                                                                                                 ; testablauf_sig[0]                                                                                                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[0]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[0]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[1]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|small_count[1]                                                                                                                                      ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; read_n_sig                                                                                                                                                                        ; read_n_sig                                                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; write_n_sig                                                                                                                                                                       ; write_n_sig                                                                                                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|rd_wr_just_terminated                                                                                                                               ; sdram0_ctrl:SDRAM0_CONTROLLER|rd_wr_just_terminated                                                                                                                               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[2]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[2]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[5]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[5]                                                                                                                                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sdram0_ctrl:SDRAM0_CONTROLLER|dram_init_done_s                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|dram_init_done_s                                                                                                                                    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; reset_sig                                                                                                                                                                         ; reset_sig                                                                                                                                                                         ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[125]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][119]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[91]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][84]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.512 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.513 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[106]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][106]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[146]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][146]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[133]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][133]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][134]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][134]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[108]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[111]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[104]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][104]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][92]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][92]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[62]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[44]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[24]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][147]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][147]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][144]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[132]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][132]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][140]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][140]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][136]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][136]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][127]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][127]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][133]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[113]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][113]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][115]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][115]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][111]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[78]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][71]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[130]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][130]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][129]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][129]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][142]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][124]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][109]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][109]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][114]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][110]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][95]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][94]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[73]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[84]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][74]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][78]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][75]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][62]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[45]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                       ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][145]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[141]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][141]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[136]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][136]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[128]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][128]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][143]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][143]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][138]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][141]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][129]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][129]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][128]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[114]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][114]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][113]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][113]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][122]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][122]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][110]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][110]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][117]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][112]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][109]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[99]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][99]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][98]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][94]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][99]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][99]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][95]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][89]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][87]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][72]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][75]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[41]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[33]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                               ;                                                                                                                                                                                   ;                                                                      ;                                                                      ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                                                                          ; To Clock                     ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 3.067 ns   ; iCLK_50                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]                                                                                                                                                    ; iCLK_50                      ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.237 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.236 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.024 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.864 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.763 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.647 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.647 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.039 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.562 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.563 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.566 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.567 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.571 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.576 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.576 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.576 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.596 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.603 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.610 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.616 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.617 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.617 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.632 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.632 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.639 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.756 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.757 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.761 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.761 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.766 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.777 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.791 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.804 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.916 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.939 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.941 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                  ;
+-------+--------------+------------+----------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                 ; To           ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 8.560 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]                         ; oDRAM0_RAS_N ; iCLK_50    ;
; N/A   ; None         ; 8.543 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[0]                              ; oDRAM0_BA[0] ; iCLK_50    ;
; N/A   ; None         ; 8.491 ns   ; led_sig[5]                                                           ; oLEDG[5]     ; iCLK_50    ;
; N/A   ; None         ; 8.090 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[1]                              ; oDRAM0_BA[1] ; iCLK_50    ;
; N/A   ; None         ; 7.862 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_CKE                             ; oDRAM0_CKE   ; iCLK_50    ;
; N/A   ; None         ; 7.761 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[11]                           ; oDRAM0_A[11] ; iCLK_50    ;
; N/A   ; None         ; 7.666 ns   ; led_sig[3]                                                           ; oLEDG[3]     ; iCLK_50    ;
; N/A   ; None         ; 7.615 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[2]                         ; oDRAM0_WE_N  ; iCLK_50    ;
; N/A   ; None         ; 7.473 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[8]                            ; oDRAM0_A[8]  ; iCLK_50    ;
; N/A   ; None         ; 7.395 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[12]                           ; oDRAM0_A[12] ; iCLK_50    ;
; N/A   ; None         ; 7.345 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[5]                         ; oDRAM0_CS_N  ; iCLK_50    ;
; N/A   ; None         ; 7.078 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[2]                                    ; LCD_D[2]     ; iCLK_50    ;
; N/A   ; None         ; 7.062 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[6]                                    ; LCD_D[6]     ; iCLK_50    ;
; N/A   ; None         ; 7.034 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[9]                            ; oDRAM0_A[9]  ; iCLK_50    ;
; N/A   ; None         ; 7.007 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[1]                            ; oDRAM0_A[1]  ; iCLK_50    ;
; N/A   ; None         ; 6.999 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[3]                                    ; LCD_D[3]     ; iCLK_50    ;
; N/A   ; None         ; 6.992 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[5]                                    ; LCD_D[5]     ; iCLK_50    ;
; N/A   ; None         ; 6.987 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[7]                                    ; LCD_D[7]     ; iCLK_50    ;
; N/A   ; None         ; 6.983 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[4]                                    ; LCD_D[4]     ; iCLK_50    ;
; N/A   ; None         ; 6.965 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[0]                                    ; LCD_D[0]     ; iCLK_50    ;
; N/A   ; None         ; 6.964 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[3]                            ; oDRAM0_A[3]  ; iCLK_50    ;
; N/A   ; None         ; 6.962 ns   ; LCD_Line:LCDDE2|DATA_BUS_VALUE[1]                                    ; LCD_D[1]     ; iCLK_50    ;
; N/A   ; None         ; 6.948 ns   ; LCD_Line:LCDDE2|LCD_RS                                               ; oLCD_RS      ; iCLK_50    ;
; N/A   ; None         ; 6.947 ns   ; LCD_Line:LCDDE2|LCD_EN                                               ; oLCD_EN      ; iCLK_50    ;
; N/A   ; None         ; 6.874 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[6]                            ; oDRAM0_A[6]  ; iCLK_50    ;
; N/A   ; None         ; 6.868 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[5]                            ; oDRAM0_A[5]  ; iCLK_50    ;
; N/A   ; None         ; 6.824 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]                         ; oDRAM0_LDQM0 ; iCLK_50    ;
; N/A   ; None         ; 6.810 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[0]                            ; oDRAM0_A[0]  ; iCLK_50    ;
; N/A   ; None         ; 6.745 ns   ; led_sig[4]                                                           ; oLEDG[4]     ; iCLK_50    ;
; N/A   ; None         ; 6.475 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]                         ; oDRAM0_UDQM1 ; iCLK_50    ;
; N/A   ; None         ; 6.377 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[4]                            ; oDRAM0_A[4]  ; iCLK_50    ;
; N/A   ; None         ; 6.346 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[7]                            ; oDRAM0_A[7]  ; iCLK_50    ;
; N/A   ; None         ; 6.259 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4]                         ; oDRAM0_CAS_N ; iCLK_50    ;
; N/A   ; None         ; 6.224 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[10]                           ; oDRAM0_A[10] ; iCLK_50    ;
; N/A   ; None         ; 5.960 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[2]                            ; oDRAM0_A[2]  ; iCLK_50    ;
; N/A   ; None         ; 5.554 ns   ; led_sig[2]                                                           ; oLEDG[2]     ; iCLK_50    ;
; N/A   ; None         ; 2.798 ns   ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; oDRAM0_CLK   ; iCLK_50    ;
+-------+--------------+------------+----------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.650 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                                                                          ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 1.171 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.169 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.146 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.034 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.021 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.007 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.996 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.991 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.991 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.987 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.986 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.869 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.862 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.862 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.847 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.847 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.846 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.840 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.833 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.826 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.806 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.806 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.806 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.801 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.797 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.796 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.793 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.792 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.269 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.143 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.417 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.417 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.533 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.794 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.006 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.007 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.837 ns ; iCLK_50                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]                                                                                                                                                    ; iCLK_50                      ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 09 15:45:10 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TestSDRAM0 -c TestSDRAM0 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lcdline1_sig[70]" is a latch
    Warning: Node "lcdline1_sig[101]" is a latch
    Warning: Node "lcdline1_sig[92]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_Line:LCDDE2|CLK_400HZ" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.853 ns for clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" between source register "zaehler_sig[7]" and destination register "errorlesen_sig[1]"
    Info: Fmax is 139.92 MHz (period= 7.147 ns)
    Info: + Largest register to register requirement is 9.786 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.382 ns
                Info: Clock period of Destination clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" to destination register is 2.788 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.788 ns; Loc. = LCFF_X43_Y29_N5; Fanout = 28; REG Node = 'errorlesen_sig[1]'
                Info: Total cell delay = 0.537 ns ( 19.26 % )
                Info: Total interconnect delay = 2.251 ns ( 80.74 % )
            Info: - Longest clock path from clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" to source register is 2.788 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.788 ns; Loc. = LCFF_X42_Y28_N25; Fanout = 5; REG Node = 'zaehler_sig[7]'
                Info: Total cell delay = 0.537 ns ( 19.26 % )
                Info: Total interconnect delay = 2.251 ns ( 80.74 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y28_N25; Fanout = 5; REG Node = 'zaehler_sig[7]'
        Info: 2: + IC(0.354 ns) + CELL(0.438 ns) = 0.792 ns; Loc. = LCCOMB_X42_Y28_N12; Fanout = 1; COMB Node = 'Equal2~1'
        Info: 3: + IC(0.463 ns) + CELL(0.410 ns) = 1.665 ns; Loc. = LCCOMB_X43_Y28_N10; Fanout = 4; COMB Node = 'Equal2~2'
        Info: 4: + IC(0.270 ns) + CELL(0.410 ns) = 2.345 ns; Loc. = LCCOMB_X43_Y28_N12; Fanout = 4; COMB Node = 'Equal2~3'
        Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 2.744 ns; Loc. = LCCOMB_X43_Y28_N14; Fanout = 4; COMB Node = 'Equal2~4'
        Info: 6: + IC(0.278 ns) + CELL(0.275 ns) = 3.297 ns; Loc. = LCCOMB_X43_Y28_N8; Fanout = 4; COMB Node = 'Equal2~5'
        Info: 7: + IC(0.272 ns) + CELL(0.275 ns) = 3.844 ns; Loc. = LCCOMB_X43_Y28_N26; Fanout = 4; COMB Node = 'Equal2~6'
        Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 4.250 ns; Loc. = LCCOMB_X43_Y28_N4; Fanout = 6; COMB Node = 'Equal2~7'
        Info: 9: + IC(0.964 ns) + CELL(0.150 ns) = 5.364 ns; Loc. = LCCOMB_X43_Y29_N2; Fanout = 3; COMB Node = 'errorlesen_sig[0]~8'
        Info: 10: + IC(0.261 ns) + CELL(0.420 ns) = 6.045 ns; Loc. = LCCOMB_X43_Y29_N30; Fanout = 2; COMB Node = 'errorlesen_sig[0]~10'
        Info: 11: + IC(0.228 ns) + CELL(0.660 ns) = 6.933 ns; Loc. = LCFF_X43_Y29_N5; Fanout = 28; REG Node = 'errorlesen_sig[1]'
        Info: Total cell delay = 3.338 ns ( 48.15 % )
        Info: Total interconnect delay = 3.595 ns ( 51.85 % )
Info: No valid register-to-register data paths exist for clock "iCLK_50"
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 74.87 MHz between source register "sld_hub:auto_hub|virtual_ir_scan_reg" and destination register "sld_hub:auto_hub|tdo" (period= 13.356 ns)
    Info: + Longest register to register delay is 6.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y35_N17; Fanout = 28; REG Node = 'sld_hub:auto_hub|virtual_ir_scan_reg'
        Info: 2: + IC(1.295 ns) + CELL(0.378 ns) = 1.673 ns; Loc. = LCCOMB_X47_Y34_N2; Fanout = 6; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0'
        Info: 3: + IC(0.675 ns) + CELL(0.420 ns) = 2.768 ns; Loc. = LCCOMB_X47_Y34_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 4: + IC(0.252 ns) + CELL(0.416 ns) = 3.436 ns; Loc. = LCCOMB_X47_Y34_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 5: + IC(0.252 ns) + CELL(0.420 ns) = 4.108 ns; Loc. = LCCOMB_X47_Y34_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 6: + IC(1.215 ns) + CELL(0.419 ns) = 5.742 ns; Loc. = LCCOMB_X47_Y35_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 7: + IC(0.249 ns) + CELL(0.393 ns) = 6.384 ns; Loc. = LCCOMB_X47_Y35_N26; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.468 ns; Loc. = LCFF_X47_Y35_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 2.530 ns ( 39.12 % )
        Info: Total interconnect delay = 3.938 ns ( 60.88 % )
    Info: - Smallest clock skew is 0.004 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.627 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 443; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.217 ns) + CELL(0.537 ns) = 4.627 ns; Loc. = LCFF_X47_Y35_N27; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 11.61 % )
            Info: Total interconnect delay = 4.090 ns ( 88.39 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 443; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 4.623 ns; Loc. = LCFF_X42_Y35_N17; Fanout = 28; REG Node = 'sld_hub:auto_hub|virtual_ir_scan_reg'
            Info: Total cell delay = 0.537 ns ( 11.62 % )
            Info: Total interconnect delay = 4.086 ns ( 88.38 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 391 ps for clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X50_Y34_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.618 ns
                Info: Clock period of Destination clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.618 ns
                Info: Clock period of Source clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" to destination register is 2.725 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.163 ns) + CELL(0.537 ns) = 2.725 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
                Info: Total cell delay = 0.537 ns ( 19.71 % )
                Info: Total interconnect delay = 2.188 ns ( 80.29 % )
            Info: - Shortest clock path from clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" to source register is 2.725 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.163 ns) + CELL(0.537 ns) = 2.725 ns; Loc. = LCFF_X50_Y34_N19; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff'
                Info: Total cell delay = 0.537 ns ( 19.71 % )
                Info: Total interconnect delay = 2.188 ns ( 80.29 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]" (data pin = "iCLK_50", clock pin = "iCLK_50") is 3.067 ns
    Info: + Longest pin to register delay is 3.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
        Info: 2: + IC(2.062 ns) + CELL(0.149 ns) = 3.170 ns; Loc. = LCCOMB_X41_Y32_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.254 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]'
        Info: Total cell delay = 1.192 ns ( 36.63 % )
        Info: Total interconnect delay = 2.062 ns ( 63.37 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "iCLK_50" and output clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" is -2.618 ns
    Info: - Shortest clock path from clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" to destination register is 2.769 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.207 ns) + CELL(0.537 ns) = 2.769 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[56]'
        Info: Total cell delay = 0.537 ns ( 19.39 % )
        Info: Total interconnect delay = 2.232 ns ( 80.61 % )
Info: tco from clock "iCLK_50" to destination pin "oDRAM0_RAS_N" through register "sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]" is 8.560 ns
    Info: + Offset between input clock "iCLK_50" and output clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" is -2.618 ns
    Info: + Longest clock path from clock "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0" to source register is 2.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1399; COMB Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.793 ns; Loc. = LCFF_X43_Y27_N19; Fanout = 3; REG Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]'
        Info: Total cell delay = 0.537 ns ( 19.23 % )
        Info: Total interconnect delay = 2.256 ns ( 80.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y27_N19; Fanout = 3; REG Node = 'sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]'
        Info: 2: + IC(5.495 ns) + CELL(2.640 ns) = 8.135 ns; Loc. = PIN_Y9; Fanout = 0; PIN Node = 'oDRAM0_RAS_N'
        Info: Total cell delay = 2.640 ns ( 32.45 % )
        Info: Total interconnect delay = 5.495 ns ( 67.55 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.650 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.650 ns) = 2.650 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.650 ns ( 100.00 % )
Info: th for register "sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 1.171 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.626 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G1; Fanout = 443; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.216 ns) + CELL(0.537 ns) = 4.626 ns; Loc. = LCFF_X44_Y35_N29; Fanout = 1; REG Node = 'sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]'
        Info: Total cell delay = 0.537 ns ( 11.61 % )
        Info: Total interconnect delay = 4.089 ns ( 88.39 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.721 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(3.366 ns) + CELL(0.271 ns) = 3.637 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~15'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.721 ns; Loc. = LCFF_X44_Y35_N29; Fanout = 1; REG Node = 'sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]'
        Info: Total cell delay = 0.355 ns ( 9.54 % )
        Info: Total interconnect delay = 3.366 ns ( 90.46 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Thu Feb 09 15:45:14 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


