#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c66480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c66610 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1c582d0 .functor NOT 1, L_0x1cbdac0, C4<0>, C4<0>, C4<0>;
L_0x1cbcf20 .functor XOR 2, L_0x1cbd840, L_0x1cbd8e0, C4<00>, C4<00>;
L_0x1cbca10 .functor XOR 2, L_0x1cbcf20, L_0x1cbd980, C4<00>, C4<00>;
v0x1cb72e0_0 .net *"_ivl_10", 1 0, L_0x1cbd980;  1 drivers
v0x1cb73e0_0 .net *"_ivl_12", 1 0, L_0x1cbca10;  1 drivers
v0x1cb74c0_0 .net *"_ivl_2", 1 0, L_0x1cbd7a0;  1 drivers
v0x1cb7580_0 .net *"_ivl_4", 1 0, L_0x1cbd840;  1 drivers
v0x1cb7660_0 .net *"_ivl_6", 1 0, L_0x1cbd8e0;  1 drivers
v0x1cb7790_0 .net *"_ivl_8", 1 0, L_0x1cbcf20;  1 drivers
v0x1cb7870_0 .net "a", 0 0, v0x1cb2f10_0;  1 drivers
v0x1cb7910_0 .net "b", 0 0, v0x1cb2fb0_0;  1 drivers
v0x1cb79b0_0 .net "c", 0 0, v0x1cb3050_0;  1 drivers
v0x1cb7a50_0 .var "clk", 0 0;
v0x1cb7af0_0 .net "d", 0 0, v0x1cb3190_0;  1 drivers
v0x1cb7b90_0 .net "out_pos_dut", 0 0, L_0x1cbd610;  1 drivers
v0x1cb7c30_0 .net "out_pos_ref", 0 0, L_0x1cb9160;  1 drivers
v0x1cb7cd0_0 .net "out_sop_dut", 0 0, L_0x1cbb850;  1 drivers
v0x1cb7d70_0 .net "out_sop_ref", 0 0, L_0x1c8d6c0;  1 drivers
v0x1cb7e10_0 .var/2u "stats1", 223 0;
v0x1cb7eb0_0 .var/2u "strobe", 0 0;
v0x1cb7f50_0 .net "tb_match", 0 0, L_0x1cbdac0;  1 drivers
v0x1cb8020_0 .net "tb_mismatch", 0 0, L_0x1c582d0;  1 drivers
v0x1cb80c0_0 .net "wavedrom_enable", 0 0, v0x1cb3460_0;  1 drivers
v0x1cb8190_0 .net "wavedrom_title", 511 0, v0x1cb3500_0;  1 drivers
L_0x1cbd7a0 .concat [ 1 1 0 0], L_0x1cb9160, L_0x1c8d6c0;
L_0x1cbd840 .concat [ 1 1 0 0], L_0x1cb9160, L_0x1c8d6c0;
L_0x1cbd8e0 .concat [ 1 1 0 0], L_0x1cbd610, L_0x1cbb850;
L_0x1cbd980 .concat [ 1 1 0 0], L_0x1cb9160, L_0x1c8d6c0;
L_0x1cbdac0 .cmp/eeq 2, L_0x1cbd7a0, L_0x1cbca10;
S_0x1c667a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1c66610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c586b0 .functor AND 1, v0x1cb3050_0, v0x1cb3190_0, C4<1>, C4<1>;
L_0x1c58a90 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1c58e70 .functor NOT 1, v0x1cb2fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c590f0 .functor AND 1, L_0x1c58a90, L_0x1c58e70, C4<1>, C4<1>;
L_0x1c71120 .functor AND 1, L_0x1c590f0, v0x1cb3050_0, C4<1>, C4<1>;
L_0x1c8d6c0 .functor OR 1, L_0x1c586b0, L_0x1c71120, C4<0>, C4<0>;
L_0x1cb85e0 .functor NOT 1, v0x1cb2fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb8650 .functor OR 1, L_0x1cb85e0, v0x1cb3190_0, C4<0>, C4<0>;
L_0x1cb8760 .functor AND 1, v0x1cb3050_0, L_0x1cb8650, C4<1>, C4<1>;
L_0x1cb8820 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1cb88f0 .functor OR 1, L_0x1cb8820, v0x1cb2fb0_0, C4<0>, C4<0>;
L_0x1cb8960 .functor AND 1, L_0x1cb8760, L_0x1cb88f0, C4<1>, C4<1>;
L_0x1cb8ae0 .functor NOT 1, v0x1cb2fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb8b50 .functor OR 1, L_0x1cb8ae0, v0x1cb3190_0, C4<0>, C4<0>;
L_0x1cb8a70 .functor AND 1, v0x1cb3050_0, L_0x1cb8b50, C4<1>, C4<1>;
L_0x1cb8ce0 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1cb8de0 .functor OR 1, L_0x1cb8ce0, v0x1cb3190_0, C4<0>, C4<0>;
L_0x1cb8ea0 .functor AND 1, L_0x1cb8a70, L_0x1cb8de0, C4<1>, C4<1>;
L_0x1cb9050 .functor XNOR 1, L_0x1cb8960, L_0x1cb8ea0, C4<0>, C4<0>;
v0x1c57c00_0 .net *"_ivl_0", 0 0, L_0x1c586b0;  1 drivers
v0x1c58000_0 .net *"_ivl_12", 0 0, L_0x1cb85e0;  1 drivers
v0x1c583e0_0 .net *"_ivl_14", 0 0, L_0x1cb8650;  1 drivers
v0x1c587c0_0 .net *"_ivl_16", 0 0, L_0x1cb8760;  1 drivers
v0x1c58ba0_0 .net *"_ivl_18", 0 0, L_0x1cb8820;  1 drivers
v0x1c58f80_0 .net *"_ivl_2", 0 0, L_0x1c58a90;  1 drivers
v0x1c59200_0 .net *"_ivl_20", 0 0, L_0x1cb88f0;  1 drivers
v0x1cb1480_0 .net *"_ivl_24", 0 0, L_0x1cb8ae0;  1 drivers
v0x1cb1560_0 .net *"_ivl_26", 0 0, L_0x1cb8b50;  1 drivers
v0x1cb1640_0 .net *"_ivl_28", 0 0, L_0x1cb8a70;  1 drivers
v0x1cb1720_0 .net *"_ivl_30", 0 0, L_0x1cb8ce0;  1 drivers
v0x1cb1800_0 .net *"_ivl_32", 0 0, L_0x1cb8de0;  1 drivers
v0x1cb18e0_0 .net *"_ivl_36", 0 0, L_0x1cb9050;  1 drivers
L_0x7f6de908f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1cb19a0_0 .net *"_ivl_38", 0 0, L_0x7f6de908f018;  1 drivers
v0x1cb1a80_0 .net *"_ivl_4", 0 0, L_0x1c58e70;  1 drivers
v0x1cb1b60_0 .net *"_ivl_6", 0 0, L_0x1c590f0;  1 drivers
v0x1cb1c40_0 .net *"_ivl_8", 0 0, L_0x1c71120;  1 drivers
v0x1cb1d20_0 .net "a", 0 0, v0x1cb2f10_0;  alias, 1 drivers
v0x1cb1de0_0 .net "b", 0 0, v0x1cb2fb0_0;  alias, 1 drivers
v0x1cb1ea0_0 .net "c", 0 0, v0x1cb3050_0;  alias, 1 drivers
v0x1cb1f60_0 .net "d", 0 0, v0x1cb3190_0;  alias, 1 drivers
v0x1cb2020_0 .net "out_pos", 0 0, L_0x1cb9160;  alias, 1 drivers
v0x1cb20e0_0 .net "out_sop", 0 0, L_0x1c8d6c0;  alias, 1 drivers
v0x1cb21a0_0 .net "pos0", 0 0, L_0x1cb8960;  1 drivers
v0x1cb2260_0 .net "pos1", 0 0, L_0x1cb8ea0;  1 drivers
L_0x1cb9160 .functor MUXZ 1, L_0x7f6de908f018, L_0x1cb8960, L_0x1cb9050, C4<>;
S_0x1cb23e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1c66610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1cb2f10_0 .var "a", 0 0;
v0x1cb2fb0_0 .var "b", 0 0;
v0x1cb3050_0 .var "c", 0 0;
v0x1cb30f0_0 .net "clk", 0 0, v0x1cb7a50_0;  1 drivers
v0x1cb3190_0 .var "d", 0 0;
v0x1cb3280_0 .var/2u "fail", 0 0;
v0x1cb3320_0 .var/2u "fail1", 0 0;
v0x1cb33c0_0 .net "tb_match", 0 0, L_0x1cbdac0;  alias, 1 drivers
v0x1cb3460_0 .var "wavedrom_enable", 0 0;
v0x1cb3500_0 .var "wavedrom_title", 511 0;
E_0x1c64df0/0 .event negedge, v0x1cb30f0_0;
E_0x1c64df0/1 .event posedge, v0x1cb30f0_0;
E_0x1c64df0 .event/or E_0x1c64df0/0, E_0x1c64df0/1;
S_0x1cb2710 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1cb23e0;
 .timescale -12 -12;
v0x1cb2950_0 .var/2s "i", 31 0;
E_0x1c64c90 .event posedge, v0x1cb30f0_0;
S_0x1cb2a50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1cb23e0;
 .timescale -12 -12;
v0x1cb2c50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cb2d30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1cb23e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cb36e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1c66610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cb9310 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1cb93a0 .functor NOT 1, v0x1cb2fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9540 .functor AND 1, L_0x1cb9310, L_0x1cb93a0, C4<1>, C4<1>;
L_0x1cb9650 .functor NOT 1, v0x1cb3050_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9800 .functor AND 1, L_0x1cb9540, L_0x1cb9650, C4<1>, C4<1>;
L_0x1cb9910 .functor NOT 1, v0x1cb3190_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9ad0 .functor AND 1, L_0x1cb9800, L_0x1cb9910, C4<1>, C4<1>;
L_0x1cb9be0 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9db0 .functor NOT 1, v0x1cb2fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9e20 .functor AND 1, L_0x1cb9be0, L_0x1cb9db0, C4<1>, C4<1>;
L_0x1cb9f90 .functor AND 1, L_0x1cb9e20, v0x1cb3050_0, C4<1>, C4<1>;
L_0x1cba000 .functor NOT 1, v0x1cb3190_0, C4<0>, C4<0>, C4<0>;
L_0x1cba0e0 .functor AND 1, L_0x1cb9f90, L_0x1cba000, C4<1>, C4<1>;
L_0x1cba1f0 .functor OR 1, L_0x1cb9ad0, L_0x1cba0e0, C4<0>, C4<0>;
L_0x1cba070 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1cba380 .functor AND 1, L_0x1cba070, v0x1cb2fb0_0, C4<1>, C4<1>;
L_0x1cba4d0 .functor NOT 1, v0x1cb3050_0, C4<0>, C4<0>, C4<0>;
L_0x1cba540 .functor AND 1, L_0x1cba380, L_0x1cba4d0, C4<1>, C4<1>;
L_0x1cba6f0 .functor NOT 1, v0x1cb3190_0, C4<0>, C4<0>, C4<0>;
L_0x1cba760 .functor AND 1, L_0x1cba540, L_0x1cba6f0, C4<1>, C4<1>;
L_0x1cba920 .functor OR 1, L_0x1cba1f0, L_0x1cba760, C4<0>, C4<0>;
L_0x1cbaa30 .functor NOT 1, v0x1cb2fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbab60 .functor AND 1, v0x1cb2f10_0, L_0x1cbaa30, C4<1>, C4<1>;
L_0x1cbac20 .functor NOT 1, v0x1cb3050_0, C4<0>, C4<0>, C4<0>;
L_0x1cbad60 .functor AND 1, L_0x1cbab60, L_0x1cbac20, C4<1>, C4<1>;
L_0x1cbae70 .functor NOT 1, v0x1cb3190_0, C4<0>, C4<0>, C4<0>;
L_0x1cbafc0 .functor AND 1, L_0x1cbad60, L_0x1cbae70, C4<1>, C4<1>;
L_0x1cbb0d0 .functor OR 1, L_0x1cba920, L_0x1cbafc0, C4<0>, C4<0>;
L_0x1cbb2d0 .functor AND 1, v0x1cb2f10_0, v0x1cb2fb0_0, C4<1>, C4<1>;
L_0x1cbb340 .functor NOT 1, v0x1cb3050_0, C4<0>, C4<0>, C4<0>;
L_0x1cbb4b0 .functor AND 1, L_0x1cbb2d0, L_0x1cbb340, C4<1>, C4<1>;
L_0x1cbb5c0 .functor NOT 1, v0x1cb3190_0, C4<0>, C4<0>, C4<0>;
L_0x1cbb740 .functor AND 1, L_0x1cbb4b0, L_0x1cbb5c0, C4<1>, C4<1>;
L_0x1cbb850 .functor OR 1, L_0x1cbb0d0, L_0x1cbb740, C4<0>, C4<0>;
L_0x1cbbad0 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1cbbd20 .functor NOT 1, v0x1cb2fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbbf60 .functor NOT 1, v0x1cb3190_0, C4<0>, C4<0>, C4<0>;
L_0x1cbc200 .functor NOT 1, v0x1cb2f10_0, C4<0>, C4<0>, C4<0>;
L_0x1cbbe30 .functor NOT 1, v0x1cb3050_0, C4<0>, C4<0>, C4<0>;
L_0x1cbc710 .functor NOT 1, v0x1cb3190_0, C4<0>, C4<0>, C4<0>;
v0x1cb38a0_0 .net *"_ivl_0", 0 0, L_0x1cb9310;  1 drivers
v0x1cb3980_0 .net *"_ivl_10", 0 0, L_0x1cb9910;  1 drivers
v0x1cb3a60_0 .net *"_ivl_101", 0 0, L_0x1cbcb80;  1 drivers
v0x1cb3b50_0 .net *"_ivl_102", 0 0, L_0x1cbcc70;  1 drivers
v0x1cb3c30_0 .net *"_ivl_104", 0 0, L_0x1cbcf90;  1 drivers
v0x1cb3d60_0 .net *"_ivl_106", 0 0, L_0x1cbd290;  1 drivers
v0x1cb3e40_0 .net *"_ivl_12", 0 0, L_0x1cb9ad0;  1 drivers
v0x1cb3f20_0 .net *"_ivl_14", 0 0, L_0x1cb9be0;  1 drivers
v0x1cb4000_0 .net *"_ivl_16", 0 0, L_0x1cb9db0;  1 drivers
v0x1cb4170_0 .net *"_ivl_18", 0 0, L_0x1cb9e20;  1 drivers
v0x1cb4250_0 .net *"_ivl_2", 0 0, L_0x1cb93a0;  1 drivers
v0x1cb4330_0 .net *"_ivl_20", 0 0, L_0x1cb9f90;  1 drivers
v0x1cb4410_0 .net *"_ivl_22", 0 0, L_0x1cba000;  1 drivers
v0x1cb44f0_0 .net *"_ivl_24", 0 0, L_0x1cba0e0;  1 drivers
v0x1cb45d0_0 .net *"_ivl_26", 0 0, L_0x1cba1f0;  1 drivers
v0x1cb46b0_0 .net *"_ivl_28", 0 0, L_0x1cba070;  1 drivers
v0x1cb4790_0 .net *"_ivl_30", 0 0, L_0x1cba380;  1 drivers
v0x1cb4980_0 .net *"_ivl_32", 0 0, L_0x1cba4d0;  1 drivers
v0x1cb4a60_0 .net *"_ivl_34", 0 0, L_0x1cba540;  1 drivers
v0x1cb4b40_0 .net *"_ivl_36", 0 0, L_0x1cba6f0;  1 drivers
v0x1cb4c20_0 .net *"_ivl_38", 0 0, L_0x1cba760;  1 drivers
v0x1cb4d00_0 .net *"_ivl_4", 0 0, L_0x1cb9540;  1 drivers
v0x1cb4de0_0 .net *"_ivl_40", 0 0, L_0x1cba920;  1 drivers
v0x1cb4ec0_0 .net *"_ivl_42", 0 0, L_0x1cbaa30;  1 drivers
v0x1cb4fa0_0 .net *"_ivl_44", 0 0, L_0x1cbab60;  1 drivers
v0x1cb5080_0 .net *"_ivl_46", 0 0, L_0x1cbac20;  1 drivers
v0x1cb5160_0 .net *"_ivl_48", 0 0, L_0x1cbad60;  1 drivers
v0x1cb5240_0 .net *"_ivl_50", 0 0, L_0x1cbae70;  1 drivers
v0x1cb5320_0 .net *"_ivl_52", 0 0, L_0x1cbafc0;  1 drivers
v0x1cb5400_0 .net *"_ivl_54", 0 0, L_0x1cbb0d0;  1 drivers
v0x1cb54e0_0 .net *"_ivl_56", 0 0, L_0x1cbb2d0;  1 drivers
v0x1cb55c0_0 .net *"_ivl_58", 0 0, L_0x1cbb340;  1 drivers
v0x1cb56a0_0 .net *"_ivl_6", 0 0, L_0x1cb9650;  1 drivers
v0x1cb5990_0 .net *"_ivl_60", 0 0, L_0x1cbb4b0;  1 drivers
v0x1cb5a70_0 .net *"_ivl_62", 0 0, L_0x1cbb5c0;  1 drivers
v0x1cb5b50_0 .net *"_ivl_64", 0 0, L_0x1cbb740;  1 drivers
v0x1cb5c30_0 .net *"_ivl_68", 0 0, L_0x1cba650;  1 drivers
v0x1cb5d10_0 .net *"_ivl_70", 0 0, L_0x1cbbb40;  1 drivers
v0x1cb5df0_0 .net *"_ivl_72", 0 0, L_0x1cbbc30;  1 drivers
v0x1cb5ed0_0 .net *"_ivl_74", 0 0, L_0x1cbbad0;  1 drivers
v0x1cb5fb0_0 .net *"_ivl_76", 0 0, L_0x1cbbd20;  1 drivers
v0x1cb6090_0 .net *"_ivl_78", 0 0, L_0x1cbbec0;  1 drivers
v0x1cb6170_0 .net *"_ivl_8", 0 0, L_0x1cb9800;  1 drivers
v0x1cb6250_0 .net *"_ivl_80", 0 0, L_0x1cbc070;  1 drivers
v0x1cb6330_0 .net *"_ivl_82", 0 0, L_0x1cbbf60;  1 drivers
v0x1cb6410_0 .net *"_ivl_84", 0 0, L_0x1cbc160;  1 drivers
v0x1cb64f0_0 .net *"_ivl_87", 0 0, L_0x1cbc350;  1 drivers
v0x1cb65d0_0 .net *"_ivl_88", 0 0, L_0x1cbc200;  1 drivers
v0x1cb66b0_0 .net *"_ivl_90", 0 0, L_0x1cbbd90;  1 drivers
v0x1cb6790_0 .net *"_ivl_92", 0 0, L_0x1cbbe30;  1 drivers
v0x1cb6870_0 .net *"_ivl_94", 0 0, L_0x1cbc670;  1 drivers
v0x1cb6950_0 .net *"_ivl_96", 0 0, L_0x1cbc710;  1 drivers
v0x1cb6a30_0 .net *"_ivl_98", 0 0, L_0x1cbc970;  1 drivers
v0x1cb6b10_0 .net "a", 0 0, v0x1cb2f10_0;  alias, 1 drivers
v0x1cb6bb0_0 .net "b", 0 0, v0x1cb2fb0_0;  alias, 1 drivers
v0x1cb6ca0_0 .net "c", 0 0, v0x1cb3050_0;  alias, 1 drivers
v0x1cb6d90_0 .net "d", 0 0, v0x1cb3190_0;  alias, 1 drivers
v0x1cb6e80_0 .net "out_pos", 0 0, L_0x1cbd610;  alias, 1 drivers
v0x1cb6f40_0 .net "out_sop", 0 0, L_0x1cbb850;  alias, 1 drivers
L_0x1cba650 .arith/sum 1, v0x1cb2f10_0, v0x1cb2fb0_0;
L_0x1cbbb40 .arith/sum 1, L_0x1cba650, v0x1cb3050_0;
L_0x1cbbc30 .arith/sum 1, L_0x1cbbb40, v0x1cb3190_0;
L_0x1cbbec0 .arith/sum 1, L_0x1cbbad0, L_0x1cbbd20;
L_0x1cbc070 .arith/sum 1, L_0x1cbbec0, v0x1cb3050_0;
L_0x1cbc160 .arith/sum 1, L_0x1cbc070, L_0x1cbbf60;
L_0x1cbc350 .arith/mult 1, L_0x1cbbc30, L_0x1cbc160;
L_0x1cbbd90 .arith/sum 1, L_0x1cbc200, v0x1cb2fb0_0;
L_0x1cbc670 .arith/sum 1, L_0x1cbbd90, L_0x1cbbe30;
L_0x1cbc970 .arith/sum 1, L_0x1cbc670, L_0x1cbc710;
L_0x1cbcb80 .arith/mult 1, L_0x1cbc350, L_0x1cbc970;
L_0x1cbcc70 .arith/sum 1, v0x1cb2f10_0, v0x1cb2fb0_0;
L_0x1cbcf90 .arith/sum 1, L_0x1cbcc70, v0x1cb3050_0;
L_0x1cbd290 .arith/sum 1, L_0x1cbcf90, v0x1cb3190_0;
L_0x1cbd610 .arith/mult 1, L_0x1cbcb80, L_0x1cbd290;
S_0x1cb70c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c66610;
 .timescale -12 -12;
E_0x1c4d9f0 .event anyedge, v0x1cb7eb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cb7eb0_0;
    %nor/r;
    %assign/vec4 v0x1cb7eb0_0, 0;
    %wait E_0x1c4d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cb23e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb3320_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1cb23e0;
T_4 ;
    %wait E_0x1c64df0;
    %load/vec4 v0x1cb33c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cb3280_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1cb23e0;
T_5 ;
    %wait E_0x1c64c90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %wait E_0x1c64c90;
    %load/vec4 v0x1cb3280_0;
    %store/vec4 v0x1cb3320_0, 0, 1;
    %fork t_1, S_0x1cb2710;
    %jmp t_0;
    .scope S_0x1cb2710;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cb2950_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1cb2950_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c64c90;
    %load/vec4 v0x1cb2950_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb2950_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cb2950_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cb23e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c64df0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cb3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb3050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cb2fb0_0, 0;
    %assign/vec4 v0x1cb2f10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1cb3280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1cb3320_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c66610;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb7a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb7eb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c66610;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cb7a50_0;
    %inv;
    %store/vec4 v0x1cb7a50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c66610;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cb30f0_0, v0x1cb8020_0, v0x1cb7870_0, v0x1cb7910_0, v0x1cb79b0_0, v0x1cb7af0_0, v0x1cb7d70_0, v0x1cb7cd0_0, v0x1cb7c30_0, v0x1cb7b90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c66610;
T_9 ;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c66610;
T_10 ;
    %wait E_0x1c64df0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb7e10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7e10_0, 4, 32;
    %load/vec4 v0x1cb7f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7e10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb7e10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7e10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1cb7d70_0;
    %load/vec4 v0x1cb7d70_0;
    %load/vec4 v0x1cb7cd0_0;
    %xor;
    %load/vec4 v0x1cb7d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7e10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7e10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1cb7c30_0;
    %load/vec4 v0x1cb7c30_0;
    %load/vec4 v0x1cb7b90_0;
    %xor;
    %load/vec4 v0x1cb7c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7e10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1cb7e10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb7e10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter2/response3/top_module.sv";
