// Seed: 1527091126
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input wand id_9,
    input wire id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri id_15,
    output supply1 id_16,
    output wire id_17
    , id_27,
    input tri id_18,
    input tri1 id_19,
    input wor id_20,
    input uwire id_21,
    input tri0 id_22,
    output tri id_23,
    input wand id_24,
    input supply1 id_25
);
  genvar id_28;
  wire id_29;
  wire id_30;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output wand  id_4,
    output tri0  id_5,
    output tri1  id_6,
    output wand  id_7,
    input  tri0  id_8,
    input  uwire id_9,
    input  tri0  id_10,
    input  wire  id_11,
    input  uwire id_12,
    output tri0  id_13
);
  assign id_5 = 1;
  wire id_15;
  wire id_16;
  module_0(
      id_9,
      id_10,
      id_2,
      id_10,
      id_1,
      id_3,
      id_11,
      id_4,
      id_12,
      id_11,
      id_12,
      id_6,
      id_6,
      id_10,
      id_4,
      id_11,
      id_0,
      id_6,
      id_8,
      id_12,
      id_3,
      id_8,
      id_8,
      id_7,
      id_10,
      id_2
  );
endmodule
