{"Derong Liu": [0, ["Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups", ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062321", 0, "dac", 2017]], "Taemin Kim": [0.8832176923751831, ["Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", ["Wei Zuo", "Louis-Noel Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "https://doi.org/10.1145/3061639.3062195", 0, "dac", 2017]], "L. Riesebos": [0, ["Pauli Frames for Quantum Computer Architectures", ["L. Riesebos", "X. Fu", "S. Varsamopoulos", "Carmen G. Almudever", "Koen Bertels"], "https://doi.org/10.1145/3061639.3062300", 0, "dac", 2017]], "Peng Li": [0, ["Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits", ["Ya Wang", "Wenrui Zhang", "Peng Li", "Jian Gong"], "https://doi.org/10.1145/3061639.3062215", 0, "dac", 2017]], "Tajana Rosing": [0, ["Ultra-Efficient Processing In-Memory for Data Intensive Applications", ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "https://doi.org/10.1145/3061639.3062337", 0, "dac", 2017], ["CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing", ["Mohsen Imani", "Daniel Peroni", "Tajana Rosing"], "https://doi.org/10.1145/3061639.3062210", 0, "dac", 2017]], "Chris H. Kim": [5.475139508437366e-10, ["Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements", ["Chen Zhou", "Keshab K. Parhi", "Chris H. Kim"], "https://doi.org/10.1145/3061639.3062315", 0, "dac", 2017], ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Alexandre Yakovlev": [0, ["Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited", ["Vladimir Dubikhin", "Chris J. Myers", "Danil Sokolov", "Ioannis Syranidis", "Alexandre Yakovlev"], "https://doi.org/10.1145/3061639.3072945", 0, "dac", 2017]], "Sadia Moriam": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Dan Feng": [0, ["A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability", ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "https://doi.org/10.1145/3061639.3062191", 0, "dac", 2017]], "Michael Glass": [0, ["Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/3061639.3062298", 0, "dac", 2017]], "Zhenhua Zhu": [0, ["TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks", ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062326", 0, "dac", 2017]], "Peng Yang": [1.796872129489202e-05, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Mingxu Zhang": [0, ["Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture", ["Yi Wang", "Mingxu Zhang", "Jing Yang"], "https://doi.org/10.1145/3061639.3062242", 0, "dac", 2017]], "Lutong Wang": [2.7056159979110816e-07, ["Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes", ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "https://doi.org/10.1145/3061639.3062338", 0, "dac", 2017]], "Seongwoo Hong": [0.9998954832553864, ["3 Channel Dependency-Based Power Model for Mobile AMOLED Displays", ["Seongwoo Hong", "Suk-Won Kim", "Young-Jin Kim"], "https://doi.org/10.1145/3061639.3062181", 0, "dac", 2017]], "Felix Reimann": [0, ["Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited", ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072950", 0, "dac", 2017], ["Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/3061639.3062298", 0, "dac", 2017]], "Vinicius S. Livramento": [0, ["Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups", ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062321", 0, "dac", 2017], ["Concurrent Pin Access Optimization for Unidirectional Routing", ["Xiaoqing Xu", "Yibo Lin", "Vinicius S. Livramento", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062214", 0, "dac", 2017]], "Keith Kasprak": [0, ["On Characterizing Near-Threshold SRAM Failures in FinFET Technology", ["Shrikanth Ganapathy", "John Kalamatianos", "Keith Kasprak", "Steven Raasch"], "https://doi.org/10.1145/3061639.3062292", 0, "dac", 2017]], "Weizhe Hua": [0, ["Secure Information Flow Verification with Mutable Dependent Types", ["Andrew Ferraiuolo", "Weizhe Hua", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/3061639.3062316", 0, "dac", 2017]], "Dakai Zhu": [0, ["Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems", ["Abhishek Roy", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/3061639.3062238", 0, "dac", 2017]], "Masoud Babaie": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Deqing Zou": [0, ["Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement", ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "https://doi.org/10.1145/3061639.3062309", 0, "dac", 2017]], "Guangyu Sun": [0.00010970079893013462, ["Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns", ["Xian Zhang", "Guangyu Sun"], "https://doi.org/10.1145/3061639.3062329", 0, "dac", 2017]], "Chester Rebeiro": [0, ["XFC: A Framework for eXploitable Fault Characterization in Block Ciphers", ["Punit Khanna", "Chester Rebeiro", "Aritra Hazra"], "https://doi.org/10.1145/3061639.3062340", 0, "dac", 2017]], "Andrew B. Kahng": [8.938485951404118e-09, ["Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes", ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "https://doi.org/10.1145/3061639.3062338", 0, "dac", 2017]], "Xianfeng Li": [0, ["Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures", ["Xianfeng Li", "Guikang Chen", "Wen Wen"], "https://doi.org/10.1145/3061639.3062239", 0, "dac", 2017]], "Bita Darvish Rouhani": [0, ["Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning", ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"], "https://doi.org/10.1145/3061639.3062225", 0, "dac", 2017]], "Chita R. Das": [0, ["Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3061639.3062218", 0, "dac", 2017]], "Moslem Didehban": [0, ["InCheck: An In-application Recovery Scheme for Soft Errors", ["Moslem Didehban", "Sai Ram Dheeraj Lokam", "Aviral Shrivastava"], "https://doi.org/10.1145/3061639.3062265", 0, "dac", 2017]], "Ian OConnor": [0, ["Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques", ["Cedric Killian", "Daniel Chillet", "Sebastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian OConnor"], "https://doi.org/10.1145/3061639.3062237", 0, "dac", 2017]], "Saurabh N. Adya": [0, ["LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs", ["Love Singhal", "Mahesh A. Iyer", "Saurabh N. Adya"], "https://doi.org/10.1145/3061639.3062279", 0, "dac", 2017]], "Burhan Ahmad Mudassar": [0, ["Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation", ["Jong Hwan Ko", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3061639.3062228", 0, "dac", 2017]], "Azadeh Davoodi": [0, ["TraPL: Track Planning of Local Congestion for Global Routing", ["Daohang Shi", "Azadeh Davoodi"], "https://doi.org/10.1145/3061639.3062335", 0, "dac", 2017]], "Bhavya K. Daya": [0, ["Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems", ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/3061639.3062278", 0, "dac", 2017]], "Karthi Duraisamy": [0, ["Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC", ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "https://doi.org/10.1145/3061639.3062194", 0, "dac", 2017]], "Chun-Hao Lai": [0, ["Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach", ["Chun-Hao Lai", "Jishen Zhao", "Chia-Lin Yang"], "https://doi.org/10.1145/3061639.3062272", 0, "dac", 2017]], "Chun-Hong Shih": [0, ["Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits", ["Cheng-Yu Shih", "Chun-Hong Shih", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3061639.3062211", 0, "dac", 2017]], "Jan M. Rabaey": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017], ["Optimized Design of a Human Intranet Network", ["Ali Moin", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli", "Jan M. Rabaey"], "https://doi.org/10.1145/3061639.3062296", 0, "dac", 2017]], "Yu-Wing Tai": [0, ["Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs", ["Qingcheng Xiao", "Yun Liang", "Liqiang Lu", "Shengen Yan", "Yu-Wing Tai"], "https://doi.org/10.1145/3061639.3062244", 0, "dac", 2017]], "Pouya Fotouhi": [0, ["Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead", ["Fateme S. Hosseini", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "https://doi.org/10.1145/3061639.3062273", 0, "dac", 2017]], "Martin Barnasconi": [0, ["ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited", ["Martin Barnasconi", "Sumit Adhikari"], "https://doi.org/10.1145/3061639.3072951", 0, "dac", 2017]], "Wanli Chang": [0.0032291219104081392, ["Specification, Verification and Design of Evolving Automotive Software: Invited", ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072946", 0, "dac", 2017]], "Youngsoo Shin": [0.9997629821300507, ["Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization", ["Jaewoo Seo", "Jinwook Jung", "Sangmin Kim", "Youngsoo Shin"], "https://doi.org/10.1145/3061639.3062302", 0, "dac", 2017]], "Qingcheng Xiao": [0, ["Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs", ["Qingcheng Xiao", "Yun Liang", "Liqiang Lu", "Shengen Yan", "Yu-Wing Tai"], "https://doi.org/10.1145/3061639.3062244", 0, "dac", 2017]], "Zhicong Xie": [0, ["Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM", ["Shouyi Yin", "Zhicong Xie", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062232", 0, "dac", 2017]], "Pascal Reynier": [0, ["Coupled circuit/EM simulation for radio frequency circuits", ["Kai Bittner", "Hans Georg Brachtendorf", "Wim Schoenmaker", "Pascal Reynier"], "https://doi.org/10.1145/3061639.3062219", 0, "dac", 2017]], "Aamer Jaleel": [0, ["RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks", ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/3061639.3062313", 0, "dac", 2017]], "Pietro Mercati": [0, ["Multi-variable Dynamic Power Management for the GPU Subsystem", ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "https://doi.org/10.1145/3061639.3062288", 0, "dac", 2017]], "Anshuman Verma": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Akhil Guliani": [0, ["Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches", ["Dawei Li", "Kaicheng Zhang", "Akhil Guliani", "Seda Ogrenci Memik"], "https://doi.org/10.1145/3061639.3062197", 0, "dac", 2017]], "Yangdong Deng": [0, ["Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062284", 0, "dac", 2017]], "Rafael K. V. Maeda": [0, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Juexiao Su": [0, ["Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length", ["Juexiao Su", "Lei He"], "https://doi.org/10.1145/3061639.3062246", 0, "dac", 2017]], "Mitra Purandare": [0, ["Formal Techniques for Effective Co-verification of Hardware/Software Co-designs", ["Rajdeep Mukherjee", "Mitra Purandare", "Raphael Polig", "Daniel Kroening"], "https://doi.org/10.1145/3061639.3062253", 0, "dac", 2017]], "Usman Dastgeer": [0, ["Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems", ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3061639.3062269", 0, "dac", 2017]], "Aritra Hazra": [0, ["XFC: A Framework for eXploitable Fault Characterization in Block Ciphers", ["Punit Khanna", "Chester Rebeiro", "Aritra Hazra"], "https://doi.org/10.1145/3061639.3062340", 0, "dac", 2017]], "Nan Guan": [0, ["Task Mapping on SMART NoC: Contention Matters, Not the Distance", ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"], "https://doi.org/10.1145/3061639.3062323", 0, "dac", 2017]], "Jayanta Bhadra": [0, ["Extensibility in Automotive Security: Current Practice and Challenges: Invited", ["Sandip Ray", "Wen Chen", "Jayanta Bhadra", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/3061639.3072952", 0, "dac", 2017], ["Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery", ["Kuo-Kai Hsieh", "Li-C. Wang", "Wen Chen", "Jayanta Bhadra"], "https://doi.org/10.1145/3061639.3062271", 0, "dac", 2017]], "Jiang Hu": [0, ["SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits", ["Deepashree Sengupta", "Farhana Sharmin Snigdha", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062314", 0, "dac", 2017]], "Reena Panda": [0, ["Statistical Pattern Based Modeling of GPU Memory Access Streams", ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"], "https://doi.org/10.1145/3061639.3062320", 0, "dac", 2017]], "Wei-Yu Tsai": [0, ["Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3061639.3062218", 0, "dac", 2017]], "Jie Han": [0.031336999498307705, ["Hardware ODE Solvers using Stochastic Circuits", ["Siting Liu", "Jie Han"], "https://doi.org/10.1145/3061639.3062258", 0, "dac", 2017]], "Xiaoqing Xu": [0, ["Concurrent Pin Access Optimization for Unidirectional Routing", ["Xiaoqing Xu", "Yibo Lin", "Vinicius S. Livramento", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062214", 0, "dac", 2017]], "M. Sadegh Riazi": [0, ["PriSearch: Efficient Search on Private Data", ["M. Sadegh Riazi", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/3061639.3062305", 0, "dac", 2017]], "Laurent Masse-Navette": [0, ["Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation", ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David Chinnery"], "https://doi.org/10.1145/3061639.3062327", 0, "dac", 2017]], "Amin Malekpour": [0, ["TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs", ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1145/3061639.3062336", 0, "dac", 2017]], "Jing Su": [0, ["Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3061639.3062270", 0, "dac", 2017]], "Larry T. Pileggi": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Ren Chen": [0, ["Optimal Circuits for Parallel Bit Reversal", ["Ren Chen", "Viktor K. Prasanna"], "https://doi.org/10.1145/3061639.3062295", 0, "dac", 2017]], "Mehdi Baradaran Tahoori": [0, ["Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing", ["Anteneh Gebregiorgis", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3061639.3062240", 0, "dac", 2017]], "Andy D. Pimentel": [0, ["EDiFy: An Execution time Distribution Finder", ["Boudewijn Braams", "Sebastian Altmeyer", "Andy D. Pimentel"], "https://doi.org/10.1145/3061639.3062233", 0, "dac", 2017]], "Negar Reiskarimian": [0, ["Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited", ["Negar Reiskarimian", "Linxiao Zhang", "Harish Krishnaswamy"], "https://doi.org/10.1145/3061639.3072954", 0, "dac", 2017]], "Yu Hu": [0, ["An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers", ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"], "https://doi.org/10.1145/3061639.3062200", 0, "dac", 2017]], "Manish Gupta": [0, ["Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1145/3061639.3062212", 0, "dac", 2017]], "Jun Tao": [0, ["Correlated Rare Failure Analysis via Asymptotic Probability Evaluation", ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/3061639.3062217", 0, "dac", 2017]], "Caihua Fang": [0, ["A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability", ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "https://doi.org/10.1145/3061639.3062191", 0, "dac", 2017]], "Fan Gong": [4.2260115151293576e-05, ["Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture", ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062216", 0, "dac", 2017]], "Peng Chen": [0, ["Task Mapping on SMART NoC: Contention Matters, Not the Distance", ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"], "https://doi.org/10.1145/3061639.3062323", 0, "dac", 2017]], "Xuan Zeng": [0, ["Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits", ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3061639.3062234", 0, "dac", 2017], ["Correlated Rare Failure Analysis via Asymptotic Probability Evaluation", ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/3061639.3062217", 0, "dac", 2017]], "Qi Zhu": [0, ["Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited", ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072956", 0, "dac", 2017], ["Deep Reinforcement Learning for Building HVAC Control", ["Tianshu Wei", "Yanzhi Wang", "Qi Zhu"], "https://doi.org/10.1145/3061639.3062224", 0, "dac", 2017]], "Zhen Zhou": [0, ["Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System", ["M. Amimul Ehsan", "Hongyu An", "Zhen Zhou", "Yang Yi"], "https://doi.org/10.1145/3061639.3062196", 0, "dac", 2017]], "Kan Zhong": [0, ["SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems", ["Xiao Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"], "https://doi.org/10.1145/3061639.3062317", 0, "dac", 2017]], "Lin Song": [0.002806207921821624, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Optimized Design of a Human Intranet Network", ["Ali Moin", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli", "Jan M. Rabaey"], "https://doi.org/10.1145/3061639.3062296", 0, "dac", 2017], ["ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3061639.3062204", 0, "dac", 2017]], "Wim Schoenmaker": [0, ["Coupled circuit/EM simulation for radio frequency circuits", ["Kai Bittner", "Hans Georg Brachtendorf", "Wim Schoenmaker", "Pascal Reynier"], "https://doi.org/10.1145/3061639.3062219", 0, "dac", 2017]], "Xiaowei Li": [0, ["Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR", ["Ying Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/3061639.3062307", 0, "dac", 2017], ["Dadu: Accelerating Inverse Kinematics for High-DOF Robots", ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "https://doi.org/10.1145/3061639.3062223", 0, "dac", 2017]], "Giorgos Dimitrakopoulos": [0, ["Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation", ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David Chinnery"], "https://doi.org/10.1145/3061639.3062327", 0, "dac", 2017]], "Hang Xiao": [0, ["Dadu: Accelerating Inverse Kinematics for High-DOF Robots", ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "https://doi.org/10.1145/3061639.3062223", 0, "dac", 2017]], "Daniel Peroni": [0, ["CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing", ["Mohsen Imani", "Daniel Peroni", "Tajana Rosing"], "https://doi.org/10.1145/3061639.3062210", 0, "dac", 2017]], "Charles A. Kamhoua": [0, ["Estimation of Safe Sensor Measurements of Autonomous System Under Attack", ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "https://doi.org/10.1145/3061639.3062241", 0, "dac", 2017]], "Dennis Walter": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Martin Roetteler": [0, ["Hierarchical Reversible Logic Synthesis Using LUTs", ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "https://doi.org/10.1145/3061639.3062261", 0, "dac", 2017]], "Wei-Kuan Shih": [0, ["Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062236", 0, "dac", 2017], ["Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic", ["Shuo-Han Chen", "Yen-Ting Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062209", 0, "dac", 2017]], "Palkesh Jain": [0, ["Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays", ["Vivek Mishra", "Palkesh Jain", "Sravan K. Marella", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062266", 0, "dac", 2017]], "Salim Chowdhury": [0, ["Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups", ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062321", 0, "dac", 2017]], "David Chinnery": [0, ["Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation", ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David Chinnery"], "https://doi.org/10.1145/3061639.3062327", 0, "dac", 2017]], "Meng Li": [0, ["Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack", ["Meng Li", "Liangzhen Lai", "Vikas Chandra", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062220", 0, "dac", 2017]], "Yibo Lin": [0, ["Concurrent Pin Access Optimization for Unidirectional Routing", ["Xiaoqing Xu", "Yibo Lin", "Vinicius S. Livramento", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062214", 0, "dac", 2017]], "Bing Wu": [0.0030677259201183915, ["A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability", ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "https://doi.org/10.1145/3061639.3062191", 0, "dac", 2017]], "Jiangyuan Gu": [2.163906137608862e-10, ["Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect", ["Jiangyuan Gu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062322", 0, "dac", 2017]], "Andreas Dixius": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Hyein Lee": [0.9502944648265839, ["Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes", ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "https://doi.org/10.1145/3061639.3062338", 0, "dac", 2017]], "Roshan G. Ragel": [0, ["TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs", ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1145/3061639.3062336", 0, "dac", 2017]], "Kai Bittner": [0, ["Coupled circuit/EM simulation for radio frequency circuits", ["Kai Bittner", "Hans Georg Brachtendorf", "Wim Schoenmaker", "Pascal Reynier"], "https://doi.org/10.1145/3061639.3062219", 0, "dac", 2017]], "Xuefei Ning": [0, ["Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems", ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"], "https://doi.org/10.1145/3061639.3062248", 0, "dac", 2017]], "Jisung Park": [0.886696070432663, ["Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming", ["Myungsuk Kim", "Jaehoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"], "https://doi.org/10.1145/3061639.3062264", 0, "dac", 2017]], "Wei Hu": [0, ["Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking", ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "https://doi.org/10.1145/3061639.3062203", 0, "dac", 2017]], "Andrew Paverd": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Dmitri E. Nikonov": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Jesse Elwell": [0, ["RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks", ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/3061639.3062313", 0, "dac", 2017]], "Dean M. Tullsen": [0, ["Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1145/3061639.3062212", 0, "dac", 2017]], "Xian Zhang": [0, ["Toss-up Wear Leveling: Protecting Phase-Change Memories from Inconsistent Write Patterns", ["Xian Zhang", "Guangyu Sun"], "https://doi.org/10.1145/3061639.3062329", 0, "dac", 2017]], "Lizy K. John": [0, ["Statistical Pattern Based Modeling of GPU Memory Access Streams", ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"], "https://doi.org/10.1145/3061639.3062320", 0, "dac", 2017]], "Donghyun Kwon": [0.9940284192562103, ["Instruction-Level Data Isolation for the Kernel on ARM", ["Yeongpil Cho", "Donghyun Kwon", "Yunheung Paek"], "https://doi.org/10.1145/3061639.3062267", 0, "dac", 2017]], "Sungjoo Yoo": [1, ["Making DRAM Stronger Against Row Hammering", ["Mungyu Son", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo"], "https://doi.org/10.1145/3061639.3062281", 0, "dac", 2017]], "Jaehoon Lee": [0.9905749410390854, ["Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming", ["Myungsuk Kim", "Jaehoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"], "https://doi.org/10.1145/3061639.3062264", 0, "dac", 2017]], "John C. Eidson": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Domenic Forte": [0, ["FFD: A Framework for Fake Flash Detection", ["Zimu Guo", "Xiaolin Xu", "Mark M. Tehranipoor", "Domenic Forte"], "https://doi.org/10.1145/3061639.3062249", 0, "dac", 2017]], "Weichen Liu": [0, ["Task Mapping on SMART NoC: Contention Matters, Not the Distance", ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"], "https://doi.org/10.1145/3061639.3062323", 0, "dac", 2017]], "Sravan K. Marella": [0, ["Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays", ["Vivek Mishra", "Palkesh Jain", "Sravan K. Marella", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062266", 0, "dac", 2017]], "Paul Pop": [0, ["Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage", ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062334", 0, "dac", 2017]], "Praveen Raghavan": [0, ["Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes", ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "https://doi.org/10.1145/3061639.3062338", 0, "dac", 2017]], "Tao Li": [0, ["SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems", ["Xiao Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"], "https://doi.org/10.1145/3061639.3062317", 0, "dac", 2017]], "Xiangdong Hu": [0, ["Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits", ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3061639.3062234", 0, "dac", 2017]], "John Paul Strachan": [0, ["Rescuing Memristor-based Neuromorphic Design with High Defects", ["Chenchen Liu", "Miao Hu", "John Paul Strachan", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062310", 0, "dac", 2017]], "Duo Ding": [0, ["Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups", ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062321", 0, "dac", 2017]], "Zhengbin Pang": [0, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Mahesh A. Iyer": [0, ["LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs", ["Love Singhal", "Mahesh A. Iyer", "Saurabh N. Adya"], "https://doi.org/10.1145/3061639.3062279", 0, "dac", 2017]], "Azad Naeemi": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Licong Zhang": [0, ["Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited", ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072956", 0, "dac", 2017], ["Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited", ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072950", 0, "dac", 2017], ["Specification, Verification and Design of Evolving Automotive Software: Invited", ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072946", 0, "dac", 2017]], "Liangzhen Lai": [0, ["Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack", ["Meng Li", "Liangzhen Lai", "Vikas Chandra", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062220", 0, "dac", 2017]], "Shuo-Han Chen": [0, ["Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062236", 0, "dac", 2017], ["Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic", ["Shuo-Han Chen", "Yen-Ting Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062209", 0, "dac", 2017]], "Rajdeep Mukherjee": [0, ["Formal Techniques for Effective Co-verification of Hardware/Software Co-designs", ["Rajdeep Mukherjee", "Mitra Purandare", "Raphael Polig", "Daniel Kroening"], "https://doi.org/10.1145/3061639.3062253", 0, "dac", 2017]], "Haibo Zeng": [0, ["Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited", ["Meng Wu", "Haibo Zeng", "Chao Wang", "Huafeng Yu"], "https://doi.org/10.1145/3061639.3072957", 0, "dac", 2017]], "Kenneth ONeal": [0, ["HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs", ["Kenneth ONeal", "Philip Brisk", "Emily Shriver", "Michael Kishinevsky"], "https://doi.org/10.1145/3061639.3062257", 0, "dac", 2017]], "Bryan G. Hickerson": [0, ["Template Aware Coverage: Taking Coverage Analysis to the Next Level", ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "https://doi.org/10.1145/3061639.3062324", 0, "dac", 2017]], "Wei Tong": [0, ["A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability", ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "https://doi.org/10.1145/3061639.3062191", 0, "dac", 2017]], "Shengen Yan": [0, ["Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs", ["Qingcheng Xiao", "Yun Liang", "Liqiang Lu", "Shengen Yan", "Yu-Wing Tai"], "https://doi.org/10.1145/3061639.3062244", 0, "dac", 2017]], "Peter Debacker": [0, ["Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes", ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "https://doi.org/10.1145/3061639.3062338", 0, "dac", 2017]], "Alexandru Andrei": [0, ["Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems", ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3061639.3062269", 0, "dac", 2017]], "Yu Tai": [0, ["Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking", ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "https://doi.org/10.1145/3061639.3062203", 0, "dac", 2017]], "Ryan Kastner": [0, ["Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking", ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "https://doi.org/10.1145/3061639.3062203", 0, "dac", 2017], ["An Architecture for Learning Stream Distributions with Application to RNG Testing", ["Alric Althoff", "Ryan Kastner"], "https://doi.org/10.1145/3061639.3062199", 0, "dac", 2017]], "X. Fu": [0, ["Pauli Frames for Quantum Computer Architectures", ["L. Riesebos", "X. Fu", "S. Varsamopoulos", "Carmen G. Almudever", "Koen Bertels"], "https://doi.org/10.1145/3061639.3062300", 0, "dac", 2017]], "Yangfeng Su": [0, ["Correlated Rare Failure Analysis via Asymptotic Probability Evaluation", ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/3061639.3062217", 0, "dac", 2017]], "Graziano Pravadelli": [0, ["A-TEAM: Automatic template-based assertion miner", ["Alessandro Danese", "Nicolo Dalla Riva", "Graziano Pravadelli"], "https://doi.org/10.1145/3061639.3062206", 0, "dac", 2017]], "R. Iris Bahar": [0, ["Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks", ["Hokchhay Tann", "Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/3061639.3062259", 0, "dac", 2017]], "Chao Wang": [0.3783327341079712, ["Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited", ["Meng Wu", "Haibo Zeng", "Chao Wang", "Huafeng Yu"], "https://doi.org/10.1145/3061639.3072957", 0, "dac", 2017]], "Li-C. Wang": [9.818648686632514e-05, ["Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery", ["Kuo-Kai Hsieh", "Li-C. Wang", "Wen Chen", "Jayanta Bhadra"], "https://doi.org/10.1145/3061639.3062271", 0, "dac", 2017]], "Chunfeng Liu": [0, ["Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage", ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062334", 0, "dac", 2017]], "Yang Yi": [0.012746385298669338, ["Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System", ["M. Amimul Ehsan", "Hongyu An", "Zhen Zhou", "Yang Yi"], "https://doi.org/10.1145/3061639.3062196", 0, "dac", 2017]], "Chen Zhou": [0, ["Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements", ["Chen Zhou", "Keshab K. Parhi", "Chris H. Kim"], "https://doi.org/10.1145/3061639.3062315", 0, "dac", 2017]], "Norbert Wehn": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Thomas Nyman": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Vikas Chandra": [0, ["Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack", ["Meng Li", "Liangzhen Lai", "Vikas Chandra", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062220", 0, "dac", 2017]], "Alfio Di Mauro": [0, ["An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction", ["Alfio Di Mauro", "Francesco Conti", "Luca Benini"], "https://doi.org/10.1145/3061639.3062201", 0, "dac", 2017]], "Ali Moin": [0, ["Optimized Design of a Human Intranet Network", ["Ali Moin", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli", "Jan M. Rabaey"], "https://doi.org/10.1145/3061639.3062296", 0, "dac", 2017]], "N. Asokan": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Danil Sokolov": [0, ["Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited", ["Vladimir Dubikhin", "Chris J. Myers", "Danil Sokolov", "Ioannis Syranidis", "Alexandre Yakovlev"], "https://doi.org/10.1145/3061639.3072945", 0, "dac", 2017]], "Jeffrey A. Weldon": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Morteza Biglari-Abhari": [0, ["Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems", ["Maryam Hemmati", "Morteza Biglari-Abhari", "Smail Niar", "Stevan Berber"], "https://doi.org/10.1145/3061639.3062308", 0, "dac", 2017]], "Vijaykrishnan Narayanan": [0, ["Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3061639.3062218", 0, "dac", 2017]], "Li-Shiuan Peh": [0, ["HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect", ["Manupa Karunaratne", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3061639.3062262", 0, "dac", 2017], ["Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems", ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/3061639.3062278", 0, "dac", 2017]], "Xinnian Zheng": [0, ["Statistical Pattern Based Modeling of GPU Memory Access Streams", ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"], "https://doi.org/10.1145/3061639.3062320", 0, "dac", 2017]], "Soheil Hashemi": [0, ["Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks", ["Hokchhay Tann", "Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/3061639.3062259", 0, "dac", 2017]], "Andrey Ayupov": [0, ["Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", ["Wei Zuo", "Louis-Noel Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "https://doi.org/10.1145/3061639.3062195", 0, "dac", 2017]], "Carles Hernandez": [0, ["DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis", ["Sergi Alcaide", "Carles Hernandez", "Antoni Roca", "Jaume Abella"], "https://doi.org/10.1145/3061639.3062231", 0, "dac", 2017]], "Anteneh Gebregiorgis": [0, ["Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing", ["Anteneh Gebregiorgis", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3061639.3062240", 0, "dac", 2017]], "Steven Raasch": [0, ["On Characterizing Near-Threshold SRAM Failures in FinFET Technology", ["Shrikanth Ganapathy", "John Kalamatianos", "Keith Kasprak", "Steven Raasch"], "https://doi.org/10.1145/3061639.3062292", 0, "dac", 2017], ["Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1145/3061639.3062212", 0, "dac", 2017]], "Unmesh D. Bordoloi": [0, ["Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems", ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3061639.3062269", 0, "dac", 2017]], "Dewen Zeng": [0, ["An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers", ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"], "https://doi.org/10.1145/3061639.3062200", 0, "dac", 2017]], "Junwhan Ahn": [0.8861767053604126, ["Making DRAM Stronger Against Row Hammering", ["Mungyu Son", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo"], "https://doi.org/10.1145/3061639.3062281", 0, "dac", 2017]], "Lei Yang": [0.001596404705196619, ["Task Mapping on SMART NoC: Contention Matters, Not the Distance", ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"], "https://doi.org/10.1145/3061639.3062323", 0, "dac", 2017]], "Aayush Ankit": [0, ["RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks", ["Aayush Ankit", "Abhronil Sengupta", "Priyadarshini Panda", "Kaushik Roy"], "https://doi.org/10.1145/3061639.3062311", 0, "dac", 2017]], "Shaojun Wei": [0, ["Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect", ["Jiangyuan Gu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062322", 0, "dac", 2017], ["A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment", ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062182", 0, "dac", 2017], ["A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications", ["Peng Ouyang", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062187", 0, "dac", 2017], ["Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062284", 0, "dac", 2017], ["Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM", ["Shouyi Yin", "Zhicong Xie", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062232", 0, "dac", 2017]], "Sachin S. Sapatnekar": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017], ["Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays", ["Vivek Mishra", "Palkesh Jain", "Sravan K. Marella", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062266", 0, "dac", 2017], ["SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits", ["Deepashree Sengupta", "Farhana Sharmin Snigdha", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062314", 0, "dac", 2017]], "Rosario M. Incandela": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Caleb Serafy": [0, ["Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors", ["Zhiyuan Yang", "Caleb Serafy", "Tiantao Lu", "Ankur Srivastava"], "https://doi.org/10.1145/3061639.3062301", 0, "dac", 2017]], "Tseng-Yi Chen": [0, ["VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Yu-Ming Chang"], "https://doi.org/10.1145/3061639.3062339", 0, "dac", 2017], ["Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062236", 0, "dac", 2017]], "Luan H. K. Duong": [0, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Jinting Ren": [0, ["SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems", ["Xiao Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"], "https://doi.org/10.1145/3061639.3062317", 0, "dac", 2017]], "Tim Schmidt": [0, ["Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation", ["Tim Schmidt", "Guantao Liu", "Rainer Domer"], "https://doi.org/10.1145/3061639.3062243", 0, "dac", 2017]], "Tim Guneysu": [0, ["Cryptography for Next Generation TLS: Implementing the RFC 7748 Elliptic Curve448 Cryptosystem in Hardware", ["Pascal Sasdrich", "Tim Guneysu"], "https://doi.org/10.1145/3061639.3062222", 0, "dac", 2017]], "Nicola Bombieri": [0, ["Power-aware Performance Tuning of GPU Applications Through Microbenchmarking", ["Nicola Bombieri", "Federico Busato", "Franco Fummi"], "https://doi.org/10.1145/3061639.3062304", 0, "dac", 2017]], "Shiqi Lian": [0, ["Dadu: Accelerating Inverse Kinematics for High-DOF Robots", ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "https://doi.org/10.1145/3061639.3062223", 0, "dac", 2017]], "Xuan Zhang": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Nael B. Abu-Ghazaleh": [0, ["RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks", ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/3061639.3062313", 0, "dac", 2017]], "Muhammad Aimal Rehman": [0, ["Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection", ["Muhammad Adeel Pasha", "Momin Uppal", "Muhammad Hassan Ahmed", "Muhammad Aimal Rehman", "Muhammad Awais Bin Altaf"], "https://doi.org/10.1145/3061639.3062332", 0, "dac", 2017]], "Yuan-Hao Chang": [1.506132818462902e-07, ["VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Yu-Ming Chang"], "https://doi.org/10.1145/3061639.3062339", 0, "dac", 2017], ["Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062236", 0, "dac", 2017]], "Vijay Raghunathan": [0, ["Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System", ["Arnab Raha", "Vijay Raghunathan"], "https://doi.org/10.1145/3061639.3062333", 0, "dac", 2017]], "Philip Brisk": [0, ["Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking", ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "https://doi.org/10.1145/3061639.3062203", 0, "dac", 2017], ["HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs", ["Kenneth ONeal", "Philip Brisk", "Emily Shriver", "Michael Kishinevsky"], "https://doi.org/10.1145/3061639.3062257", 0, "dac", 2017]], "Ankur Agrawal": [0, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Sri Parameswaran": [0, ["TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs", ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1145/3061639.3062336", 0, "dac", 2017]], "Friedrich Pauls": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Michael T. Niemier": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017], ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Wenrui Zhang": [0, ["Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits", ["Ya Wang", "Wenrui Zhang", "Peng Li", "Jian Gong"], "https://doi.org/10.1145/3061639.3062215", 0, "dac", 2017]], "Zhuo Feng": [0, ["A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification", ["Zhiqiang Zhao", "Zhuo Feng"], "https://doi.org/10.1145/3061639.3062193", 0, "dac", 2017]], "Hyeonuk Kim": [0.9992760717868805, ["A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks", ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3061639.3062189", 0, "dac", 2017]], "Qinghang Zhao": [0, ["Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062227", 0, "dac", 2017]], "Clifford Wolf": [0, ["Toggle MUX: How X-Optimism Can Lead to Malicious Hardware", ["Christian Krieg", "Clifford Wolf", "Axel Jantsch", "Tanja Zseby"], "https://doi.org/10.1145/3061639.3062328", 0, "dac", 2017]], "Kuo-Sheng Wu": [2.9207644729467575e-06, ["Graph-Based Logic Bit Slicing for Datapath-Aware Placement", ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "https://doi.org/10.1145/3061639.3062254", 0, "dac", 2017]], "Yu-Chen Huang": [0, ["Fogging Effect Aware Placement in Electron Beam Lithography", ["Yu-Chen Huang", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062252", 0, "dac", 2017]], "James Coole": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Xiaolong Guo": [0, ["Estimation of Safe Sensor Measurements of Autonomous System Under Attack", ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "https://doi.org/10.1145/3061639.3062241", 0, "dac", 2017]], "Patrick Koeberl": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Priyanka Gomatam": [0, ["Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3061639.3062218", 0, "dac", 2017]], "Akshay Sharma": [0, ["Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups", ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062321", 0, "dac", 2017]], "Sebastian Haas": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Ghizlane Tibba": [0, ["Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited", ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072950", 0, "dac", 2017]], "Thomas R. Augustin": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Ghada Dessouky": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Jason Cong": [0, ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017], ["Bandwidth Optimization Through On-Chip Memory Restructuring for HLS", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "https://doi.org/10.1145/3061639.3062208", 0, "dac", 2017]], "Martin D. F. Wong": [0, ["LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs", ["Tin-Yin Lai", "Tsung-Wei Huang", "Martin D. F. Wong"], "https://doi.org/10.1145/3061639.3062274", 0, "dac", 2017]], "Yanan Lu": [0, ["Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062284", 0, "dac", 2017]], "Paul A. Crowell": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Wenping Zhu": [0, ["A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment", ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062182", 0, "dac", 2017]], "Leibo Liu": [0, ["A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment", ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062182", 0, "dac", 2017], ["Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062284", 0, "dac", 2017]], "Mohammadreza Mehrabian": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Taesik Na": [0.9115443229675293, ["Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation", ["Jong Hwan Ko", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3061639.3062228", 0, "dac", 2017]], "Beiye Liu": [0, ["Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks", ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062256", 0, "dac", 2017]], "Zhe Wang": [3.481757858025958e-06, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Andy Keep": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Hongyu An": [0.2115653157234192, ["Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System", ["M. Amimul Ehsan", "Hongyu An", "Zhen Zhou", "Yang Yi"], "https://doi.org/10.1145/3061639.3062196", 0, "dac", 2017]], "Linxiao Zhang": [0, ["Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited", ["Negar Reiskarimian", "Linxiao Zhang", "Harish Krishnaswamy"], "https://doi.org/10.1145/3061639.3072954", 0, "dac", 2017]], "Kenneth A. Ross": [0, ["Network Synthesis for Database Processing Units", ["Andrea Lottarini", "Stephen A. Edwards", "Kenneth A. Ross", "Martha A. Kim"], "https://doi.org/10.1145/3061639.3062289", 0, "dac", 2017]], "Tajana Simunic Rosing": [0, ["Multi-variable Dynamic Power Management for the GPU Subsystem", ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "https://doi.org/10.1145/3061639.3062288", 0, "dac", 2017]], "Paolo Ienne": [0, ["Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking", ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "https://doi.org/10.1145/3061639.3062203", 0, "dac", 2017]], "Muhammad Awais Bin Altaf": [0, ["Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection", ["Muhammad Adeel Pasha", "Momin Uppal", "Muhammad Hassan Ahmed", "Muhammad Aimal Rehman", "Muhammad Awais Bin Altaf"], "https://doi.org/10.1145/3061639.3062332", 0, "dac", 2017]], "Guang R. Gao": [0, ["Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead", ["Fateme S. Hosseini", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "https://doi.org/10.1145/3061639.3062273", 0, "dac", 2017]], "Tobias Seifert": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Krzysztof Czarnecki": [0, ["Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability", ["Manish Chauhan", "Rodolfo Pellizzoni", "Krzysztof Czarnecki"], "https://doi.org/10.1145/3061639.3062287", 0, "dac", 2017]], "Jingwen Leng": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Ting-Yu Shen": [0, ["Test Methodology for Dual-rail Asynchronous Circuits", ["Kuan-Yen Huang", "Ting-Yu Shen", "Chien-Mo James Li"], "https://doi.org/10.1145/3061639.3062325", 0, "dac", 2017]], "Kaushik Roy": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017], ["RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks", ["Aayush Ankit", "Abhronil Sengupta", "Priyadarshini Panda", "Kaushik Roy"], "https://doi.org/10.1145/3061639.3062311", 0, "dac", 2017]], "Axel Jantsch": [0, ["Toggle MUX: How X-Optimism Can Lead to Malicious Hardware", ["Christian Krieg", "Clifford Wolf", "Axel Jantsch", "Tanja Zseby"], "https://doi.org/10.1145/3061639.3062328", 0, "dac", 2017]], "Marc Beuchat": [0, ["Multi-variable Dynamic Power Management for the GPU Subsystem", ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "https://doi.org/10.1145/3061639.3062288", 0, "dac", 2017]], "Wenyu Sun": [0.0013258533726911992, ["Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062227", 0, "dac", 2017]], "Sungjin Lee": [0.8338425606489182, ["Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming", ["Myungsuk Kim", "Jaehoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"], "https://doi.org/10.1145/3061639.3062264", 0, "dac", 2017]], "Haoran Li": [0, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Wen Wen": [0, ["Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures", ["Xianfeng Li", "Guikang Chen", "Wen Wen"], "https://doi.org/10.1145/3061639.3062239", 0, "dac", 2017]], "Nektarios Georgios Tsoutsos": [0, ["ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited", ["Nikhil Gupta", "Fei Chen", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "https://doi.org/10.1145/3061639.3079847", 0, "dac", 2017]], "Naresh Shanbhag": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Raid Ayoub": [0, ["Multi-variable Dynamic Power Management for the GPU Subsystem", ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "https://doi.org/10.1145/3061639.3062288", 0, "dac", 2017]], "Yeongpil Cho": [0.995398536324501, ["Instruction-Level Data Isolation for the Kernel on ARM", ["Yeongpil Cho", "Donghyun Kwon", "Yunheung Paek"], "https://doi.org/10.1145/3061639.3062267", 0, "dac", 2017]], "Stephen A. Edwards": [0, ["Network Synthesis for Database Processing Units", ["Andrea Lottarini", "Stephen A. Edwards", "Kenneth A. Ross", "Martha A. Kim"], "https://doi.org/10.1145/3061639.3062289", 0, "dac", 2017]], "Sarma B. K. Vrudhula": [0, ["A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits", ["Niranjan Kulkarni", "Aykut Dengi", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/3061639.3062183", 0, "dac", 2017]], "Hai Helen Li": [0, ["Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks", ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062256", 0, "dac", 2017], ["Rescuing Memristor-based Neuromorphic Design with High Defects", ["Chenchen Liu", "Miao Hu", "John Paul Strachan", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062310", 0, "dac", 2017]], "Tianshu Wei": [0, ["Deep Reinforcement Learning for Building HVAC Control", ["Tianshu Wei", "Yanzhi Wang", "Qi Zhu"], "https://doi.org/10.1145/3061639.3062224", 0, "dac", 2017]], "Chenchen Liu": [0, ["Rescuing Memristor-based Neuromorphic Design with High Defects", ["Chenchen Liu", "Miao Hu", "John Paul Strachan", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062310", 0, "dac", 2017]], "Xiao Zhu": [0, ["SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems", ["Xiao Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"], "https://doi.org/10.1145/3061639.3062317", 0, "dac", 2017]], "Fei Chen": [0, ["ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited", ["Nikhil Gupta", "Fei Chen", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "https://doi.org/10.1145/3061639.3079847", 0, "dac", 2017]], "Sasikanth Manipatruni": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Christian Krieg": [0, ["Toggle MUX: How X-Optimism Can Lead to Malicious Hardware", ["Christian Krieg", "Clifford Wolf", "Axel Jantsch", "Tanja Zseby"], "https://doi.org/10.1145/3061639.3062328", 0, "dac", 2017]], "Peter A. Beerel": [0, ["Retiming of Two-Phase Latch-Based Resilient Circuits", ["Hsiao-Lun Wang", "Minghe Zhang", "Peter A. Beerel"], "https://doi.org/10.1145/3061639.3062312", 0, "dac", 2017]], "Boudewijn Braams": [0, ["EDiFy: An Execution time Distribution Finder", ["Boudewijn Braams", "Sebastian Altmeyer", "Andy D. Pimentel"], "https://doi.org/10.1145/3061639.3062233", 0, "dac", 2017]], "Bo-Yi Yu": [2.0147396753600333e-05, ["Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification", ["Kuan-Jung Chen", "Yu-Kai Chuang", "Bo-Yi Yu", "Shao-Yun Fang"], "https://doi.org/10.1145/3061639.3062283", 0, "dac", 2017]], "Pascal Sasdrich": [0, ["Cryptography for Next Generation TLS: Implementing the RFC 7748 Elliptic Curve448 Cryptosystem in Hardware", ["Pascal Sasdrich", "Tim Guneysu"], "https://doi.org/10.1145/3061639.3062222", 0, "dac", 2017]], "Yanzhi Wang": [1.0574650488592852e-07, ["Deep Reinforcement Learning for Building HVAC Control", ["Tianshu Wei", "Yanzhi Wang", "Qi Zhu"], "https://doi.org/10.1145/3061639.3062224", 0, "dac", 2017]], "Bing Li": [0, ["Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage", ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062334", 0, "dac", 2017], ["Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling", ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062213", 0, "dac", 2017]], "Shuo Wang": [0.00021898005797993392, ["FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs", ["Shuo Wang", "Yun Liang", "Wei Zhang"], "https://doi.org/10.1145/3061639.3062251", 0, "dac", 2017], ["A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model", ["Shuo Wang", "Yun Liang"], "https://doi.org/10.1145/3061639.3062185", 0, "dac", 2017]], "Fan Yang": [4.2260115151293576e-05, ["Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits", ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3061639.3062234", 0, "dac", 2017]], "Ian A. Young": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Daniel Kroening": [0, ["Formal Techniques for Effective Co-verification of Hardware/Software Co-designs", ["Rajdeep Mukherjee", "Mitra Purandare", "Raphael Polig", "Daniel Kroening"], "https://doi.org/10.1145/3061639.3062253", 0, "dac", 2017]], "Olivier Sentieys": [0, ["Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques", ["Cedric Killian", "Daniel Chillet", "Sebastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian OConnor"], "https://doi.org/10.1145/3061639.3062237", 0, "dac", 2017]], "Jungwook Choi": [0.9979303181171417, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Luca Benini": [0, ["An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction", ["Alfio Di Mauro", "Francesco Conti", "Luca Benini"], "https://doi.org/10.1145/3061639.3062201", 0, "dac", 2017]], "Jihong Kim": [1, ["Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming", ["Myungsuk Kim", "Jaehoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"], "https://doi.org/10.1145/3061639.3062264", 0, "dac", 2017]], "Momin Uppal": [0, ["Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection", ["Muhammad Adeel Pasha", "Momin Uppal", "Muhammad Hassan Ahmed", "Muhammad Aimal Rehman", "Muhammad Awais Bin Altaf"], "https://doi.org/10.1145/3061639.3062332", 0, "dac", 2017]], "Houman Homayoun": [0, ["Analyzing Hardware Based Malware Detectors", ["Nisarg Patel", "Avesta Sasan", "Houman Homayoun"], "https://doi.org/10.1145/3061639.3062202", 0, "dac", 2017]], "Myungsuk Kim": [0.9608669281005859, ["Improving Performance and Lifetime of Large-Page NAND Storages Using Erase-Free Subpage Programming", ["Myungsuk Kim", "Jaehoon Lee", "Sungjin Lee", "Jisung Park", "Jihong Kim"], "https://doi.org/10.1145/3061639.3062264", 0, "dac", 2017]], "Saman Kiamehr": [0, ["Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing", ["Anteneh Gebregiorgis", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3061639.3062240", 0, "dac", 2017]], "Tsung-Wei Huang": [0, ["LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs", ["Tin-Yin Lai", "Tsung-Wei Huang", "Martin D. F. Wong"], "https://doi.org/10.1145/3061639.3062274", 0, "dac", 2017]], "Stefan Hanzsche": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Peng Ouyang": [0, ["A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications", ["Peng Ouyang", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062187", 0, "dac", 2017]], "Aditi Kulkarni Mohite": [0, ["HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect", ["Manupa Karunaratne", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3061639.3062262", 0, "dac", 2017]], "Benedikt Nothen": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Xiaoyao Liang": [0, ["Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique", ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062318", 0, "dac", 2017], ["On Quality Trade-off Control for Approximate Computing Using Iterative Training", ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062294", 0, "dac", 2017]], "Mohsen Imani": [0, ["Ultra-Efficient Processing In-Memory for Data Intensive Applications", ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "https://doi.org/10.1145/3061639.3062337", 0, "dac", 2017], ["CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing", ["Mohsen Imani", "Daniel Peroni", "Tajana Rosing"], "https://doi.org/10.1145/3061639.3062210", 0, "dac", 2017]], "Chau-Chin Huang": [0, ["Graph-Based Logic Bit Slicing for Datapath-Aware Placement", ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "https://doi.org/10.1145/3061639.3062254", 0, "dac", 2017]], "Cheng-Yu Shih": [0, ["Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits", ["Cheng-Yu Shih", "Chun-Hong Shih", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3061639.3062211", 0, "dac", 2017]], "Wenqi Yin": [0, ["On Quality Trade-off Control for Approximate Computing Using Iterative Training", ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062294", 0, "dac", 2017]], "Hyesun Hong": [0.9280838519334793, ["Hierarchical Dataflow Modeling of Iterative Applications", ["Hyesun Hong", "Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/3061639.3062260", 0, "dac", 2017]], "Koen Bertels": [0, ["Pauli Frames for Quantum Computer Architectures", ["L. Riesebos", "X. Fu", "S. Varsamopoulos", "Carmen G. Almudever", "Koen Bertels"], "https://doi.org/10.1145/3061639.3062300", 0, "dac", 2017]], "Ahmad-Reza Sadeghi": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Jiajun Wang": [0.00028703524003503844, ["Statistical Pattern Based Modeling of GPU Memory Access Streams", ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"], "https://doi.org/10.1145/3061639.3062320", 0, "dac", 2017]], "Iris Hui-Ru Jiang": [0, ["Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation", ["Wei-Lun Chiu", "Iris Hui-Ru Jiang", "Chien-Pang Lu", "Yu-Tung Chang"], "https://doi.org/10.1145/3061639.3062303", 0, "dac", 2017], ["iClaire: A Fast and General Layout Pattern Classification Algorithm", ["Wei-Chun Chang", "Iris Hui-Ru Jiang", "Yen-Ting Yu", "Wei-Fang Liu"], "https://doi.org/10.1145/3061639.3062263", 0, "dac", 2017]], "Love Cederstrom": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Mengshuo Wang": [5.06936242983258e-10, ["Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits", ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3061639.3062234", 0, "dac", 2017]], "Huy Vo": [0, ["Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups", ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062321", 0, "dac", 2017]], "Andreas Springer": [0, ["A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation", ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "https://doi.org/10.1145/3061639.3062186", 0, "dac", 2017]], "Duo Liu": [0, ["SmartSwap: High-Performance and User Experience Friendly Swapping in Mobile Systems", ["Xiao Zhu", "Duo Liu", "Kan Zhong", "Jinting Ren", "Tao Li"], "https://doi.org/10.1145/3061639.3062317", 0, "dac", 2017]], "Sangmin Kim": [0.8031900078058243, ["Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization", ["Jaewoo Seo", "Jinwook Jung", "Sangmin Kim", "Youngsoo Shin"], "https://doi.org/10.1145/3061639.3062302", 0, "dac", 2017]], "Chih-Ching Kuo": [0, ["Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062236", 0, "dac", 2017]], "Supratik Guha": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Sandip Ray": [0, ["Extensibility in Automotive Security: Current Practice and Challenges: Invited", ["Sandip Ray", "Wen Chen", "Jayanta Bhadra", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/3061639.3072952", 0, "dac", 2017]], "Muhammad Hassan Ahmed": [0, ["Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection", ["Muhammad Adeel Pasha", "Momin Uppal", "Muhammad Hassan Ahmed", "Muhammad Aimal Rehman", "Muhammad Awais Bin Altaf"], "https://doi.org/10.1145/3061639.3062332", 0, "dac", 2017]], "Mohamad Baker Alawieh": [0, ["Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning", ["Mohamad Baker Alawieh", "Fa Wang", "Xin Li"], "https://doi.org/10.1145/3061639.3062235", 0, "dac", 2017]], "Aykut Dengi": [0, ["A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits", ["Niranjan Kulkarni", "Aykut Dengi", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/3061639.3062183", 0, "dac", 2017]], "Jinhang Choi": [0.4136433005332947, ["Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3061639.3062218", 0, "dac", 2017]], "Zhiliang Zeng": [0, ["Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design", ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3061639.3062285", 0, "dac", 2017]], "Hokchhay Tann": [0, ["Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks", ["Hokchhay Tann", "Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/3061639.3062259", 0, "dac", 2017]], "Muhammad Adeel Pasha": [0, ["Towards Design and Automation of Hardware-Friendly NOMA Receiver with Iterative Multi-User Detection", ["Muhammad Adeel Pasha", "Momin Uppal", "Muhammad Hassan Ahmed", "Muhammad Aimal Rehman", "Muhammad Awais Bin Altaf"], "https://doi.org/10.1145/3061639.3062332", 0, "dac", 2017]], "Debayan Roy": [0, ["Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited", ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072956", 0, "dac", 2017], ["Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited", ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072950", 0, "dac", 2017], ["Specification, Verification and Design of Evolving Automotive Software: Invited", ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072946", 0, "dac", 2017]], "Fateme S. Hosseini": [0, ["Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead", ["Fateme S. Hosseini", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "https://doi.org/10.1145/3061639.3062273", 0, "dac", 2017]], "Yunheung Paek": [1, ["Instruction-Level Data Isolation for the Kernel on ARM", ["Yeongpil Cho", "Donghyun Kwon", "Yunheung Paek"], "https://doi.org/10.1145/3061639.3062267", 0, "dac", 2017]], "Muhammad Shafique": [0, ["QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders", ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "https://doi.org/10.1145/3061639.3062306", 0, "dac", 2017], ["Low-overhead Aging-aware Resource Management on Embedded GPUs", ["Haeseung Lee", "Muhammad Shafique", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/3061639.3062277", 0, "dac", 2017], ["Statistical Error Analysis for Low Power Approximate Adders", ["Muhammad Kamran Ayub", "Osman Hasan", "Muhammad Shafique"], "https://doi.org/10.1145/3061639.3062319", 0, "dac", 2017]], "Xiaowei Xu": [0, ["An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers", ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"], "https://doi.org/10.1145/3061639.3062200", 0, "dac", 2017]], "Xiaoming Chen": [0, ["Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs", ["Xiaoming Chen", "Jianxu Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/3061639.3062297", 0, "dac", 2017]], "Franco Fummi": [0, ["Power-aware Performance Tuning of GPU Applications Through Microbenchmarking", ["Nicola Bombieri", "Federico Busato", "Franco Fummi"], "https://doi.org/10.1145/3061639.3062304", 0, "dac", 2017]], "Carlos Moreno": [0, ["Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers", ["Carlos Moreno", "Sebastian Fischmeister"], "https://doi.org/10.1145/3061639.3062245", 0, "dac", 2017]], "Chia-Lin Yang": [0.0003973046550527215, ["Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach", ["Chun-Hao Lai", "Jishen Zhao", "Chia-Lin Yang"], "https://doi.org/10.1145/3061639.3062272", 0, "dac", 2017]], "David Z. Pan": [0, ["A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology", ["Biying Xu", "Shaolan Li", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062192", 0, "dac", 2017], ["Cross-level Monte Carlo Framework for System Vulnerability Evaluation against Fault Attack", ["Meng Li", "Liangzhen Lai", "Vikas Chandra", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062220", 0, "dac", 2017], ["Streak: Synergistic Topology Generation and Route Synthesis for On-Chip Performance-Critical Signal Groups", ["Derong Liu", "Vinicius S. Livramento", "Salim Chowdhury", "Duo Ding", "Huy Vo", "Akshay Sharma", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062321", 0, "dac", 2017], ["Concurrent Pin Access Optimization for Unidirectional Routing", ["Xiaoqing Xu", "Yibo Lin", "Vinicius S. Livramento", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062214", 0, "dac", 2017]], "Darrell Schlom": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Yongpan Liu": [0, ["Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062227", 0, "dac", 2017]], "Aleksandar Ignjatovic": [0, ["TrojanGuard: Simple and Effective Hardware Trojan Mitigation Techniques for Pipelined MPSoCs", ["Amin Malekpour", "Roshan G. Ragel", "Aleksandar Ignjatovic", "Sri Parameswaran"], "https://doi.org/10.1145/3061639.3062336", 0, "dac", 2017]], "Jian Kuang": [0, ["Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond", ["Jian Kuang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3061639.3062250", 0, "dac", 2017], ["Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design", ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3061639.3062285", 0, "dac", 2017]], "Raviv Gal": [0, ["Template Aware Coverage: Taking Coverage Analysis to the Next Level", ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "https://doi.org/10.1145/3061639.3062324", 0, "dac", 2017]], "Lucas Davi": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Tulika Mitra": [0, ["HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect", ["Manupa Karunaratne", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3061639.3062262", 0, "dac", 2017]], "Jianxu Chen": [0, ["Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs", ["Xiaoming Chen", "Jianxu Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/3061639.3062297", 0, "dac", 2017]], "Xiangyu Wu": [2.4160663656402903e-06, ["On Quality Trade-off Control for Approximate Computing Using Iterative Training", ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062294", 0, "dac", 2017]], "Andrei Vladimirescu": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Yungang Bao": [0, ["Dadu: Accelerating Inverse Kinematics for High-DOF Robots", ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "https://doi.org/10.1145/3061639.3062223", 0, "dac", 2017]], "Wei-Chun Chang": [2.4603393285360653e-05, ["iClaire: A Fast and General Layout Pattern Classification Algorithm", ["Wei-Chun Chang", "Iris Hui-Ru Jiang", "Yen-Ting Yu", "Wei-Fang Liu"], "https://doi.org/10.1145/3061639.3062263", 0, "dac", 2017]], "Stefan Weithoffer": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Tulika Parija": [0, ["Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3061639.3062218", 0, "dac", 2017]], "Vladimir Dubikhin": [0, ["Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited", ["Vladimir Dubikhin", "Chris J. Myers", "Danil Sokolov", "Ioannis Syranidis", "Alexandre Yakovlev"], "https://doi.org/10.1145/3061639.3072945", 0, "dac", 2017]], "Rainer Domer": [0, ["Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation", ["Tim Schmidt", "Guantao Liu", "Rainer Domer"], "https://doi.org/10.1145/3061639.3062243", 0, "dac", 2017]], "Kwangsoo Han": [0.9999126493930817, ["Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes", ["Peter Debacker", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Praveen Raghavan", "Lutong Wang"], "https://doi.org/10.1145/3061639.3062338", 0, "dac", 2017]], "Kuo-Kai Hsieh": [0, ["Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery", ["Kuo-Kai Hsieh", "Li-C. Wang", "Wen Chen", "Jayanta Bhadra"], "https://doi.org/10.1145/3061639.3062271", 0, "dac", 2017]], "John A. Waicukauski": [0, ["A New Paradigm for Synthesis of Linear Decompressors", ["Emil Gizdarski", "Peter Wohl", "John A. Waicukauski"], "https://doi.org/10.1145/3061639.3062190", 0, "dac", 2017]], "Hsin-Wen Wei": [0, ["Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062236", 0, "dac", 2017], ["Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic", ["Shuo-Han Chen", "Yen-Ting Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062209", 0, "dac", 2017]], "Hyeon Uk Sim": [0.9992760717868805, ["A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks", ["Hyeon Uk Sim", "Jongeun Lee"], "https://doi.org/10.1145/3061639.3062290", 0, "dac", 2017]], "Sebastian Altmeyer": [0, ["EDiFy: An Execution time Distribution Finder", ["Boudewijn Braams", "Sebastian Altmeyer", "Andy D. Pimentel"], "https://doi.org/10.1145/3061639.3062233", 0, "dac", 2017]], "Jie Gu": [0.031336999498307705, ["Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management", ["Tianyu Jia", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/3061639.3062255", 0, "dac", 2017]], "Yazhou Zu": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Ming Cheng": [0, ["TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks", ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062326", 0, "dac", 2017]], "Yuxin Wang": [4.4390054426912684e-05, ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017]], "Robert Wille": [0, ["A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation", ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "https://doi.org/10.1145/3061639.3062186", 0, "dac", 2017]], "Guikang Chen": [0, ["Energy-Efficient Execution for Repetitive App Usages on big.LITTLE Architectures", ["Xianfeng Li", "Guikang Chen", "Wen Wen"], "https://doi.org/10.1145/3061639.3062239", 0, "dac", 2017]], "Gengjie Chen": [0, ["Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design", ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3061639.3062285", 0, "dac", 2017]], "Jiaqing Zhao": [0, ["Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062227", 0, "dac", 2017]], "Andrew Ferraiuolo": [0, ["Secure Information Flow Verification with Mutable Dependent Types", ["Andrew Ferraiuolo", "Weizhe Hua", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/3061639.3062316", 0, "dac", 2017]], "Grace Xing": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Edward Griffor": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Christian Mayr": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "S. Ramesh": [0, ["Specification, Verification and Design of Evolving Automotive Software: Invited", ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072946", 0, "dac", 2017]], "Mengchu Li": [0, ["Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling", ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062213", 0, "dac", 2017]], "Xiaobo Sharon Hu": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017], ["Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs", ["Xiaoming Chen", "Jianxu Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/3061639.3062297", 0, "dac", 2017]], "Edward Andert": [0, ["Crossroads: Time-Sensitive Autonomous Intersection Management Technique", ["Edward Andert", "Mohammad Khayatian", "Aviral Shrivastava"], "https://doi.org/10.1145/3061639.3062221", 0, "dac", 2017]], "Ioannis Syranidis": [0, ["Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited", ["Vladimir Dubikhin", "Chris J. Myers", "Danil Sokolov", "Ioannis Syranidis", "Alexandre Yakovlev"], "https://doi.org/10.1145/3061639.3072945", 0, "dac", 2017]], "Jun-Zhi Yang": [9.669749033491826e-06, ["Graph-Based Logic Bit Slicing for Datapath-Aware Placement", ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "https://doi.org/10.1145/3061639.3062254", 0, "dac", 2017]], "Giovanni De Micheli": [0, ["Hierarchical Reversible Logic Synthesis Using LUTs", ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "https://doi.org/10.1145/3061639.3062261", 0, "dac", 2017]], "Mengying Zhao": [0, ["Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors", ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062282", 0, "dac", 2017], ["Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture", ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062216", 0, "dac", 2017]], "H.-S. Philip Wong": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017], ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Raphael Polig": [0, ["Formal Techniques for Effective Co-verification of Hardware/Software Co-designs", ["Rajdeep Mukherjee", "Mitra Purandare", "Raphael Polig", "Daniel Kroening"], "https://doi.org/10.1145/3061639.3062253", 0, "dac", 2017]], "Hao Lu": [0, ["Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC", ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "https://doi.org/10.1145/3061639.3062194", 0, "dac", 2017]], "Sai Ram Dheeraj Lokam": [0, ["InCheck: An In-application Recovery Scheme for Soft Errors", ["Moslem Didehban", "Sai Ram Dheeraj Lokam", "Aviral Shrivastava"], "https://doi.org/10.1145/3061639.3062265", 0, "dac", 2017]], "Chris J. Myers": [0, ["Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems: Invited", ["Vladimir Dubikhin", "Chris J. Myers", "Danil Sokolov", "Ioannis Syranidis", "Alexandre Yakovlev"], "https://doi.org/10.1145/3061639.3072945", 0, "dac", 2017]], "Jing Li": [0, ["Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors", ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062282", 0, "dac", 2017]], "Alessandro Danese": [0, ["A-TEAM: Automatic template-based assertion miner", ["Alessandro Danese", "Nicolo Dalla Riva", "Graziano Pravadelli"], "https://doi.org/10.1145/3061639.3062206", 0, "dac", 2017]], "Yang Xie": [0, ["Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction", ["Yang Xie", "Ankur Srivastava"], "https://doi.org/10.1145/3061639.3062226", 0, "dac", 2017]], "Xuechao Wei": [0, ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017]], "Ying Wang": [0.0012957167637068778, ["Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR", ["Ying Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/3061639.3062307", 0, "dac", 2017], ["Dadu: Accelerating Inverse Kinematics for High-DOF Robots", ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "https://doi.org/10.1145/3061639.3062223", 0, "dac", 2017]], "Harish Krishnaswamy": [0, ["Linear Periodically Time-Varying (LPTV) Circuits Enable New Radio Architectures for Emerging Wireless Communication Paradigms: Extended Abstract: Invited", ["Negar Reiskarimian", "Linxiao Zhang", "Harish Krishnaswamy"], "https://doi.org/10.1145/3061639.3072954", 0, "dac", 2017]], "Daniel Lowell": [0, ["Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1145/3061639.3062212", 0, "dac", 2017]], "Jianping Wang": [3.997756552881482e-12, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "John Kalamatianos": [0, ["On Characterizing Near-Threshold SRAM Failures in FinFET Technology", ["Shrikanth Ganapathy", "John Kalamatianos", "Keith Kasprak", "Steven Raasch"], "https://doi.org/10.1145/3061639.3062292", 0, "dac", 2017], ["Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1145/3061639.3062212", 0, "dac", 2017]], "Guantao Liu": [0, ["Exploiting Thread and Data Level Parallelism for Ultimate Parallel SystemC Simulation", ["Tim Schmidt", "Guantao Liu", "Rainer Domer"], "https://doi.org/10.1145/3061639.3062243", 0, "dac", 2017]], "Muhammad Kamran Ayub": [0, ["Statistical Error Analysis for Low Power Approximate Adders", ["Muhammad Kamran Ayub", "Osman Hasan", "Muhammad Shafique"], "https://doi.org/10.1145/3061639.3062319", 0, "dac", 2017]], "Steven J. Koester": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Love Singhal": [0, ["LSC: A Large-Scale Consensus-Based Clustering Algorithm for High-Performance FPGAs", ["Love Singhal", "Mahesh A. Iyer", "Saurabh N. Adya"], "https://doi.org/10.1145/3061639.3062279", 0, "dac", 2017]], "Wen Chen": [0, ["Extensibility in Automotive Security: Current Practice and Challenges: Invited", ["Sandip Ray", "Wen Chen", "Jayanta Bhadra", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/3061639.3072952", 0, "dac", 2017], ["Learning to Produce Direct Tests for Security Verification Using Constrained Process Discovery", ["Kuo-Kai Hsieh", "Li-C. Wang", "Wen Chen", "Jayanta Bhadra"], "https://doi.org/10.1145/3061639.3062271", 0, "dac", 2017]], "Carmen G. Almudever": [0, ["Pauli Frames for Quantum Computer Architectures", ["L. Riesebos", "X. Fu", "S. Varsamopoulos", "Carmen G. Almudever", "Koen Bertels"], "https://doi.org/10.1145/3061639.3062300", 0, "dac", 2017]], "Muhammad Abdullah Hanif": [0, ["QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders", ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "https://doi.org/10.1145/3061639.3062306", 0, "dac", 2017]], "Jorg Henkel": [0, ["Towards Aging-Induced Approximations", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/3061639.3062331", 0, "dac", 2017]], "Smail Niar": [0, ["Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems", ["Maryam Hemmati", "Morteza Biglari-Abhari", "Smail Niar", "Stevan Berber"], "https://doi.org/10.1145/3061639.3062308", 0, "dac", 2017]], "Tsung-Yi Ho": [0, ["Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage", ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062334", 0, "dac", 2017], ["Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling", ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062213", 0, "dac", 2017]], "Nathan Wiebe": [0, ["Hierarchical Reversible Logic Synthesis Using LUTs", ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "https://doi.org/10.1145/3061639.3062261", 0, "dac", 2017]], "Andreas Grimmer": [0, ["A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation", ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "https://doi.org/10.1145/3061639.3062186", 0, "dac", 2017]], "Yun Liang": [0, ["FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs", ["Shuo Wang", "Yun Liang", "Wei Zhang"], "https://doi.org/10.1145/3061639.3062251", 0, "dac", 2017], ["A Comprehensive Framework for Synthesizing Stencil Algorithms on FPGAs using OpenCL Model", ["Shuo Wang", "Yun Liang"], "https://doi.org/10.1145/3061639.3062185", 0, "dac", 2017], ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017], ["Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs", ["Qingcheng Xiao", "Yun Liang", "Liqiang Lu", "Shengen Yan", "Yu-Wing Tai"], "https://doi.org/10.1145/3061639.3062244", 0, "dac", 2017]], "Shouyi Yin": [0, ["Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect", ["Jiangyuan Gu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062322", 0, "dac", 2017], ["A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications", ["Peng Ouyang", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062187", 0, "dac", 2017], ["Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM", ["Shouyi Yin", "Zhicong Xie", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062232", 0, "dac", 2017]], "Sumit Adhikari": [0, ["ESL Design in SystemC AMS: Introducing a top-down design methodology for mixed-signal systems: Invited", ["Martin Barnasconi", "Sumit Adhikari"], "https://doi.org/10.1145/3061639.3072951", 0, "dac", 2017]], "Chia-Yu Chen": [0, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Laurent Njilla": [0, ["Estimation of Safe Sensor Measurements of Autonomous System Under Attack", ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "https://doi.org/10.1145/3061639.3062241", 0, "dac", 2017]], "Shrikanth Ganapathy": [0, ["On Characterizing Near-Threshold SRAM Failures in FinFET Technology", ["Shrikanth Ganapathy", "John Kalamatianos", "Keith Kasprak", "Steven Raasch"], "https://doi.org/10.1145/3061639.3062292", 0, "dac", 2017]], "Behnam Khaleghi": [0, ["Towards Aging-Induced Approximations", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/3061639.3062331", 0, "dac", 2017]], "Qiao Li": [0, ["Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement", ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "https://doi.org/10.1145/3061639.3062309", 0, "dac", 2017]], "Louis-Noel Pouchet": [0, ["Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", ["Wei Zuo", "Louis-Noel Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "https://doi.org/10.1145/3061639.3062195", 0, "dac", 2017]], "Rajesh K. Gupta": [0, ["Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1145/3061639.3062212", 0, "dac", 2017]], "Kevin Stanton": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Francesco Paterna": [0, ["Multi-variable Dynamic Power Management for the GPU Subsystem", ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "https://doi.org/10.1145/3061639.3062288", 0, "dac", 2017]], "Mathias Soeken": [0, ["Hierarchical Reversible Logic Synthesis Using LUTs", ["Mathias Soeken", "Martin Roetteler", "Nathan Wiebe", "Giovanni De Micheli"], "https://doi.org/10.1145/3061639.3062261", 0, "dac", 2017]], "Michael L. Behm": [0, ["Template Aware Coverage: Taking Coverage Analysis to the Next Level", ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "https://doi.org/10.1145/3061639.3062324", 0, "dac", 2017]], "Peter Wohl": [0, ["A New Paradigm for Synthesis of Linear Decompressors", ["Emil Gizdarski", "Peter Wohl", "John A. Waicukauski"], "https://doi.org/10.1145/3061639.3062190", 0, "dac", 2017]], "Yuan Xie": [0, ["TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks", ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062326", 0, "dac", 2017]], "Jishen Zhao": [0, ["Leave the Cache Hierarchy Operation as It Is: A New Persistent Memory Accelerating Approach", ["Chun-Hao Lai", "Jishen Zhao", "Chia-Lin Yang"], "https://doi.org/10.1145/3061639.3062272", 0, "dac", 2017]], "Fa Wang": [9.835312766881543e-06, ["Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning", ["Mohamad Baker Alawieh", "Fa Wang", "Xin Li"], "https://doi.org/10.1145/3061639.3062235", 0, "dac", 2017]], "Wu-chun Feng": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Yuan-Hung Kuan": [0, ["VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Yu-Ming Chang"], "https://doi.org/10.1145/3061639.3062339", 0, "dac", 2017]], "Seungwon Kim": [0.9942077696323395, ["Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization", ["Seungwon Kim", "SangGi Do", "Seokhyeong Kang"], "https://doi.org/10.1145/3061639.3062247", 0, "dac", 2017]], "Sebastian Fischmeister": [0, ["Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers", ["Carlos Moreno", "Sebastian Fischmeister"], "https://doi.org/10.1145/3061639.3062245", 0, "dac", 2017]], "Yiyu Shi": [0, ["An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers", ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"], "https://doi.org/10.1145/3061639.3062200", 0, "dac", 2017]], "Evangeline F. Y. Young": [0, ["Fixed-Parameter Tractable Algorithms for Optimal Layout Decomposition and Beyond", ["Jian Kuang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3061639.3062250", 0, "dac", 2017], ["Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3061639.3062270", 0, "dac", 2017], ["Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design", ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3061639.3062285", 0, "dac", 2017]], "Nicolo Dalla Riva": [0, ["A-TEAM: Automatic template-based assertion miner", ["Alessandro Danese", "Nicolo Dalla Riva", "Graziano Pravadelli"], "https://doi.org/10.1145/3061639.3062206", 0, "dac", 2017]], "Pavlos M. Mattheakis": [0, ["Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation", ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David Chinnery"], "https://doi.org/10.1145/3061639.3062327", 0, "dac", 2017]], "Emil Gizdarski": [0, ["A New Paradigm for Synthesis of Linear Decompressors", ["Emil Gizdarski", "Peter Wohl", "John A. Waicukauski"], "https://doi.org/10.1145/3061639.3062190", 0, "dac", 2017]], "Jingning Liu": [0, ["A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability", ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "https://doi.org/10.1145/3061639.3062191", 0, "dac", 2017]], "Youxiang Chen": [0, ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017]], "Zhehui Wang": [7.527777825089288e-06, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Mungyu Son": [0.6981531828641891, ["Making DRAM Stronger Against Row Hammering", ["Mungyu Son", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo"], "https://doi.org/10.1145/3061639.3062281", 0, "dac", 2017]], "Xin Li": [0, ["Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning", ["Mohamad Baker Alawieh", "Fa Wang", "Xin Li"], "https://doi.org/10.1145/3061639.3062235", 0, "dac", 2017], ["Correlated Rare Failure Analysis via Asymptotic Probability Evaluation", ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/3061639.3062217", 0, "dac", 2017]], "S. Varsamopoulos": [0, ["Pauli Frames for Quantum Computer Architectures", ["L. Riesebos", "X. Fu", "S. Varsamopoulos", "Carmen G. Almudever", "Koen Bertels"], "https://doi.org/10.1145/3061639.3062300", 0, "dac", 2017]], "Jongeun Lee": [1, ["A New Stochastic Computing Multiplier with Application to Deep Convolutional Neural Networks", ["Hyeon Uk Sim", "Jongeun Lee"], "https://doi.org/10.1145/3061639.3062290", 0, "dac", 2017]], "Azalia Mirhoseini": [0, ["Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning", ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"], "https://doi.org/10.1145/3061639.3062225", 0, "dac", 2017]], "Hussam Amrouch": [0, ["Towards Aging-Induced Approximations", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/3061639.3062331", 0, "dac", 2017]], "Van-Dung Pham": [0, ["Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques", ["Cedric Killian", "Daniel Chillet", "Sebastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian OConnor"], "https://doi.org/10.1145/3061639.3062237", 0, "dac", 2017]], "Hyunsun Park": [0.9976388067007065, ["Making DRAM Stronger Against Row Hammering", ["Mungyu Son", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo"], "https://doi.org/10.1145/3061639.3062281", 0, "dac", 2017]], "Michail Maniatakos": [0, ["ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited", ["Nikhil Gupta", "Fei Chen", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "https://doi.org/10.1145/3061639.3079847", 0, "dac", 2017]], "Martha A. Kim": [3.4225263411107737e-13, ["Network Synthesis for Database Processing Units", ["Andrea Lottarini", "Stephen A. Edwards", "Kenneth A. Ross", "Martha A. Kim"], "https://doi.org/10.1145/3061639.3062289", 0, "dac", 2017]], "Werner Haselmayr": [0, ["A Discrete Model for Networked Labs-on-Chips: Linking the Physical World to Design Automation", ["Andreas Grimmer", "Werner Haselmayr", "Andreas Springer", "Robert Wille"], "https://doi.org/10.1145/3061639.3062186", 0, "dac", 2017]], "Saransh Gupta": [0, ["Ultra-Efficient Processing In-Memory for Data Intensive Applications", ["Mohsen Imani", "Saransh Gupta", "Tajana Rosing"], "https://doi.org/10.1145/3061639.3062337", 0, "dac", 2017]], "Samarjit Chakraborty": [0, ["Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited", ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072956", 0, "dac", 2017], ["Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited", ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072950", 0, "dac", 2017], ["Specification, Verification and Design of Evolving Automotive Software: Invited", ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072946", 0, "dac", 2017]], "Nikhil Gupta": [0, ["ObfusCADe: Obfuscating Additive Manufacturing CAD Models Against Counterfeiting: Invited", ["Nikhil Gupta", "Fei Chen", "Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "https://doi.org/10.1145/3061639.3079847", 0, "dac", 2017]], "Jian Weng": [0, ["Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062284", 0, "dac", 2017]], "Federico Busato": [0, ["Power-aware Performance Tuning of GPU Applications Through Microbenchmarking", ["Nicola Bombieri", "Federico Busato", "Franco Fummi"], "https://doi.org/10.1145/3061639.3062304", 0, "dac", 2017]], "Swagath Venkataramani": [0, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Stefan Scholze": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Yinhe Han": [0.005291704321280122, ["Dadu: Accelerating Inverse Kinematics for High-DOF Robots", ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "https://doi.org/10.1145/3061639.3062223", 0, "dac", 2017]], "Shaza Zeitouni": [0, ["LO-FAT: Low-Overhead Control Flow ATtestation in Hardware", ["Ghada Dessouky", "Shaza Zeitouni", "Thomas Nyman", "Andrew Paverd", "Lucas Davi", "Patrick Koeberl", "N. Asokan", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3061639.3062276", 0, "dac", 2017]], "Yi Wang": [0.0003460402149357833, ["Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture", ["Yi Wang", "Mingxu Zhang", "Jing Yang"], "https://doi.org/10.1145/3061639.3062242", 0, "dac", 2017]], "Zebo Peng": [0, ["Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems", ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3061639.3062269", 0, "dac", 2017]], "Peng Wei": [0, ["Bandwidth Optimization Through On-Chip Memory Restructuring for HLS", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "https://doi.org/10.1145/3061639.3062208", 0, "dac", 2017]], "Anand Raghunathan": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Seda Ogrenci Memik": [0, ["Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches", ["Dawei Li", "Kaicheng Zhang", "Akhil Guliani", "Seda Ogrenci Memik"], "https://doi.org/10.1145/3061639.3062197", 0, "dac", 2017]], "Raj Gautam Dutta": [0, ["Estimation of Safe Sensor Measurements of Autonomous System Under Attack", ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "https://doi.org/10.1145/3061639.3062241", 0, "dac", 2017]], "Petru Eles": [0, ["Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems", ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3061639.3062269", 0, "dac", 2017]], "Niranjan Kulkarni": [0, ["A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits", ["Niranjan Kulkarni", "Aykut Dengi", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/3061639.3062183", 0, "dac", 2017]], "Liqiang Lu": [0, ["Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs", ["Qingcheng Xiao", "Yun Liang", "Liqiang Lu", "Shengen Yan", "Yu-Wing Tai"], "https://doi.org/10.1145/3061639.3062244", 0, "dac", 2017]], "Andreas Gerstlauer": [0, ["Towards Aging-Induced Approximations", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/3061639.3062331", 0, "dac", 2017], ["Statistical Pattern Based Modeling of GPU Memory Access Streams", ["Reena Panda", "Xinnian Zheng", "Jiajun Wang", "Andreas Gerstlauer", "Lizy K. John"], "https://doi.org/10.1145/3061639.3062320", 0, "dac", 2017]], "Johannes Uhlig": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Michael Kishinevsky": [0, ["Multi-variable Dynamic Power Management for the GPU Subsystem", ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "https://doi.org/10.1145/3061639.3062288", 0, "dac", 2017], ["HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs", ["Kenneth ONeal", "Philip Brisk", "Emily Shriver", "Michael Kishinevsky"], "https://doi.org/10.1145/3061639.3062257", 0, "dac", 2017]], "Andrew Becker": [0, ["Arbitrary Precision and Complexity Tradeoffs for Gate-Level Information Flow Tracking", ["Andrew Becker", "Wei Hu", "Yu Tai", "Philip Brisk", "Ryan Kastner", "Paolo Ienne"], "https://doi.org/10.1145/3061639.3062203", 0, "dac", 2017]], "Pierluigi Nuzzo": [0, ["Optimized Design of a Human Intranet Network", ["Ali Moin", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli", "Jan M. Rabaey"], "https://doi.org/10.1145/3061639.3062296", 0, "dac", 2017], ["ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3061639.3062204", 0, "dac", 2017]], "Rene Schuffny": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Chun-Ning Lai": [0, ["Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation", ["Chun-Ning Lai", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3061639.3062299", 0, "dac", 2017]], "Yao-Wen Chang": [4.253035257306692e-08, ["Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs", ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062330", 0, "dac", 2017], ["Fogging Effect Aware Placement in Electron Beam Lithography", ["Yu-Chen Huang", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062252", 0, "dac", 2017], ["Graph-Based Logic Bit Slicing for Datapath-Aware Placement", ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "https://doi.org/10.1145/3061639.3062254", 0, "dac", 2017], ["Detailed Placement for Two-Dimensional Directed Self-Assembly Technology", ["Zhi-Wen Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062229", 0, "dac", 2017]], "Han Hu": [0, ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017]], "Patricia Derler": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Xiaolin Xu": [0, ["FFD: A Framework for Fake Flash Detection", ["Zimu Guo", "Xiaolin Xu", "Mark M. Tehranipoor", "Domenic Forte"], "https://doi.org/10.1145/3061639.3062249", 0, "dac", 2017]], "Rodolfo Pellizzoni": [0, ["Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability", ["Manish Chauhan", "Rodolfo Pellizzoni", "Krzysztof Czarnecki"], "https://doi.org/10.1145/3061639.3062287", 0, "dac", 2017]], "Chenchen Deng": [0, ["A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment", ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062182", 0, "dac", 2017], ["Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062284", 0, "dac", 2017]], "Zimu Guo": [0, ["FFD: A Framework for Fake Flash Detection", ["Zimu Guo", "Xiaolin Xu", "Mark M. Tehranipoor", "Domenic Forte"], "https://doi.org/10.1145/3061639.3062249", 0, "dac", 2017]], "Yang Zhang": [0, ["A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability", ["Yang Zhang", "Dan Feng", "Jingning Liu", "Wei Tong", "Bing Wu", "Caihua Fang"], "https://doi.org/10.1145/3061639.3062191", 0, "dac", 2017]], "Michael Rathmair": [0, ["Dealing with Uncertainties in Analog/Mixed-Signal Systems: Invited", ["Christoph Grimm", "Michael Rathmair"], "https://doi.org/10.1145/3061639.3072949", 0, "dac", 2017]], "Nan Sun": [0.08034272119402885, ["A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology", ["Biying Xu", "Shaolan Li", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062192", 0, "dac", 2017]], "Huawei Li": [0, ["Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off between QoS and QoR", ["Ying Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/3061639.3062307", 0, "dac", 2017]], "Xiangyu Bi": [0, ["Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique", ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062318", 0, "dac", 2017]], "Ya Wang": [0.00039490926428698003, ["Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits", ["Ya Wang", "Wenrui Zhang", "Peng Li", "Jian Gong"], "https://doi.org/10.1145/3061639.3062215", 0, "dac", 2017]], "Suk-Won Kim": [0.9938778132200241, ["3 Channel Dependency-Based Power Model for Mobile AMOLED Displays", ["Seongwoo Hong", "Suk-Won Kim", "Young-Jin Kim"], "https://doi.org/10.1145/3061639.3062181", 0, "dac", 2017]], "Andrew C. Myers": [0, ["Secure Information Flow Verification with Mutable Dependent Types", ["Andrew Ferraiuolo", "Weizhe Hua", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/3061639.3062316", 0, "dac", 2017]], "Mehmet Kayaalp": [0, ["RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks", ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/3061639.3062313", 0, "dac", 2017]], "Stefan Schiefer": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Yang Liu": [0, ["No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries", ["Wenjian He", "Sanjeev Das", "Wei Zhang", "Yang Liu"], "https://doi.org/10.1145/3061639.3062291", 0, "dac", 2017]], "Hang Zhang": [0, ["Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design", ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3061639.3062285", 0, "dac", 2017]], "Lee-Sup Kim": [0.9903254508972168, ["A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks", ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3061639.3062189", 0, "dac", 2017]], "Mohammad Khayatian": [0, ["Crossroads: Time-Sensitive Autonomous Intersection Management Technique", ["Edward Andert", "Mohammad Khayatian", "Aviral Shrivastava"], "https://doi.org/10.1145/3061639.3062221", 0, "dac", 2017], ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Haeseung Lee": [0.9986958652734756, ["Low-overhead Aging-aware Resource Management on Embedded GPUs", ["Haeseung Lee", "Muhammad Shafique", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/3061639.3062277", 0, "dac", 2017]], "Huiyu Mo": [0.1490732878446579, ["A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment", ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062182", 0, "dac", 2017]], "Sumeet Kumar Gupta": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Li Jiang": [0, ["Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique", ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062318", 0, "dac", 2017], ["On Quality Trade-off Control for Approximate Computing Using Iterative Training", ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062294", 0, "dac", 2017]], "Jie-Hong R. Jiang": [0, ["Path-Specific Functional Timing Verification under Floating and Transition Modes of Operation", ["Chun-Ning Lai", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3061639.3062299", 0, "dac", 2017], ["Closing the Accuracy Gap of Static Performance Analysis of Asynchronous Circuits", ["Cheng-Yu Shih", "Chun-Hong Shih", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3061639.3062211", 0, "dac", 2017]], "Aviral Shrivastava": [0, ["InCheck: An In-application Recovery Scheme for Soft Errors", ["Moslem Didehban", "Sai Ram Dheeraj Lokam", "Aviral Shrivastava"], "https://doi.org/10.1145/3061639.3062265", 0, "dac", 2017], ["Crossroads: Time-Sensitive Autonomous Intersection Management Technique", ["Edward Andert", "Mohammad Khayatian", "Aviral Shrivastava"], "https://doi.org/10.1145/3061639.3062221", 0, "dac", 2017], ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Sanjeev Das": [0, ["No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries", ["Wenjian He", "Sanjeev Das", "Wei Zhang", "Yang Liu"], "https://doi.org/10.1145/3061639.3062291", 0, "dac", 2017]], "Emil Matus": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "John Marshall": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Chien-Mo James Li": [0, ["Test Methodology for Dual-rail Asynchronous Circuits", ["Kuan-Yen Huang", "Ting-Yu Shen", "Chien-Mo James Li"], "https://doi.org/10.1145/3061639.3062325", 0, "dac", 2017]], "Mengquan Li": [0, ["Task Mapping on SMART NoC: Contention Matters, Not the Distance", ["Lei Yang", "Weichen Liu", "Peng Chen", "Nan Guan", "Mengquan Li"], "https://doi.org/10.1145/3061639.3062323", 0, "dac", 2017]], "Yu-Tung Chang": [0.0006177312461659312, ["Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation", ["Wei-Lun Chiu", "Iris Hui-Ru Jiang", "Chien-Pang Lu", "Yu-Tung Chang"], "https://doi.org/10.1145/3061639.3062303", 0, "dac", 2017]], "Hengyi Liang": [0, ["Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited", ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072956", 0, "dac", 2017]], "Huafeng Yu": [7.264102919180004e-08, ["Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited", ["Meng Wu", "Haibo Zeng", "Chao Wang", "Huafeng Yu"], "https://doi.org/10.1145/3061639.3072957", 0, "dac", 2017]], "John Sampson": [0, ["Co-training of Feature Extraction and Classification using Partitioned Convolutional Neural Networks", ["Wei-Yu Tsai", "Jinhang Choi", "Tulika Parija", "Priyanka Gomatam", "Chita R. Das", "John Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/3061639.3062218", 0, "dac", 2017]], "Nisarg Patel": [0, ["Analyzing Hardware Based Malware Detectors", ["Nisarg Patel", "Avesta Sasan", "Houman Homayoun"], "https://doi.org/10.1145/3061639.3062202", 0, "dac", 2017]], "Manish Chauhan": [0, ["Modeling the Effects of AUTOSAR Overheads on Application Timing and Schedulability", ["Manish Chauhan", "Rodolfo Pellizzoni", "Krzysztof Czarnecki"], "https://doi.org/10.1145/3061639.3062287", 0, "dac", 2017]], "Donald M. Chiarulli": [0, ["Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks", ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062256", 0, "dac", 2017]], "Philipp Mundhenk": [0, ["Dynamic Platforms for Uncertainty Management in Future Automotive E/E Architectures: Invited", ["Philipp Mundhenk", "Ghizlane Tibba", "Licong Zhang", "Felix Reimann", "Debayan Roy", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072950", 0, "dac", 2017]], "Ziran Zhu": [0, ["Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs", ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062330", 0, "dac", 2017]], "Yu Wang": [0, ["TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks", ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062326", 0, "dac", 2017], ["Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems", ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"], "https://doi.org/10.1145/3061639.3062248", 0, "dac", 2017]], "Mark M. Tehranipoor": [0, ["FFD: A Framework for Fake Flash Detection", ["Zimu Guo", "Xiaolin Xu", "Mark M. Tehranipoor", "Domenic Forte"], "https://doi.org/10.1145/3061639.3062249", 0, "dac", 2017]], "Tianjian Li": [0, ["Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique", ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062318", 0, "dac", 2017]], "Vivek Mishra": [0, ["Incorporating the Role of Stress on Electromigration in Power Grids with Via Arrays", ["Vivek Mishra", "Palkesh Jain", "Sravan K. Marella", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062266", 0, "dac", 2017]], "Joydeep Rakshit": [0, ["ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories", ["Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/3061639.3062205", 0, "dac", 2017]], "Stevan Berber": [0, ["Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems", ["Maryam Hemmati", "Morteza Biglari-Abhari", "Smail Niar", "Stevan Berber"], "https://doi.org/10.1145/3061639.3062308", 0, "dac", 2017]], "Dmitry V. Ponomarev": [0, ["RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks", ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/3061639.3062313", 0, "dac", 2017]], "Jinwook Oh": [0.9926876276731491, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Ankur Srivastava": [0, ["Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction", ["Yang Xie", "Ankur Srivastava"], "https://doi.org/10.1145/3061639.3062226", 0, "dac", 2017], ["Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors", ["Zhiyuan Yang", "Caleb Serafy", "Tiantao Lu", "Ankur Srivastava"], "https://doi.org/10.1145/3061639.3062301", 0, "dac", 2017]], "Soonhoi Ha": [1, ["Hierarchical Dataflow Modeling of Iterative Applications", ["Hyesun Hong", "Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/3061639.3062260", 0, "dac", 2017]], "Mengyun Liu": [0, ["Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems", ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"], "https://doi.org/10.1145/3061639.3062248", 0, "dac", 2017]], "Handi Yu": [0.0040094980504363775, ["Correlated Rare Failure Analysis via Asymptotic Probability Evaluation", ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/3061639.3062217", 0, "dac", 2017]], "Rehan Hafiz": [0, ["QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders", ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "https://doi.org/10.1145/3061639.3062306", 0, "dac", 2017]], "David M. Brooks": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Zhiping Jia": [0, ["Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors", ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062282", 0, "dac", 2017], ["Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture", ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062216", 0, "dac", 2017]], "Sergi Alcaide": [0, ["DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis", ["Sergi Alcaide", "Carles Hernandez", "Antoni Roca", "Jaume Abella"], "https://doi.org/10.1145/3061639.3062231", 0, "dac", 2017]], "Jaehyeong Sim": [0.9993225634098053, ["A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks", ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3061639.3062189", 0, "dac", 2017]], "Peipei Zhou": [0, ["Bandwidth Optimization Through On-Chip Memory Restructuring for HLS", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "https://doi.org/10.1145/3061639.3062208", 0, "dac", 2017]], "Khaled N. Khasawneh": [0, ["RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks", ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/3061639.3062313", 0, "dac", 2017]], "Avi Ziv": [0, ["Template Aware Coverage: Taking Coverage Analysis to the Next Level", ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "https://doi.org/10.1145/3061639.3062324", 0, "dac", 2017]], "Yu-Kai Chuang": [0, ["Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification", ["Kuan-Jung Chen", "Yu-Kai Chuang", "Bo-Yi Yu", "Shao-Yun Fang"], "https://doi.org/10.1145/3061639.3062283", 0, "dac", 2017]], "Lav R. Varshney": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Changhao Yan": [0, ["Efficient Bayesian Yield Optimization Approach for Analog and SRAM Circuits", ["Mengshuo Wang", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Xiangdong Hu"], "https://doi.org/10.1145/3061639.3062234", 0, "dac", 2017]], "M. Amimul Ehsan": [0, ["Adaptation of Enhanced TSV Capacitance as Membrane Property in 3D Brain-inspired Computing System", ["M. Amimul Ehsan", "Hongyu An", "Zhen Zhou", "Yang Yi"], "https://doi.org/10.1145/3061639.3062196", 0, "dac", 2017]], "Shinichi Shiraishi": [0, ["Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", ["Wei Zuo", "Louis-Noel Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "https://doi.org/10.1145/3061639.3062195", 0, "dac", 2017]], "Yen-Ting Chen": [0, ["Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic", ["Shuo-Han Chen", "Yen-Ting Chen", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062209", 0, "dac", 2017]], "Cedric Killian": [0, ["Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques", ["Cedric Killian", "Daniel Chillet", "Sebastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian OConnor"], "https://doi.org/10.1145/3061639.3062237", 0, "dac", 2017]], "Holger Eisenreich": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Ninghui Sun": [0.00014232843750505708, ["Dadu: Accelerating Inverse Kinematics for High-DOF Robots", ["Shiqi Lian", "Yinhe Han", "Ying Wang", "Yungang Bao", "Hang Xiao", "Xiaowei Li", "Ninghui Sun"], "https://doi.org/10.1145/3061639.3062223", 0, "dac", 2017]], "Suman Datta": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Alan Seabaugh": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Erik Fischer": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Ya-Shian Li-Baboud": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Alric Althoff": [0, ["An Architecture for Learning Stream Distributions with Application to RNG Testing", ["Alric Althoff", "Ryan Kastner"], "https://doi.org/10.1145/3061639.3062199", 0, "dac", 2017]], "Qiang Xu": [0, ["On Quality Trade-off Control for Approximate Computing Using Iterative Training", ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062294", 0, "dac", 2017]], "Jose Renau": [0, ["LiveSynth: Towards an Interactive Synthesis Flow", ["Rafael Trapani Possignolo", "Jose Renau"], "https://doi.org/10.1145/3061639.3062275", 0, "dac", 2017]], "Wenxing Zhu": [0, ["Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs", ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062330", 0, "dac", 2017]], "Jian Gong": [0.40413545072078705, ["Convergence-Boosted Graph Partitioning using Maximum Spanning Trees for Iterative Solution of Large Linear Circuits", ["Ya Wang", "Wenrui Zhang", "Peng Li", "Jian Gong"], "https://doi.org/10.1145/3061639.3062215", 0, "dac", 2017]], "Kartik Mohanram": [0, ["ASSURE: Authentication Scheme for SecURE Energy Efficient Non-Volatile Memories", ["Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/3061639.3062205", 0, "dac", 2017]], "Chengwen Xu": [0, ["On Quality Trade-off Control for Approximate Computing Using Iterative Training", ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062294", 0, "dac", 2017]], "Maryam Hemmati": [0, ["Real-Time Multi-Scale Pedestrian Detection for Driver Assistance Systems", ["Maryam Hemmati", "Morteza Biglari-Abhari", "Smail Niar", "Stevan Berber"], "https://doi.org/10.1145/3061639.3062308", 0, "dac", 2017]], "Chengmo Yang": [0.0009009499044623226, ["Age-aware Logic and Memory Co-Placement for RRAM-FPGAs", ["Yuan Xue", "Chengmo Yang", "Jingtong Hu"], "https://doi.org/10.1145/3061639.3062198", 0, "dac", 2017], ["Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead", ["Fateme S. Hosseini", "Pouya Fotouhi", "Chengmo Yang", "Guang R. Gao"], "https://doi.org/10.1145/3061639.3062273", 0, "dac", 2017]], "Zhaoshi Li": [0, ["Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution", ["Yanan Lu", "Leibo Liu", "Yangdong Deng", "Jian Weng", "Zhaoshi Li", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062284", 0, "dac", 2017]], "Birgit Vogel-Heuser": [0, ["Specification, Verification and Design of Evolving Automotive Software: Invited", ["S. Ramesh", "Birgit Vogel-Heuser", "Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072946", 0, "dac", 2017]], "Fabio Sebastiano": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Vilas Sridharan": [0, ["Compiler Techniques to Reduce the Synchronization Overhead of GPU Redundant Multithreading", ["Manish Gupta", "Daniel Lowell", "John Kalamatianos", "Steven Raasch", "Vilas Sridharan", "Dean M. Tullsen", "Rajesh K. Gupta"], "https://doi.org/10.1145/3061639.3062212", 0, "dac", 2017]], "Punit Khanna": [0, ["XFC: A Framework for eXploitable Fault Characterization in Block Ciphers", ["Punit Khanna", "Chester Rebeiro", "Aritra Hazra"], "https://doi.org/10.1145/3061639.3062340", 0, "dac", 2017]], "Sebastian Hoppner": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Yi Zou": [0, ["Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3061639.3062270", 0, "dac", 2017]], "Jing Yang": [0.0677884966135025, ["Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture", ["Yi Wang", "Mingxu Zhang", "Jing Yang"], "https://doi.org/10.1145/3061639.3062242", 0, "dac", 2017]], "Masayuki Hiromoto": [0, ["LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations", ["Song Bian", "Michihiro Shintani", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3061639.3062280", 0, "dac", 2017]], "Huiyang Zhou": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Tanja Zseby": [0, ["Toggle MUX: How X-Optimism Can Lead to Malicious Hardware", ["Christian Krieg", "Clifford Wolf", "Axel Jantsch", "Tanja Zseby"], "https://doi.org/10.1145/3061639.3062328", 0, "dac", 2017]], "Fedor Smirnov": [0, ["Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/3061639.3062298", 0, "dac", 2017]], "Yeongjae Choi": [0.9912768304347992, ["A Kernel Decomposition Architecture for Binary-weight Convolutional Neural Networks", ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1145/3061639.3062189", 0, "dac", 2017]], "Yajuan Du": [0, ["Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement", ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "https://doi.org/10.1145/3061639.3062309", 0, "dac", 2017]], "Cody Hao Yu": [9.294108451601835e-13, ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017], ["Bandwidth Optimization Through On-Chip Memory Restructuring for HLS", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peipei Zhou"], "https://doi.org/10.1145/3061639.3062208", 0, "dac", 2017]], "Kuan-Yen Huang": [0, ["Test Methodology for Dual-rail Asynchronous Circuits", ["Kuan-Yen Huang", "Ting-Yu Shen", "Chien-Mo James Li"], "https://doi.org/10.1145/3061639.3062325", 0, "dac", 2017]], "Supriyo Datta": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Ebrahim M. Songhori": [0, ["PriSearch: Efficient Search on Private Data", ["M. Sadegh Riazi", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/3061639.3062305", 0, "dac", 2017]], "Partha Pratim Pande": [0, ["Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC", ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "https://doi.org/10.1145/3061639.3062194", 0, "dac", 2017]], "Chia-Ling Chien": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Debdeep Jena": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Zhiyuan Yang": [1.235545665778659e-08, ["Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors", ["Zhiyuan Yang", "Caleb Serafy", "Tiantao Lu", "Ankur Srivastava"], "https://doi.org/10.1145/3061639.3062301", 0, "dac", 2017]], "Jiang Xu": [0, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Tsun-Ming Tseng": [0, ["Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling", ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062213", 0, "dac", 2017]], "Wenjian He": [0, ["No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries", ["Wenjian He", "Sanjeev Das", "Wei Zhang", "Yang Liu"], "https://doi.org/10.1145/3061639.3062291", 0, "dac", 2017]], "Jaewoo Seo": [0.9512228220701218, ["Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization", ["Jaewoo Seo", "Jinwook Jung", "Sangmin Kim", "Youngsoo Shin"], "https://doi.org/10.1145/3061639.3062302", 0, "dac", 2017]], "Siting Liu": [0, ["Hardware ODE Solvers using Stochastic Circuits", ["Siting Liu", "Jie Han"], "https://doi.org/10.1145/3061639.3062258", 0, "dac", 2017]], "Zhi-Wen Lin": [0, ["Detailed Placement for Two-Dimensional Directed Self-Assembly Technology", ["Zhi-Wen Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062229", 0, "dac", 2017]], "Xiaojun Guo": [0, ["Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062227", 0, "dac", 2017]], "Hans Georg Brachtendorf": [0, ["Coupled circuit/EM simulation for radio frequency circuits", ["Kai Bittner", "Hans Georg Brachtendorf", "Wim Schoenmaker", "Pascal Reynier"], "https://doi.org/10.1145/3061639.3062219", 0, "dac", 2017]], "Yuan Xue": [0, ["Age-aware Logic and Memory Co-Placement for RRAM-FPGAs", ["Yuan Xue", "Chengmo Yang", "Jingtong Hu"], "https://doi.org/10.1145/3061639.3062198", 0, "dac", 2017]], "Jeroen P. G. van Dijk": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Liang Shi": [0, ["Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement", ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "https://doi.org/10.1145/3061639.3062309", 0, "dac", 2017]], "Shaolan Li": [0, ["A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology", ["Biying Xu", "Shaolan Li", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062192", 0, "dac", 2017]], "Einat Kermany": [0, ["Template Aware Coverage: Taking Coverage Analysis to the Next Level", ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "https://doi.org/10.1145/3061639.3062324", 0, "dac", 2017]], "Daohang Shi": [0, ["TraPL: Track Planning of Local Congestion for Global Routing", ["Daohang Shi", "Azadeh Davoodi"], "https://doi.org/10.1145/3061639.3062335", 0, "dac", 2017]], "Osman Hasan": [0, ["QuAd: Design and Analysis of Quality-Area Optimal Low-Latency Approximate Adders", ["Muhammad Abdullah Hanif", "Rehan Hafiz", "Osman Hasan", "Muhammad Shafique"], "https://doi.org/10.1145/3061639.3062306", 0, "dac", 2017], ["Statistical Error Analysis for Low Power Approximate Adders", ["Muhammad Kamran Ayub", "Osman Hasan", "Muhammad Shafique"], "https://doi.org/10.1145/3061639.3062319", 0, "dac", 2017]], "Tianyu Jia": [0, ["Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management", ["Tianyu Jia", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/3061639.3062255", 0, "dac", 2017]], "An Zou": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Eric Samson": [0, ["Multi-variable Dynamic Power Management for the GPU Subsystem", ["Pietro Mercati", "Raid Ayoub", "Michael Kishinevsky", "Eric Samson", "Marc Beuchat", "Francesco Paterna", "Tajana Simunic Rosing"], "https://doi.org/10.1145/3061639.3062288", 0, "dac", 2017]], "Wei Wen": [0, ["Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks", ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062256", 0, "dac", 2017]], "Naifeng Jing": [0, ["Sneak-Path Based Test and Diagnosis for 1R RRAM Crossbar Using Voltage Bias Technique", ["Tianjian Li", "Xiangyu Bi", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062318", 0, "dac", 2017], ["On Quality Trade-off Control for Approximate Computing Using Iterative Training", ["Chengwen Xu", "Xiangyu Wu", "Wenqi Yin", "Qiang Xu", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3061639.3062294", 0, "dac", 2017]], "Ming-Chang Yang": [0.004850061843171716, ["Enabling Write-Reduction Strategy for Journaling File Systems over Byte-addressable NVRAM", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Chih-Ching Kuo", "Ming-Chang Yang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3061639.3062236", 0, "dac", 2017]], "Abhronil Sengupta": [0, ["RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks", ["Aayush Ankit", "Abhronil Sengupta", "Priyadarshini Panda", "Kaushik Roy"], "https://doi.org/10.1145/3061639.3062311", 0, "dac", 2017]], "Viji Srinivasan": [0, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Mattis Hasler": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Chun Jason Xue": [0, ["Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors", ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062282", 0, "dac", 2017], ["Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement", ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "https://doi.org/10.1145/3061639.3062309", 0, "dac", 2017]], "Rickard Ewetz": [0, ["A Clock Tree Optimization Framework with Predictable Timing Quality", ["Rickard Ewetz"], "https://doi.org/10.1145/3061639.3062184", 0, "dac", 2017]], "Louis Lintereur": [0, ["INVITED Challenges and Potential for Incorporating Model-Based Design in Medical Device Development: Extended Abstract", ["Louis Lintereur"], "https://doi.org/10.1145/3061639.3072947", 0, "dac", 2017]], "Manupa Karunaratne": [0, ["HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect", ["Manupa Karunaratne", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3061639.3062262", 0, "dac", 2017]], "Stephan Henker": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Peng Zhang": [0, ["Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs", ["Xuechao Wei", "Cody Hao Yu", "Peng Zhang", "Youxiang Chen", "Yuxin Wang", "Han Hu", "Yun Liang", "Jason Cong"], "https://doi.org/10.1145/3061639.3062207", 0, "dac", 2017]], "Wenchao Li": [0, ["Extensibility-Driven Automotive In-Vehicle Architecture Design: Invited", ["Qi Zhu", "Hengyi Liang", "Licong Zhang", "Debayan Roy", "Wenchao Li", "Samarjit Chakraborty"], "https://doi.org/10.1145/3061639.3072956", 0, "dac", 2017]], "Teng Zhang": [0, ["Estimation of Safe Sensor Measurements of Autonomous System Under Attack", ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "https://doi.org/10.1145/3061639.3062241", 0, "dac", 2017]], "Anantha P. Chandrakasan": [0, ["Low-Power On-Chip Network Providing Guaranteed Services for Snoopy Coherent and Artificial Neural Network Systems", ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/3061639.3062278", 0, "dac", 2017]], "Shao-Yun Fang": [0, ["Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification", ["Kuan-Jung Chen", "Yu-Kai Chuang", "Bo-Yi Yu", "Shao-Yun Fang"], "https://doi.org/10.1145/3061639.3062283", 0, "dac", 2017]], "Georg Ellguth": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Lei He": [0, ["Fast Embedding of Constrained Satisfaction Problem to Quantum Annealer with Minimizing Chain Length", ["Juexiao Su", "Lei He"], "https://doi.org/10.1145/3061639.3062246", 0, "dac", 2017]], "Marc Weiss": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Huazhong Yang": [4.6052846869315545e-07, ["TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks", ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062326", 0, "dac", 2017], ["Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062227", 0, "dac", 2017]], "Bei Yu": [0.0048326634569093585, ["Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3061639.3062270", 0, "dac", 2017], ["Minimizing Thermal Gradient and Pumping Power in 3D IC Liquid Cooling Network Design", ["Gengjie Chen", "Jian Kuang", "Zhiliang Zeng", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3061639.3062285", 0, "dac", 2017]], "Francesco Conti": [0, ["An Ultra-Low Power Address-Event Sensor Interface for Energy-Proportional Time-to-Information Extraction", ["Alfio Di Mauro", "Francesco Conti", "Luca Benini"], "https://doi.org/10.1145/3061639.3062201", 0, "dac", 2017]], "Subhasish Mitra": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Arnab Raha": [0, ["Towards Full-System Energy-Accuracy Tradeoffs: A Case Study of An Approximate Smart Camera System", ["Arnab Raha", "Vijay Raghunathan"], "https://doi.org/10.1145/3061639.3062333", 0, "dac", 2017]], "Wei Zhang": [0, ["No-Jump-into-Basic-Block: Enforce Basic Block CFI on the Fly for Real-world Binaries", ["Wenjian He", "Sanjeev Das", "Wei Zhang", "Yang Liu"], "https://doi.org/10.1145/3061639.3062291", 0, "dac", 2017], ["FlexCL: An Analytical Performance Model for OpenCL Workloads on Flexible FPGAs", ["Shuo Wang", "Yun Liang", "Wei Zhang"], "https://doi.org/10.1145/3061639.3062251", 0, "dac", 2017], ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Yandan Wang": [0.04706728644669056, ["Group Scissor: Scaling Neuromorphic Computing Design to Large Neural Networks", ["Yandan Wang", "Wei Wen", "Beiye Liu", "Donald M. Chiarulli", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062256", 0, "dac", 2017]], "Ameya Patil": [0, ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Deshan Zhang": [0, ["Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture", ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062216", 0, "dac", 2017]], "Dian Zhou": [0, ["Correlated Rare Failure Analysis via Asymptotic Probability Evaluation", ["Jun Tao", "Handi Yu", "Dian Zhou", "Yangfeng Su", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/3061639.3062217", 0, "dac", 2017]], "Seokhyeong Kang": [0.9988771378993988, ["Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization", ["Seungwon Kim", "SangGi Do", "Seokhyeong Kang"], "https://doi.org/10.1145/3061639.3062247", 0, "dac", 2017]], "Abhishek Roy": [0, ["Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems", ["Abhishek Roy", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/3061639.3062238", 0, "dac", 2017]], "Ioannis Seitanidis": [0, ["Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation", ["Ioannis Seitanidis", "Giorgos Dimitrakopoulos", "Pavlos M. Mattheakis", "Laurent Masse-Navette", "David Chinnery"], "https://doi.org/10.1145/3061639.3062327", 0, "dac", 2017]], "Wenyao Xu": [0, ["An Efficient Memristor-based Distance Accelerator for Time Series Data Mining on Data Centers", ["Xiaowei Xu", "Dewen Zeng", "Wenyao Xu", "Yiyu Shi", "Yu Hu"], "https://doi.org/10.1145/3061639.3062200", 0, "dac", 2017]], "Daniel Chillet": [0, ["Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques", ["Cedric Killian", "Daniel Chillet", "Sebastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian OConnor"], "https://doi.org/10.1145/3061639.3062237", 0, "dac", 2017]], "Dmitrii Kirov": [0, ["ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3061639.3062204", 0, "dac", 2017]], "Kuan-Jung Chen": [0, ["Minimizing Cluster Number with Clip Shifting in Hotspot Pattern Classification", ["Kuan-Jung Chen", "Yu-Kai Chuang", "Bo-Yi Yu", "Shao-Yun Fang"], "https://doi.org/10.1145/3061639.3062283", 0, "dac", 2017]], "Lixue Xia": [0, ["TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks", ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062326", 0, "dac", 2017], ["Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems", ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"], "https://doi.org/10.1145/3061639.3062248", 0, "dac", 2017]], "Viktor K. Prasanna": [0, ["Optimal Circuits for Parallel Bit Reversal", ["Ren Chen", "Viktor K. Prasanna"], "https://doi.org/10.1145/3061639.3062295", 0, "dac", 2017]], "Caroline A. Ross": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Bishnu Patra": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Haoyu Yang": [0.00284161587478593, ["Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning", ["Haoyu Yang", "Jing Su", "Yi Zou", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3061639.3062270", 0, "dac", 2017]], "Qiang Wang": [0.004053857177495956, ["A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment", ["Qiang Wang", "Leibo Liu", "Wenping Zhu", "Huiyu Mo", "Chenchen Deng", "Shaojun Wei"], "https://doi.org/10.1145/3061639.3062182", 0, "dac", 2017]], "Gerhard P. Fettweis": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Hsin-Ying Lee": [6.763984705671078e-09, ["Graph-Based Logic Bit Slicing for Datapath-Aware Placement", ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "https://doi.org/10.1145/3061639.3062254", 0, "dac", 2017]], "Priyadarshini Panda": [0, ["RESPARC: A Reconfigurable and Energy-Efficient Architecture with Memristive Crossbars for Deep Spiking Neural Networks", ["Aayush Ankit", "Abhronil Sengupta", "Priyadarshini Panda", "Kaushik Roy"], "https://doi.org/10.1145/3061639.3062311", 0, "dac", 2017]], "Arijit Raychowdhury": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Tin-Yin Lai": [0, ["LibAbs: An Efficient and Accurate Timing Macro-Modeling Algorithm for Large Hierarchical Designs", ["Tin-Yin Lai", "Tsung-Wei Huang", "Martin D. F. Wong"], "https://doi.org/10.1145/3061639.3062274", 0, "dac", 2017]], "Hyunok Oh": [0.9975543171167374, ["Hierarchical Dataflow Modeling of Iterative Applications", ["Hyesun Hong", "Hyunok Oh", "Soonhoi Ha"], "https://doi.org/10.1145/3061639.3062260", 0, "dac", 2017]], "Krishnendu Chakrabarty": [0, ["Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems", ["Lixue Xia", "Mengyun Liu", "Xuefei Ning", "Krishnendu Chakrabarty", "Yu Wang"], "https://doi.org/10.1145/3061639.3062248", 0, "dac", 2017]], "Deming Chen": [0, ["Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", ["Wei Zuo", "Louis-Noel Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "https://doi.org/10.1145/3061639.3062195", 0, "dac", 2017]], "Yu-Ming Chang": [0.001360539870802313, ["VirtualGC: Enabling Erase-free Garbage Collection to Upgrade the Performance of Rewritable SLC NAND Flash Memory", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Yuan-Hung Kuan", "Yu-Ming Chang"], "https://doi.org/10.1145/3061639.3062339", 0, "dac", 2017]], "Robbie King": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Xuanqi Chen": [0, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Biying Xu": [0, ["A Scaling Compatible, Synthesis Friendly VCO-based Delta-sigma ADC Design and Synthesis Methodology", ["Biying Xu", "Shaolan Li", "Nan Sun", "David Z. Pan"], "https://doi.org/10.1145/3061639.3062192", 0, "dac", 2017]], "G. Edward Suh": [4.7297046487648764e-11, ["Secure Information Flow Verification with Mutable Dependent Types", ["Andrew Ferraiuolo", "Weizhe Hua", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/3061639.3062316", 0, "dac", 2017]], "Johann Knechtel": [0, ["On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity", ["Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3061639.3062293", 0, "dac", 2017]], "Rafael Trapani Possignolo": [0, ["LiveSynth: Towards an Interactive Synthesis Flow", ["Rafael Trapani Possignolo", "Jose Renau"], "https://doi.org/10.1145/3061639.3062275", 0, "dac", 2017]], "Farinaz Koushanfar": [0, ["PriSearch: Efficient Search on Private Data", ["M. Sadegh Riazi", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/3061639.3062305", 0, "dac", 2017], ["Deep3: Leveraging Three Levels of Parallelism for Efficient Deep Learning", ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"], "https://doi.org/10.1145/3061639.3062225", 0, "dac", 2017]], "Hodjat Asghari Esfeden": [0, ["RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks", ["Mehmet Kayaalp", "Khaled N. Khasawneh", "Hodjat Asghari Esfeden", "Jesse Elwell", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/3061639.3062313", 0, "dac", 2017]], "Andrea Lottarini": [0, ["Network Synthesis for Database Processing Units", ["Andrea Lottarini", "Stephen A. Edwards", "Kenneth A. Ross", "Martha A. Kim"], "https://doi.org/10.1145/3061639.3062289", 0, "dac", 2017]], "Skip Booth": [0, ["Developing Dynamic Profiling and Debugging Support in OpenCL for FPGAs", ["Anshuman Verma", "Huiyang Zhou", "Skip Booth", "Robbie King", "James Coole", "Andy Keep", "John Marshall", "Wu-chun Feng"], "https://doi.org/10.1145/3061639.3062230", 0, "dac", 2017]], "Jaume Abella": [0, ["DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis", ["Sergi Alcaide", "Carles Hernandez", "Antoni Roca", "Jaume Abella"], "https://doi.org/10.1145/3061639.3062231", 0, "dac", 2017]], "Miao Hu": [0, ["Rescuing Memristor-based Neuromorphic Design with High Defects", ["Chenchen Liu", "Miao Hu", "John Paul Strachan", "Hai Helen Li"], "https://doi.org/10.1145/3061639.3062310", 0, "dac", 2017]], "Keshab K. Parhi": [0, ["Secure and Reliable XOR Arbiter PUF Design: An Experimental Study based on 1 Trillion Challenge Response Pair Measurements", ["Chen Zhou", "Keshab K. Parhi", "Chris H. Kim"], "https://doi.org/10.1145/3061639.3062315", 0, "dac", 2017]], "Edoardo Charbon": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Yen-Ting Yu": [3.072174621365775e-07, ["iClaire: A Fast and General Layout Pattern Classification Algorithm", ["Wei-Chun Chang", "Iris Hui-Ru Jiang", "Yen-Ting Yu", "Wei-Fang Liu"], "https://doi.org/10.1145/3061639.3062263", 0, "dac", 2017]], "Zhiqiang Zhao": [0, ["A Spectral Graph Sparsification Approach to Scalable Vectorless Power Grid Integrity Verification", ["Zhiqiang Zhao", "Zhuo Feng"], "https://doi.org/10.1145/3061639.3062193", 0, "dac", 2017]], "Chien-Pang Lu": [0, ["Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation", ["Wei-Lun Chiu", "Iris Hui-Ru Jiang", "Chien-Pang Lu", "Yu-Tung Chang"], "https://doi.org/10.1145/3061639.3062303", 0, "dac", 2017]], "Emily Shriver": [0, ["HALWPE: Hardware-Assisted Light Weight Performance Estimation for GPUs", ["Kenneth ONeal", "Philip Brisk", "Emily Shriver", "Michael Kishinevsky"], "https://doi.org/10.1145/3061639.3062257", 0, "dac", 2017]], "Hai Jin": [0.019599405582994223, ["Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement", ["Yajuan Du", "Qiao Li", "Liang Shi", "Deqing Zou", "Hai Jin", "Chun Jason Xue"], "https://doi.org/10.1145/3061639.3062309", 0, "dac", 2017]], "Sunil Shukla": [0, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Stephan Hartmann": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "SangGi Do": [0.9934761971235275, ["Fast Predictive Useful Skew Methodology for Timing-Driven Placement Optimization", ["Seungwon Kim", "SangGi Do", "Seokhyeong Kang"], "https://doi.org/10.1145/3061639.3062247", 0, "dac", 2017]], "Kaicheng Zhang": [0, ["Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches", ["Dawei Li", "Kaicheng Zhang", "Akhil Guliani", "Seda Ogrenci Memik"], "https://doi.org/10.1145/3061639.3062197", 0, "dac", 2017]], "Hugo A. Andrade": [0, ["A Testbed to Verify the Timing Behavior of Cyber-Physical Systems: Invited", ["Aviral Shrivastava", "Mohammadreza Mehrabian", "Mohammad Khayatian", "Patricia Derler", "Hugo A. Andrade", "Kevin Stanton", "Ya-Shian Li-Baboud", "Edward Griffor", "Marc Weiss", "John C. Eidson"], "https://doi.org/10.1145/3061639.3072955", 0, "dac", 2017]], "Wei Zuo": [0, ["Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", ["Wei Zuo", "Louis-Noel Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "https://doi.org/10.1145/3061639.3062195", 0, "dac", 2017]], "Russ Joseph": [0, ["Greybox Design Methodology: A Program Driven Hardware Co-optimization with Ultra-Dynamic Clock Management", ["Tianyu Jia", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/3061639.3062255", 0, "dac", 2017]], "Sherief Reda": [0, ["Hardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks", ["Hokchhay Tann", "Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/3061639.3062259", 0, "dac", 2017]], "Eric Pop": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017], ["A Systems Approach to Computing in Beyond CMOS Fabrics: Invited", ["Ameya Patil", "Naresh Shanbhag", "Lav R. Varshney", "Eric Pop", "H.-S. Philip Wong", "Subhasish Mitra", "Jan M. Rabaey", "Jeffrey A. Weldon", "Larry T. Pileggi", "Sasikanth Manipatruni", "Dmitri E. Nikonov", "Ian A. Young"], "https://doi.org/10.1145/3061639.3072943", 0, "dac", 2017]], "Hailong Yao": [0, ["Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage", ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062334", 0, "dac", 2017], ["Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture", ["Qinghang Zhao", "Yongpan Liu", "Wenyu Sun", "Jiaqing Zhao", "Hailong Yao", "Xiaojun Guo", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062227", 0, "dac", 2017]], "Mohammad Abdullah Al Faruque": [0, ["Extensibility in Automotive Security: Current Practice and Challenges: Invited", ["Sandip Ray", "Wen Chen", "Jayanta Bhadra", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/3061639.3072952", 0, "dac", 2017], ["Low-overhead Aging-aware Resource Management on Embedded GPUs", ["Haeseung Lee", "Muhammad Shafique", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/3061639.3062277", 0, "dac", 2017]], "Ulf Schlichtmann": [0, ["Transport or Store?: Synthesizing Flow-based Microfluidic Biochips using Distributed Channel Storage", ["Chunfeng Liu", "Bing Li", "Hailong Yao", "Paul Pop", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062334", 0, "dac", 2017], ["Component-Oriented High-level Synthesis for Continuous-Flow Microfluidics Considering Hybrid-Scheduling", ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3061639.3062213", 0, "dac", 2017]], "Zhifei Wang": [9.719370100413904e-11, ["MOCA: an Inter/Intra-Chip Optical Network for Memory", ["Zhehui Wang", "Zhengbin Pang", "Peng Yang", "Jiang Xu", "Xuanqi Chen", "Rafael K. V. Maeda", "Zhifei Wang", "Luan H. K. Duong", "Haoran Li", "Zhe Wang"], "https://doi.org/10.1145/3061639.3062286", 0, "dac", 2017]], "Lei Ju": [0.001596404705196619, ["Maximizing Forward Progress with Cache-aware Backup for Self-powered Non-volatile Processors", ["Jing Li", "Mengying Zhao", "Lei Ju", "Chun Jason Xue", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062282", 0, "dac", 2017], ["Cooperative DVFS for energy-efficient HEVC decoding on embedded CPU-GPU architecture", ["Fan Gong", "Lei Ju", "Deshan Zhang", "Mengying Zhao", "Zhiping Jia"], "https://doi.org/10.1145/3061639.3062216", 0, "dac", 2017]], "Jingtong Hu": [0, ["Age-aware Logic and Memory Co-Placement for RRAM-FPGAs", ["Yuan Xue", "Chengmo Yang", "Jingtong Hu"], "https://doi.org/10.1145/3061639.3062198", 0, "dac", 2017]], "Jianli Chen": [0, ["Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs", ["Jianli Chen", "Ziran Zhu", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3061639.3062330", 0, "dac", 2017]], "Hakan Aydin": [0, ["Energy-Aware Standby-Sparing on Heterogeneous Multicore Systems", ["Abhishek Roy", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/3061639.3062238", 0, "dac", 2017]], "Roland Kawakami": [0, ["A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited", ["Jianping Wang", "Sachin S. Sapatnekar", "Chris H. Kim", "Paul A. Crowell", "Steven J. Koester", "Supriyo Datta", "Kaushik Roy", "Anand Raghunathan", "Xiaobo Sharon Hu", "Michael T. Niemier", "Azad Naeemi", "Chia-Ling Chien", "Caroline A. Ross", "Roland Kawakami"], "https://doi.org/10.1145/3061639.3072942", 0, "dac", 2017]], "Ozgur Sinanoglu": [0, ["On Mitigation of Side-Channel Attacks in 3D ICs: Decorrelating Thermal Patterns from Power and Activity", ["Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3061639.3062293", 0, "dac", 2017]], "Gu-Yeon Wei": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Sayeef Salahuddin": [0, ["In Quest of the Next Information Processing Substrate: Extended Abstract: Invited", ["Suman Datta", "Alan Seabaugh", "Michael T. Niemier", "Arijit Raychowdhury", "Darrell Schlom", "Debdeep Jena", "Grace Xing", "H.-S. Philip Wong", "Eric Pop", "Sayeef Salahuddin", "Sumeet Kumar Gupta", "Supratik Guha"], "https://doi.org/10.1145/3061639.3072953", 0, "dac", 2017]], "Song Bian": [0, ["LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations", ["Song Bian", "Michihiro Shintani", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3061639.3062280", 0, "dac", 2017]], "Tiantao Lu": [0, ["Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors", ["Zhiyuan Yang", "Caleb Serafy", "Tiantao Lu", "Ankur Srivastava"], "https://doi.org/10.1145/3061639.3062301", 0, "dac", 2017]], "Bilal Saleh": [0, ["Template Aware Coverage: Taking Coverage Analysis to the Next Level", ["Raviv Gal", "Einat Kermany", "Bilal Saleh", "Avi Ziv", "Michael L. Behm", "Bryan G. Hickerson"], "https://doi.org/10.1145/3061639.3062324", 0, "dac", 2017]], "Roberto Passerone": [0, ["ArchEx: An Extensible Framework for the Exploration of Cyber-Physical System Architectures", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3061639.3062204", 0, "dac", 2017]], "Antoni Roca": [0, ["DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis", ["Sergi Alcaide", "Carles Hernandez", "Antoni Roca", "Jaume Abella"], "https://doi.org/10.1145/3061639.3062231", 0, "dac", 2017]], "Dawei Li": [0, ["Adaptive Thermal Management for 3D ICs with Stacked DRAM Caches", ["Dawei Li", "Kaicheng Zhang", "Akhil Guliani", "Seda Ogrenci Memik"], "https://doi.org/10.1145/3061639.3062197", 0, "dac", 2017]], "Young-Jin Kim": [0.9949708133935928, ["3 Channel Dependency-Based Power Model for Mobile AMOLED Displays", ["Seongwoo Hong", "Suk-Won Kim", "Young-Jin Kim"], "https://doi.org/10.1145/3061639.3062181", 0, "dac", 2017]], "Kevin A. Kwiat": [0, ["Estimation of Safe Sensor Measurements of Autonomous System Under Attack", ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "https://doi.org/10.1145/3061639.3062241", 0, "dac", 2017]], "Tao Tong": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Wei-Lun Chiu": [0, ["Power and Area Efficient Hold Time Fixing by Free Metal Segment Allocation", ["Wei-Lun Chiu", "Iris Hui-Ru Jiang", "Chien-Pang Lu", "Yu-Tung Chang"], "https://doi.org/10.1145/3061639.3062303", 0, "dac", 2017]], "Christoph Grimm": [0, ["Dealing with Uncertainties in Analog/Mixed-Signal Systems: Invited", ["Christoph Grimm", "Michael Rathmair"], "https://doi.org/10.1145/3061639.3072949", 0, "dac", 2017]], "Danny Z. Chen": [0, ["Optimizing Memory Efficiency for Convolution Kernels on Kepler GPUs", ["Xiaoming Chen", "Jianxu Chen", "Danny Z. Chen", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/3061639.3062297", 0, "dac", 2017]], "Michihiro Shintani": [0, ["LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations", ["Song Bian", "Michihiro Shintani", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3061639.3062280", 0, "dac", 2017]], "Jong Hwan Ko": [0.9951316118240356, ["Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation", ["Jong Hwan Ko", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3061639.3062228", 0, "dac", 2017]], "Bo-Qiao Lin": [0, ["Graph-Based Logic Bit Slicing for Datapath-Aware Placement", ["Chau-Chin Huang", "Bo-Qiao Lin", "Hsin-Ying Lee", "Yao-Wen Chang", "Kuo-Sheng Wu", "Jun-Zhi Yang"], "https://doi.org/10.1145/3061639.3062254", 0, "dac", 2017]], "Vijay Janapa Reddi": [0, ["Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators", ["An Zou", "Jingwen Leng", "Yazhou Zu", "Tao Tong", "Vijay Janapa Reddi", "David M. Brooks", "Gu-Yeon Wei", "Xuan Zhang"], "https://doi.org/10.1145/3061639.3062268", 0, "dac", 2017]], "Saibal Mukhopadhyay": [0, ["Design of an Energy-Efficient Accelerator for Training of Convolutional Neural Networks using Frequency-Domain Computation", ["Jong Hwan Ko", "Burhan Ahmad Mudassar", "Taesik Na", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3061639.3062228", 0, "dac", 2017]], "Avesta Sasan": [0, ["Analyzing Hardware Based Malware Detectors", ["Nisarg Patel", "Avesta Sasan", "Houman Homayoun"], "https://doi.org/10.1145/3061639.3062202", 0, "dac", 2017]], "Arian Maghazeh": [0, ["Latency-Aware Packet Processing on CPU-GPU Heterogeneous Systems", ["Arian Maghazeh", "Unmesh D. Bordoloi", "Usman Dastgeer", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/3061639.3062269", 0, "dac", 2017]], "Harald Homulle": [0, ["Cryo-CMOS Electronic Control for Scalable Quantum Computing: Invited", ["Fabio Sebastiano", "Harald Homulle", "Bishnu Patra", "Rosario M. Incandela", "Jeroen P. G. van Dijk", "Lin Song", "Masoud Babaie", "Andrei Vladimirescu", "Edoardo Charbon"], "https://doi.org/10.1145/3061639.3072948", 0, "dac", 2017]], "Esther Perez Adeva": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Deepashree Sengupta": [0, ["SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits", ["Deepashree Sengupta", "Farhana Sharmin Snigdha", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062314", 0, "dac", 2017]], "Jurgen Teich": [0, ["Optimizing Message Routing and Scheduling in Automotive Mixed-Criticality Time-Triggered Networks", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/3061639.3062298", 0, "dac", 2017]], "Farhana Sharmin Snigdha": [0, ["SABER: Selection of Approximate Bits for the Design of Error Tolerant Circuits", ["Deepashree Sengupta", "Farhana Sharmin Snigdha", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3061639.3062314", 0, "dac", 2017]], "Yier Jin": [8.256091678049415e-05, ["Estimation of Safe Sensor Measurements of Autonomous System Under Attack", ["Raj Gautam Dutta", "Xiaolong Guo", "Teng Zhang", "Kevin A. Kwiat", "Charles A. Kamhoua", "Laurent Njilla", "Yier Jin"], "https://doi.org/10.1145/3061639.3062241", 0, "dac", 2017]], "Sebastien Le Beux": [0, ["Energy and Performance Trade-off in Nanophotonic Interconnects using Coding Techniques", ["Cedric Killian", "Daniel Chillet", "Sebastien Le Beux", "Van-Dung Pham", "Olivier Sentieys", "Ian OConnor"], "https://doi.org/10.1145/3061639.3062237", 0, "dac", 2017]], "Kailash Gopalakrishnan": [0, ["Accelerator Design for Deep Learning Training: Extended Abstract: Invited", ["Ankur Agrawal", "Chia-Yu Chen", "Jungwook Choi", "Kailash Gopalakrishnan", "Jinwook Oh", "Sunil Shukla", "Viji Srinivasan", "Swagath Venkataramani", "Wei Zhang"], "https://doi.org/10.1145/3061639.3072944", 0, "dac", 2017]], "Minghe Zhang": [0, ["Retiming of Two-Phase Latch-Based Resilient Circuits", ["Hsiao-Lun Wang", "Minghe Zhang", "Peter A. Beerel"], "https://doi.org/10.1145/3061639.3062312", 0, "dac", 2017]], "Yi Cai": [0, ["TIME: A Training-in-memory Architecture for Memristor-based Deep Neural Networks", ["Ming Cheng", "Lixue Xia", "Zhenhua Zhu", "Yi Cai", "Yuan Xie", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3061639.3062326", 0, "dac", 2017]], "Ananth Kalyanaraman": [0, ["Accelerating Graph Community Detection with Approximate Updates via an Energy-Efficient NoC", ["Karthi Duraisamy", "Hao Lu", "Partha Pratim Pande", "Ananth Kalyanaraman"], "https://doi.org/10.1145/3061639.3062194", 0, "dac", 2017]], "Takashi Sato": [0, ["LSTA: Learning-Based Static Timing Analysis for High-Dimensional Correlated On-Chip Variations", ["Song Bian", "Michihiro Shintani", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3061639.3062280", 0, "dac", 2017]], "Yong Chen": [0, ["A Heterogeneous SDR MPSoC in 28 nm CMOS for Low-Latency Wireless Applications", ["Sebastian Haas", "Tobias Seifert", "Benedikt Nothen", "Stefan Scholze", "Sebastian Hoppner", "Andreas Dixius", "Esther Perez Adeva", "Thomas R. Augustin", "Friedrich Pauls", "Sadia Moriam", "Mattis Hasler", "Erik Fischer", "Yong Chen", "Emil Matus", "Georg Ellguth", "Stephan Hartmann", "Stefan Schiefer", "Love Cederstrom", "Dennis Walter", "Stephan Henker", "Stefan Hanzsche", "Johannes Uhlig", "Holger Eisenreich", "Stefan Weithoffer", "Norbert Wehn", "Rene Schuffny", "Christian Mayr", "Gerhard P. Fettweis"], "https://doi.org/10.1145/3061639.3062188", 0, "dac", 2017]], "Chung-Wei Lin": [0, ["Accurate High-level Modeling and Automated Hardware/Software Co-design for Effective SoC Design Space Exploration", ["Wei Zuo", "Louis-Noel Pouchet", "Andrey Ayupov", "Taemin Kim", "Chung-Wei Lin", "Shinichi Shiraishi", "Deming Chen"], "https://doi.org/10.1145/3061639.3062195", 0, "dac", 2017]], "Meng Wu": [0.0010469693806953728, ["Safety Guard: Runtime Enforcement for Safety-Critical Cyber-Physical Systems: Invited", ["Meng Wu", "Haibo Zeng", "Chao Wang", "Huafeng Yu"], "https://doi.org/10.1145/3061639.3072957", 0, "dac", 2017]], "Jinwook Jung": [0.9926876276731491, ["Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization", ["Jaewoo Seo", "Jinwook Jung", "Sangmin Kim", "Youngsoo Shin"], "https://doi.org/10.1145/3061639.3062302", 0, "dac", 2017]], "Wei-Fang Liu": [0, ["iClaire: A Fast and General Layout Pattern Classification Algorithm", ["Wei-Chun Chang", "Iris Hui-Ru Jiang", "Yen-Ting Yu", "Wei-Fang Liu"], "https://doi.org/10.1145/3061639.3062263", 0, "dac", 2017]], "Hsiao-Lun Wang": [6.877336200528106e-11, ["Retiming of Two-Phase Latch-Based Resilient Circuits", ["Hsiao-Lun Wang", "Minghe Zhang", "Peter A. Beerel"], "https://doi.org/10.1145/3061639.3062312", 0, "dac", 2017]]}