# FSM

---
# FSM ì˜ˆì œ ë™ì‘ ê°œë… ì •ë¦¬

## 1. Toggle FSM (ì…ë¬¸) - ê¸°ë³¸ 2-ìƒíƒœ í† ê¸€

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: OFF â†’ ON â†’ OFF (2ê°œ ìƒíƒœ)
- **ì…ë ¥**: ë²„íŠ¼
- **ì¶œë ¥**: LED

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. ì´ˆê¸° ìƒíƒœëŠ” OFF (LED êº¼ì§)
2. ë²„íŠ¼ì„ ëˆ„ë¥´ë©´ â†’ ON ìƒíƒœë¡œ ì „í™˜ (LED ì¼œì§)
3. ë‹¤ì‹œ ë²„íŠ¼ì„ ëˆ„ë¥´ë©´ â†’ OFF ìƒíƒœë¡œ ì „í™˜ (LED êº¼ì§)
4. ë²„íŠ¼ ì—£ì§€ ê°ì§€ë¡œ í•œ ë²ˆë§Œ í† ê¸€ë˜ë„ë¡ ì²˜ë¦¬

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- FSMì˜ ê°€ì¥ ê¸°ë³¸ êµ¬ì¡° (State Register, Next State Logic, Output Logic)
- ì—£ì§€ ê°ì§€ (Edge Detection) ê¸°ë²•
- ë²„íŠ¼ ë””ë°”ìš´ì‹± ê°œë…

---

## 2. ì‹œí€€ìŠ¤ FSM (ì…ë¬¸) - 4-ìƒíƒœ LED ìˆœì°¨ ì ë“±

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: S0 â†’ S1 â†’ S2 â†’ S3 â†’ S0 (4ê°œ ìƒíƒœ)
- **ì…ë ¥**: enable ìŠ¤ìœ„ì¹˜
- **ì¶œë ¥**: 4ê°œì˜ LED

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. enableì´ ì¼œì ¸ ìˆì„ ë•Œë§Œ ë™ì‘
2. 1ì´ˆë§ˆë‹¤ ìƒíƒœê°€ ìë™ìœ¼ë¡œ ìˆœí™˜
3. S0: LED[0] ì ë“± â†’ S1: LED[1] ì ë“± â†’ S2: LED[2] ì ë“± â†’ S3: LED[3] ì ë“±
4. 100MHz í´ëŸ­ì„ 1ì´ˆë¡œ ë¶„ì£¼í•˜ëŠ” ì¹´ìš´í„° ì‚¬ìš©

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- íƒ€ì´ë¨¸ ê¸°ë°˜ ìƒíƒœ ì „í™˜
- í´ëŸ­ ë¶„ì£¼ (Clock Divider) ê°œë…
- ìˆœí™˜ ìƒíƒœ ë¨¸ì‹  (Cyclic FSM)

---

## 3. ì‹ í˜¸ë“± FSM (ì´ˆê¸‰) - 3-ìƒíƒœ ì‹ í˜¸ë“± ì œì–´

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: RED â†’ GREEN â†’ YELLOW â†’ RED (3ê°œ ìƒíƒœ)
- **ì…ë ¥**: enable ìŠ¤ìœ„ì¹˜
- **ì¶œë ¥**: ë¹¨ê°•, ë…¸ë‘, ì´ˆë¡ LED

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. RED ìƒíƒœ: ë¹¨ê°„ë¶ˆ 5ì´ˆ ë™ì•ˆ ì¼œì§
2. GREEN ìƒíƒœ: ì´ˆë¡ë¶ˆ 5ì´ˆ ë™ì•ˆ ì¼œì§
3. YELLOW ìƒíƒœ: ë…¸ë€ë¶ˆ 2ì´ˆ ë™ì•ˆ ì¼œì§
4. ê° ìƒíƒœë§ˆë‹¤ ë‹¤ë¥¸ ì§€ì† ì‹œê°„ ì ìš©

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- ìƒíƒœë³„ ë‹¤ë¥¸ íƒ€ì´ë¨¸ ê°’ ì ìš©
- í•¨ìˆ˜(function)ë¥¼ ì´ìš©í•œ ì½”ë“œ ê°„ê²°í™”
- ì‹¤ìƒí™œ ì‘ìš© ì˜ˆì œ

---

## 4. ìíŒê¸° FSM (ì¤‘ê¸‰) - 6-ìƒíƒœ ìíŒê¸°

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: IDLE â†’ COIN1 â†’ COIN2 â†’ COIN3 â†’ COIN4 â†’ COIN5 (6ê°œ ìƒíƒœ)
- **ì…ë ¥**: 100ì› ë²„íŠ¼, 500ì› ë²„íŠ¼, ì·¨ì†Œ ë²„íŠ¼
- **ì¶œë ¥**: ìŒë£Œ ì œê³µ, ê±°ìŠ¤ë¦„ëˆ, 7-segment ê¸ˆì•¡ í‘œì‹œ

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. IDLE: ëŒ€ê¸° ìƒíƒœ (0ì›)
2. ë™ì „ íˆ¬ì… ì‹œ ê¸ˆì•¡ì— ë”°ë¼ ìƒíƒœ ì „í™˜
3. 500ì› ì´ìƒ â†’ ìŒë£Œ ì œê³µ ë° ê±°ìŠ¤ë¦„ëˆ ë°˜í™˜
4. ì·¨ì†Œ ë²„íŠ¼ â†’ íˆ¬ì… ê¸ˆì•¡ ì „ì•¡ ë°˜í™˜
5. 7-segmentì— í˜„ì¬ íˆ¬ì… ê¸ˆì•¡ í‘œì‹œ

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- ë³µìˆ˜ ì…ë ¥ ì²˜ë¦¬
- ì¡°ê±´ë¶€ ìƒíƒœ ì „í™˜
- 7-segment ë””ì½”ë”©
- ê±°ìŠ¤ë¦„ëˆ ê³„ì‚° ë¡œì§

---

## 5. UART ìˆ˜ì‹ ê¸° FSM (ì¤‘ìƒê¸‰) - 5-ìƒíƒœ UART í†µì‹ 

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: IDLE â†’ START_BIT â†’ DATA_BITS â†’ STOP_BIT â†’ CLEANUP (5ê°œ ìƒíƒœ)
- **ì…ë ¥**: RX ì‹ í˜¸
- **ì¶œë ¥**: 8ë¹„íŠ¸ ë°ì´í„°, valid ì‹ í˜¸, error ì‹ í˜¸

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. IDLE: RX ì‹ í˜¸ê°€ 0ìœ¼ë¡œ ë–¨ì–´ì§€ë©´ Start bit ê°ì§€
2. START_BIT: Start bit ì¤‘ê°„ì ì—ì„œ ìƒ˜í”Œë§í•˜ì—¬ ê²€ì¦
3. DATA_BITS: 8ë¹„íŠ¸ ë°ì´í„°ë¥¼ LSBë¶€í„° ìˆœì°¨ì ìœ¼ë¡œ ìˆ˜ì‹ 
4. STOP_BIT: Stop bit í™•ì¸ (1ì´ì–´ì•¼ ì •ìƒ)
5. CLEANUP: ìˆ˜ì‹  ì™„ë£Œ í›„ IDLEë¡œ ë³µê·€

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- Baud rate ìƒì„± (100MHz â†’ 9600 baud)
- ì‹ í˜¸ ë™ê¸°í™” (ë©”íƒ€ìŠ¤í…Œì´ë¸” ë°©ì§€)
- ì‹œí”„íŠ¸ ë ˆì§€ìŠ¤í„° ì‚¬ìš©
- Framing error ê²€ì¶œ
- í†µì‹  í”„ë¡œí† ì½œ êµ¬í˜„

---

## 6. ì—˜ë¦¬ë² ì´í„° FSM (ìƒê¸‰) - 6-ìƒíƒœ ì—˜ë¦¬ë² ì´í„° ì œì–´

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: IDLE â†’ MOVING_UP/DOWN â†’ DOOR_OPENING â†’ DOOR_OPEN_WAIT â†’ DOOR_CLOSING (6ê°œ ìƒíƒœ)
- **ì…ë ¥**: 4ê°œ ì¸µ í˜¸ì¶œ ë²„íŠ¼, ë„ì–´ ì„¼ì„œ
- **ì¶œë ¥**: ëª¨í„° ì œì–´, ë„ì–´ ì œì–´, í˜„ì¬ ì¸µ í‘œì‹œ, ë°©í–¥ LED

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. ìš”ì²­ í(request_queue)ì— ê° ì¸µ í˜¸ì¶œ ì €ì¥
2. ëª©í‘œ ì¸µê¹Œì§€ ì´ë™ (ì¸µë‹¹ 2ì´ˆ ì†Œìš”)
3. ë„ì°© í›„ ë„ì–´ ê°œë°© â†’ 3ì´ˆ ëŒ€ê¸° â†’ ë„ì–´ íì‡„
4. ë„ì–´ ì„¼ì„œ ê°ì§€ ì‹œ ì¬ê°œë°©
5. ë°©í–¥ì— ë”°ë¼ íš¨ìœ¨ì ìœ¼ë¡œ ì¸µ ë°©ë¬¸

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- ìš”ì²­ í ê´€ë¦¬
- ë³µì¡í•œ ì¡°ê±´ ë¶„ê¸°
- ìµœì  ê²½ë¡œ ì•Œê³ ë¦¬ì¦˜
- ë‹¤ì¤‘ ì¶œë ¥ ì œì–´
- ì•ˆì „ ê¸°ëŠ¥ êµ¬í˜„ (ë„ì–´ ì„¼ì„œ)

---

## 7. I2C Master FSM (ê³ ê¸‰) - 9-ìƒíƒœ I2C í†µì‹ 

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: IDLE â†’ START_COND â†’ ADDR_SEND â†’ ADDR_ACK â†’ DATA_WR/RD â†’ ACK â†’ STOP_COND (9ê°œ ìƒíƒœ)
- **ì…ë ¥**: start, rw, slave_addr, wr_data
- **ì¶œë ¥**: rd_data, busy, ack_error, SDA, SCL

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. START ì¡°ê±´: SCLì´ HIGHì¼ ë•Œ SDAë¥¼ HIGH â†’ LOW
2. ì£¼ì†Œ ì „ì†¡: 7ë¹„íŠ¸ ìŠ¬ë ˆì´ë¸Œ ì£¼ì†Œ + R/W ë¹„íŠ¸
3. ACK í™•ì¸: ìŠ¬ë ˆì´ë¸Œê°€ SDAë¥¼ LOWë¡œ ë‹¹ê¹€
4. ë°ì´í„° ì „ì†¡/ìˆ˜ì‹ : 8ë¹„íŠ¸ ë°ì´í„° ì²˜ë¦¬
5. STOP ì¡°ê±´: SCLì´ HIGHì¼ ë•Œ SDAë¥¼ LOW â†’ HIGH

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- I2C í”„ë¡œí† ì½œ ìƒì„¸ êµ¬í˜„
- ì–‘ë°©í–¥(inout) ì‹ í˜¸ ì œì–´
- Quarter clock ë¶„ì£¼ (4ë‹¨ê³„ íƒ€ì´ë°)
- ACK/NACK ì²˜ë¦¬
- ë²„ìŠ¤ ì¶©ëŒ ë°©ì§€

---

## 8. ê²Œì„ FSM (ìµœê³ ê¸‰) - 9-ìƒíƒœ ë°˜ì‘ì†ë„ ê²Œì„

### ğŸ“Œ í•µì‹¬ ê°œë…
- **ìƒíƒœ**: IDLE â†’ READY â†’ WAIT_RANDOM â†’ LED_ON â†’ MEASURING â†’ SUCCESS/FAIL â†’ GAME_OVER (9ê°œ ìƒíƒœ)
- **ì…ë ¥**: start_btn, react_btn
- **ì¶œë ¥**: 16ê°œ LED íŒ¨í„´, 4ìë¦¬ 7-segment, ë¶€ì €

### ğŸ”„ ë™ì‘ ì›ë¦¬
1. ê²Œì„ ì‹œì‘ í›„ ëœë¤ ì‹œê°„ ëŒ€ê¸° (1~3ì´ˆ)
2. LEDê°€ ì¼œì§€ë©´ ë¹ ë¥´ê²Œ ë²„íŠ¼ í´ë¦­
3. ë°˜ì‘ ì‹œê°„ ì¸¡ì • (1ms ë‹¨ìœ„)
4. ì ìˆ˜ ê³„ì‚°: 200ms ë¯¸ë§Œ(3ì ), 400ms ë¯¸ë§Œ(2ì ), ê·¸ ì™¸(1ì )
5. 5ë¼ìš´ë“œ ì§„í–‰ í›„ ìµœì¢… ì ìˆ˜ í‘œì‹œ

### ğŸ’¡ í•™ìŠµ í¬ì¸íŠ¸
- LFSR(Linear Feedback Shift Register) ë‚œìˆ˜ ìƒì„±
- 1ms ì •ë°€ íƒ€ì´ë¨¸ êµ¬í˜„
- ë™ì  ì ìˆ˜ ê³„ì‚° ë¡œì§
- ë©€í‹° ë¼ìš´ë“œ ê´€ë¦¬
- 4ìë¦¬ 7-segment ì œì–´
- ì‚¬ìš´ë“œ í”¼ë“œë°± (ë¶€ì €)
- ë³µí•©ì ì¸ ê²Œì„ ë¡œì§ êµ¬í˜„

---

## ğŸ“Š ë‚œì´ë„ë³„ í•µì‹¬ ê¸°ìˆ  ë¹„êµ

| ì˜ˆì œ | ìƒíƒœ ìˆ˜ | í•µì‹¬ ê¸°ìˆ  | ë‚œì´ë„ |
|------|---------|-----------|--------|
| Toggle | 2 | ì—£ì§€ ê°ì§€, ê¸°ë³¸ FSM | â­ |
| ì‹œí€€ìŠ¤ | 4 | íƒ€ì´ë¨¸, í´ëŸ­ ë¶„ì£¼ | â­ |
| ì‹ í˜¸ë“± | 3 | ìƒíƒœë³„ íƒ€ì´ë¨¸ | â­â­ |
| ìíŒê¸° | 6 | ë³µìˆ˜ ì…ë ¥, ì¡°ê±´ ë¶„ê¸° | â­â­â­ |
| UART | 5 | í†µì‹  í”„ë¡œí† ì½œ, ë™ê¸°í™” | â­â­â­â­ |
| ì—˜ë¦¬ë² ì´í„° | 6 | ìš”ì²­ í, ìµœì í™” | â­â­â­â­ |
| I2C | 9 | ì–‘ë°©í–¥ ì œì–´, ì •ë°€ íƒ€ì´ë° | â­â­â­â­â­ |
| ê²Œì„ | 9 | LFSR, ë³µí•© ë¡œì§ | â­â­â­â­â­ |

---

## ğŸ“ í•™ìŠµ ë¡œë“œë§µ

### 1ë‹¨ê³„: ê¸°ì´ˆ (ì˜ˆì œ 1-2)
- FSM ê¸°ë³¸ êµ¬ì¡° ì´í•´
- ìƒíƒœ ì „í™˜ ë©”ì»¤ë‹ˆì¦˜
- íƒ€ì´ë¨¸ ì‚¬ìš©ë²•

### 2ë‹¨ê³„: ì‘ìš© (ì˜ˆì œ 3-4)
- ì‹¤ìƒí™œ ë¬¸ì œ í•´ê²°
- ë³µìˆ˜ ì…ë ¥ ì²˜ë¦¬
- ì¡°ê±´ë¶€ ë¡œì§

### 3ë‹¨ê³„: í†µì‹  (ì˜ˆì œ 5, 7)
- í‘œì¤€ í”„ë¡œí† ì½œ êµ¬í˜„
- íƒ€ì´ë° ì •ë°€ ì œì–´
- ì—ëŸ¬ ì²˜ë¦¬

### 4ë‹¨ê³„: ê³ ê¸‰ ì œì–´ (ì˜ˆì œ 6, 8)
- ë³µì¡í•œ ì•Œê³ ë¦¬ì¦˜
- ë‹¤ì¤‘ ê¸°ëŠ¥ í†µí•©
- ìµœì í™” ê¸°ë²•

---

## ğŸ’» Basys3 ë³´ë“œ í™œìš© íŒ

### ê³µí†µ ë¦¬ì†ŒìŠ¤
- **í´ëŸ­**: 100MHz ì‹œìŠ¤í…œ í´ëŸ­ ì‚¬ìš©
- **ë¦¬ì…‹**: ì¤‘ì•™ ë²„íŠ¼ (U18)
- **LED**: 16ê°œ LED í™œìš© ê°€ëŠ¥
- **7-segment**: 4ìë¦¬ ë””ìŠ¤í”Œë ˆì´
- **ìŠ¤ìœ„ì¹˜**: 16ê°œ ìŠ¤ìœ„ì¹˜
- **ë²„íŠ¼**: 5ê°œ ë²„íŠ¼

### ì œì•½ íŒŒì¼(XDC) ì„¤ì • í•„ìˆ˜
ê° ì˜ˆì œë¥¼ Basys3ì—ì„œ ì‹¤í–‰í•˜ë ¤ë©´ ì ì ˆí•œ í•€ í• ë‹¹ì´ í•„ìš”í•©ë‹ˆë‹¤.

---

## ğŸ”§ ë””ë²„ê¹… íŒ

1. **ì‹œë®¬ë ˆì´ì…˜ ë¨¼ì €**: ê° ì˜ˆì œë¥¼ ë¨¼ì € ì‹œë®¬ë ˆì´ì…˜ìœ¼ë¡œ ê²€ì¦
2. **LED í™œìš©**: ìƒíƒœë¥¼ LEDë¡œ í‘œì‹œí•˜ì—¬ ë””ë²„ê¹…
3. **íƒ€ì´ë¨¸ ì¶•ì†Œ**: ì‹œë®¬ë ˆì´ì…˜ ì‹œ ì¹´ìš´í„° ê°’ì„ ì¤„ì—¬ì„œ í…ŒìŠ¤íŠ¸
4. **ë‹¨ê³„ë³„ í…ŒìŠ¤íŠ¸**: ë³µì¡í•œ FSMì€ ë¶€ë¶„ë³„ë¡œ ë‚˜ëˆ ì„œ ê²€ì¦

---

## ğŸ¯ ë‹¤ìŒ ë‹¨ê³„

ì´ 8ê°œ ì˜ˆì œë¥¼ ë§ˆìŠ¤í„°í•˜ë©´:
- âœ… FSM ì„¤ê³„ ì™„ë²½ ì´í•´
- âœ… ì‹¤ì „ í”„ë¡œì íŠ¸ ìˆ˜í–‰ ê°€ëŠ¥
- âœ… SPI, CAN ë“± ë‹¤ë¥¸ í”„ë¡œí† ì½œ í™•ì¥ ê°€ëŠ¥
- âœ… CPU, ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬ ë“± ë³µì¡í•œ ì‹œìŠ¤í…œ ì„¤ê³„ ì¤€ë¹„ ì™„ë£Œ

---

## 1. Toggle FSM (ì…ë¬¸)


```verilog
// ========================================
// 1ë²ˆ - Toggle FSM (ì…ë¬¸)
// ========================================
// ë²„íŠ¼ì„ ëˆ„ë¥´ë©´ LEDê°€ ì¼œì§€ê³  êº¼ì§€ëŠ” í† ê¸€ ë™ì‘
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module toggle_fsm(
    input clk,           // 100MHz í´ëŸ­
    input reset,         // ë¦¬ì…‹ ë²„íŠ¼
    input btn,           // ì…ë ¥ ë²„íŠ¼
    output reg led       // ì¶œë ¥ LED
);

    // State ì •ì˜
    localparam OFF = 1'b0;
    localparam ON  = 1'b1;
    
    reg state, next_state;
    
    // ë²„íŠ¼ ë””ë°”ìš´ì‹±ì„ ìœ„í•œ ë³€ìˆ˜
    reg btn_prev;
    wire btn_edge;
    
    // ìƒìŠ¹ ì—£ì§€ ê°ì§€
    assign btn_edge = btn & ~btn_prev;
    
    // State Register (Sequential Logic)
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= OFF;
            btn_prev <= 0;
        end
        else begin
            state <= next_state;
            btn_prev <= btn;
        end
    end
    
    // Next State Logic (Combinational Logic)
    always @(*) begin
        case (state)
            OFF: begin
                if (btn_edge)
                    next_state = ON;
                else
                    next_state = OFF;
            end
            ON: begin
                if (btn_edge)
                    next_state = OFF;
                else
                    next_state = ON;
            end
            default: next_state = OFF;
        endcase
    end
    
    // Output Logic
    always @(*) begin
        case (state)
            OFF: led = 1'b0;
            ON:  led = 1'b1;
            default: led = 1'b0;
        endcase
    end

endmodule
```

---

## 2ï¸. ì‹œí€€ìŠ¤ FSM (ì…ë¬¸)

```verilog
// ========================================
// 2ë²ˆ - ì‹œí€€ìŠ¤ FSM (ì…ë¬¸)
// ========================================
// 4ê°œì˜ LEDê°€ ìˆœì°¨ì ìœ¼ë¡œ ì¼œì§€ëŠ” íŒ¨í„´
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module sequence_fsm(
    input clk,              // 100MHz í´ëŸ­
    input reset,            // ë¦¬ì…‹
    input enable,           // ë™ì‘ í™œì„±í™”
    output reg [3:0] leds   // 4ê°œì˜ LED
);

    // State ì •ì˜
    localparam S0 = 2'b00;
    localparam S1 = 2'b01;
    localparam S2 = 2'b10;
    localparam S3 = 2'b11;
    
    reg [1:0] state, next_state;
    
    // 1ì´ˆ ì¹´ìš´í„° (100MHz / 100,000,000 = 1Hz)
    reg [26:0] counter;
    wire tick;
    
    assign tick = (counter == 27'd99_999_999);
    
    // 1ì´ˆ íƒ€ì´ë¨¸
    always @(posedge clk or posedge reset) begin
        if (reset)
            counter <= 0;
        else if (enable) begin
            if (tick)
                counter <= 0;
            else
                counter <= counter + 1;
        end
        else
            counter <= 0;
    end
    
    // State Register
    always @(posedge clk or posedge reset) begin
        if (reset)
            state <= S0;
        else if (enable && tick)
            state <= next_state;
    end
    
    // Next State Logic
    always @(*) begin
        case (state)
            S0: next_state = S1;
            S1: next_state = S2;
            S2: next_state = S3;
            S3: next_state = S0;
            default: next_state = S0;
        endcase
    end
    
    // Output Logic
    always @(*) begin
        case (state)
            S0: leds = 4'b0001;  // LED 0ë§Œ ì¼œì§
            S1: leds = 4'b0010;  // LED 1ë§Œ ì¼œì§
            S2: leds = 4'b0100;  // LED 2ë§Œ ì¼œì§
            S3: leds = 4'b1000;  // LED 3ë§Œ ì¼œì§
            default: leds = 4'b0000;
        endcase
    end

endmodule
```


---

## 3ï¸. ì‹ í˜¸ë“± FSM (ì´ˆê¸‰)

```verilog
// ========================================
// 3ë²ˆ - ì‹ í˜¸ë“± FSM (ì´ˆê¸‰)
// ========================================
// ë¹¨ê°•(5ì´ˆ) -> ì´ˆë¡(5ì´ˆ) -> ë…¸ë‘(2ì´ˆ) -> ë°˜ë³µ
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module traffic_light_fsm(
    input clk,              // 100MHz í´ëŸ­
    input reset,            // ë¦¬ì…‹
    input enable,           // ë™ì‘ í™œì„±í™”
    output reg red,         // ë¹¨ê°„ë¶ˆ
    output reg yellow,      // ë…¸ë€ë¶ˆ
    output reg green        // ì´ˆë¡ë¶ˆ
);

    // State ì •ì˜
    localparam RED    = 2'b00;
    localparam GREEN  = 2'b01;
    localparam YELLOW = 2'b10;
    
    reg [1:0] state, next_state;
    
    // íƒ€ì´ë¨¸ ì¹´ìš´í„° (1ì´ˆ = 100,000,000 í´ëŸ­)
    reg [26:0] counter;
    reg [3:0] time_count;  // ìƒíƒœë³„ ì‹œê°„ ì¹´ìš´í„°
    
    wire tick_1sec;
    assign tick_1sec = (counter == 27'd99_999_999);
    
    // ìƒíƒœë³„ ì§€ì† ì‹œê°„ ì •ì˜
    localparam RED_TIME    = 4'd5;  // 5ì´ˆ
    localparam GREEN_TIME  = 4'd5;  // 5ì´ˆ
    localparam YELLOW_TIME = 4'd2;  // 2ì´ˆ
    
    // 1ì´ˆ íƒ€ì´ë¨¸
    always @(posedge clk or posedge reset) begin
        if (reset)
            counter <= 0;
        else if (enable) begin
            if (tick_1sec)
                counter <= 0;
            else
                counter <= counter + 1;
        end
        else
            counter <= 0;
    end
    
    // State Registerì™€ ì‹œê°„ ì¹´ìš´í„°
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= RED;
            time_count <= 0;
        end
        else if (enable) begin
            if (tick_1sec) begin
                if (time_count == get_state_time(state) - 1) begin
                    state <= next_state;
                    time_count <= 0;
                end
                else begin
                    time_count <= time_count + 1;
                end
            end
        end
        else begin
            state <= RED;
            time_count <= 0;
        end
    end
    
    // ìƒíƒœë³„ ì‹œê°„ì„ ë°˜í™˜í•˜ëŠ” í•¨ìˆ˜
    function [3:0] get_state_time;
        input [1:0] s;
        begin
            case (s)
                RED:    get_state_time = RED_TIME;
                GREEN:  get_state_time = GREEN_TIME;
                YELLOW: get_state_time = YELLOW_TIME;
                default: get_state_time = RED_TIME;
            endcase
        end
    endfunction
    
    // Next State Logic
    always @(*) begin
        case (state)
            RED:    next_state = GREEN;
            GREEN:  next_state = YELLOW;
            YELLOW: next_state = RED;
            default: next_state = RED;
        endcase
    end
    
    // Output Logic
    always @(*) begin
        // ê¸°ë³¸ê°’
        red = 0;
        yellow = 0;
        green = 0;
        
        case (state)
            RED: begin
                red = 1;
                yellow = 0;
                green = 0;
            end
            GREEN: begin
                red = 0;
                yellow = 0;
                green = 1;
            end
            YELLOW: begin
                red = 0;
                yellow = 1;
                green = 0;
            end
            default: begin
                red = 1;
                yellow = 0;
                green = 0;
            end
        endcase
    end

endmodule
```

---

## 4ï¸. ìíŒê¸° FSM (ì¤‘ê¸‰)

```verilog
// ========================================
// 4ë²ˆ - ìíŒê¸° FSM (ì¤‘ê¸‰)
// ========================================
// 500ì›ì§œë¦¬ ìŒë£Œ íŒë§¤, 100ì›/500ì› ë™ì „ íˆ¬ì… ê°€ëŠ¥
// ê±°ìŠ¤ë¦„ëˆ ë°˜í™˜ ê¸°ëŠ¥ í¬í•¨
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module vending_machine_fsm(
    input clk,              // 100MHz í´ëŸ­
    input reset,            // ë¦¬ì…‹
    input coin_100,         // 100ì› íˆ¬ì…
    input coin_500,         // 500ì› íˆ¬ì…
    input cancel,           // ì·¨ì†Œ ë²„íŠ¼
    output reg dispense,    // ìŒë£Œ ì œê³µ
    output reg [2:0] change,// ê±°ìŠ¤ë¦„ëˆ (100ì› ë‹¨ìœ„)
    output reg [6:0] seg,   // 7-segment ë””ìŠ¤í”Œë ˆì´
    output reg [3:0] an     // 7-segment anode
);

    // State ì •ì˜
    localparam IDLE   = 3'b000;  // 0ì›
    localparam COIN1  = 3'b001;  // 100ì›
    localparam COIN2  = 3'b010;  // 200ì›
    localparam COIN3  = 3'b011;  // 300ì›
    localparam COIN4  = 3'b100;  // 400ì›
    localparam COIN5  = 3'b101;  // 500ì› ì´ìƒ (ì œê³µ)
    
    reg [2:0] state, next_state;
    reg [2:0] amount;  // í˜„ì¬ íˆ¬ì… ê¸ˆì•¡ (100ì› ë‹¨ìœ„)
    
    // ë²„íŠ¼ ì—£ì§€ ê°ì§€
    reg coin_100_prev, coin_500_prev, cancel_prev;
    wire coin_100_edge, coin_500_edge, cancel_edge;
    
    assign coin_100_edge = coin_100 & ~coin_100_prev;
    assign coin_500_edge = coin_500 & ~coin_500_prev;
    assign cancel_edge = cancel & ~cancel_prev;
    
    // State Register
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= IDLE;
            coin_100_prev <= 0;
            coin_500_prev <= 0;
            cancel_prev <= 0;
        end
        else begin
            state <= next_state;
            coin_100_prev <= coin_100;
            coin_500_prev <= coin_500;
            cancel_prev <= cancel;
        end
    end
    
    // Next State Logic
    always @(*) begin
        next_state = state;
        
        if (cancel_edge) begin
            next_state = IDLE;
        end
        else begin
            case (state)
                IDLE: begin
                    if (coin_100_edge)
                        next_state = COIN1;
                    else if (coin_500_edge)
                        next_state = COIN5;
                end
                
                COIN1: begin
                    if (coin_100_edge)
                        next_state = COIN2;
                    else if (coin_500_edge)
                        next_state = COIN5;
                end
                
                COIN2: begin
                    if (coin_100_edge)
                        next_state = COIN3;
                    else if (coin_500_edge)
                        next_state = COIN5;
                end
                
                COIN3: begin
                    if (coin_100_edge)
                        next_state = COIN4;
                    else if (coin_500_edge)
                        next_state = COIN5;
                end
                
                COIN4: begin
                    if (coin_100_edge)
                        next_state = COIN5;
                    else if (coin_500_edge)
                        next_state = COIN5;
                end
                
                COIN5: begin
                    // ìŒë£Œ ì œê³µ í›„ IDLEë¡œ ë³µê·€
                    next_state = IDLE;
                end
                
                default: next_state = IDLE;
            endcase
        end
    end
    
    // Output Logic
    always @(*) begin
        // ê¸°ë³¸ê°’
        dispense = 0;
        change = 0;
        amount = 0;
        
        case (state)
            IDLE: begin
                amount = 0;
                dispense = 0;
                change = 0;
            end
            COIN1: amount = 1;
            COIN2: amount = 2;
            COIN3: amount = 3;
            COIN4: amount = 4;
            COIN5: begin
                dispense = 1;
                if (amount > 5)
                    change = amount - 5;
                else
                    change = 0;
            end
            default: begin
                amount = 0;
                dispense = 0;
                change = 0;
            end
        endcase
        
        // ì·¨ì†Œ ì‹œ ì „ì•¡ ë°˜í™˜
        if (cancel_edge && state != IDLE)
            change = amount;
    end
    
    // 7-segment ë””ìŠ¤í”Œë ˆì´ (íˆ¬ì… ê¸ˆì•¡ í‘œì‹œ)
    always @(*) begin
        an = 4'b1110;  // ì²« ë²ˆì§¸ ë””ì§€íŠ¸ë§Œ í™œì„±í™”
        
        case (state)
            IDLE:   seg = 7'b1000000;  // 0
            COIN1:  seg = 7'b1111001;  // 1
            COIN2:  seg = 7'b0100100;  // 2
            COIN3:  seg = 7'b0110000;  // 3
            COIN4:  seg = 7'b0011001;  // 4
            COIN5:  seg = 7'b0010010;  // 5
            default: seg = 7'b1111111;  // off
        endcase
    end

endmodule
```

---

## 5ï¸. UART ìˆ˜ì‹ ê¸° FSM (ì¤‘ìƒê¸‰)

```verilog
// ========================================
// 5ë²ˆ - UART ìˆ˜ì‹ ê¸° FSM (ì¤‘ìƒê¸‰)
// ========================================
// 9600 baud, 8-N-1 í”„ë¡œí† ì½œ
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module uart_rx_fsm(
    input clk,              // 100MHz í´ëŸ­
    input reset,            // ë¦¬ì…‹
    input rx,               // UART RX ì‹ í˜¸
    output reg [7:0] data,  // ìˆ˜ì‹ ëœ ë°ì´í„°
    output reg valid,       // ë°ì´í„° ìœ íš¨ ì‹ í˜¸
    output reg error        // ì—ëŸ¬ í”Œë˜ê·¸
);

    // State ì •ì˜
    localparam IDLE       = 3'b000;
    localparam START_BIT  = 3'b001;
    localparam DATA_BITS  = 3'b010;
    localparam STOP_BIT   = 3'b011;
    localparam CLEANUP    = 3'b100;
    
    reg [2:0] state, next_state;
    
    // Baud rate ìƒì„± (100MHz / 9600 = 10416.67)
    localparam BAUD_RATE = 16'd10417;
    localparam HALF_BAUD = 16'd5208;
    
    reg [15:0] baud_counter;
    reg [2:0] bit_counter;    // 0~7 ë¹„íŠ¸ ì¹´ìš´í„°
    reg [7:0] shift_reg;      // ìˆ˜ì‹  ë°ì´í„° ì‹œí”„íŠ¸ ë ˆì§€ìŠ¤í„°
    reg sample_tick;
    
    // RX ì‹ í˜¸ ë™ê¸°í™” (ë©”íƒ€ìŠ¤í…Œì´ë¸” ë°©ì§€)
    reg rx_sync1, rx_sync2;
    always @(posedge clk) begin
        rx_sync1 <= rx;
        rx_sync2 <= rx_sync1;
    end
    
    // Baud rate ì¹´ìš´í„°
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            baud_counter <= 0;
            sample_tick <= 0;
        end
        else begin
            sample_tick <= 0;
            
            if (state == IDLE) begin
                baud_counter <= 0;
            end
            else if (state == START_BIT && baud_counter == HALF_BAUD - 1) begin
                baud_counter <= 0;
                sample_tick <= 1;
            end
            else if (baud_counter == BAUD_RATE - 1) begin
                baud_counter <= 0;
                sample_tick <= 1;
            end
            else begin
                baud_counter <= baud_counter + 1;
            end
        end
    end
    
    // State Register
    always @(posedge clk or posedge reset) begin
        if (reset)
            state <= IDLE;
        else
            state <= next_state;
    end
    
    // Next State Logic
    always @(*) begin
        next_state = state;
        
        case (state)
            IDLE: begin
                if (rx_sync2 == 0)  // Start bit ê°ì§€ (falling edge)
                    next_state = START_BIT;
            end
            
            START_BIT: begin
                if (sample_tick) begin
                    if (rx_sync2 == 0)  // Start bit í™•ì¸
                        next_state = DATA_BITS;
                    else
                        next_state = IDLE;  // False start
                end
            end
            
            DATA_BITS: begin
                if (sample_tick && bit_counter == 7)
                    next_state = STOP_BIT;
            end
            
            STOP_BIT: begin
                if (sample_tick)
                    next_state = CLEANUP;
            end
            
            CLEANUP: begin
                next_state = IDLE;
            end
            
            default: next_state = IDLE;
        endcase
    end
    
    // ë¹„íŠ¸ ì¹´ìš´í„°
    always @(posedge clk or posedge reset) begin
        if (reset)
            bit_counter <= 0;
        else begin
            if (state == DATA_BITS && sample_tick)
                bit_counter <= bit_counter + 1;
            else if (state != DATA_BITS)
                bit_counter <= 0;
        end
    end
    
    // ë°ì´í„° ì‹œí”„íŠ¸ ë ˆì§€ìŠ¤í„°
    always @(posedge clk or posedge reset) begin
        if (reset)
            shift_reg <= 0;
        else begin
            if (state == DATA_BITS && sample_tick)
                shift_reg <= {rx_sync2, shift_reg[7:1]};  // LSB first
        end
    end
    
    // Output Logic
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            data <= 0;
            valid <= 0;
            error <= 0;
        end
        else begin
            valid <= 0;
            error <= 0;
            
            if (state == STOP_BIT && sample_tick) begin
                if (rx_sync2 == 1) begin  // ìœ íš¨í•œ stop bit
                    data <= shift_reg;
                    valid <= 1;
                end
                else begin
                    error <= 1;  // Framing error
                end
            end
        end
    end

endmodule
```

---

## 6ï¸. ì—˜ë¦¬ë² ì´í„° FSM (ìƒê¸‰)

```verilog
// ========================================
// 6ë²ˆ - ì—˜ë¦¬ë² ì´í„° FSM (ìƒê¸‰)
// ========================================
// 4ì¸µ ì—˜ë¦¬ë² ì´í„° ì œì–´, ë„ì–´ ê°œí, ë°©í–¥ í‘œì‹œ
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module elevator_fsm(
    input clk,                  // 100MHz í´ëŸ­
    input reset,                // ë¦¬ì…‹
    input [3:0] floor_req,      // ê° ì¸µ í˜¸ì¶œ ë²„íŠ¼ (1~4ì¸µ)
    input door_sensor,          // ë„ì–´ ì„¼ì„œ (ë§‰í˜ ê°ì§€)
    output reg [1:0] current_floor,  // í˜„ì¬ ì¸µ (0~3)
    output reg motor_up,        // ëª¨í„° ìƒìŠ¹
    output reg motor_down,      // ëª¨í„° í•˜ê°•
    output reg door_open,       // ë„ì–´ ì—´ë¦¼
    output reg [6:0] seg,       // 7-segment (ì¸µ í‘œì‹œ)
    output reg dir_up_led,      // ìƒìŠ¹ ë°©í–¥ LED
    output reg dir_down_led     // í•˜ê°• ë°©í–¥ LED
);

    // State ì •ì˜
    localparam IDLE           = 3'b000;
    localparam MOVING_UP      = 3'b001;
    localparam MOVING_DOWN    = 3'b010;
    localparam DOOR_OPENING   = 3'b011;
    localparam DOOR_OPEN_WAIT = 3'b100;
    localparam DOOR_CLOSING   = 3'b101;
    
    reg [2:0] state, next_state;
    reg [3:0] request_queue;    // ê° ì¸µ ìš”ì²­ í
    reg [1:0] target_floor;     // ëª©í‘œ ì¸µ
    reg [1:0] direction;        // 0: none, 1: up, 2: down
    
    // íƒ€ì´ë¨¸ ê´€ë ¨
    reg [26:0] timer;
    reg [3:0] time_count;
    wire tick_1sec;
    
    assign tick_1sec = (timer == 27'd99_999_999);
    
    // 1ì´ˆ íƒ€ì´ë¨¸
    always @(posedge clk or posedge reset) begin
        if (reset)
            timer <= 0;
        else begin
            if (tick_1sec)
                timer <= 0;
            else
                timer <= timer + 1;
        end
    end
    
    // ë²„íŠ¼ ì—£ì§€ ê°ì§€
    reg [3:0] floor_req_prev;
    wire [3:0] floor_req_edge;
    
    assign floor_req_edge = floor_req & ~floor_req_prev;
    
    always @(posedge clk) begin
        floor_req_prev <= floor_req;
    end
    
    // ìš”ì²­ í ê´€ë¦¬
    always @(posedge clk or posedge reset) begin
        if (reset)
            request_queue <= 4'b0000;
        else begin
            // ìƒˆ ìš”ì²­ ì¶”ê°€
            request_queue <= request_queue | floor_req_edge;
            
            // í˜„ì¬ ì¸µ ë„ì°© ì‹œ í•´ë‹¹ ìš”ì²­ ì œê±°
            if (state == DOOR_OPENING)
                request_queue[current_floor] <= 0;
        end
    end
    
    // ë‹¤ìŒ ëª©í‘œ ì¸µ ê²°ì •
    always @(*) begin
        target_floor = current_floor;
        
        if (direction == 1) begin  // ìƒìŠ¹ ì¤‘
            // ìœ„ìª½ ìš”ì²­ ì°¾ê¸°
            if (current_floor < 3 && request_queue[3])
                target_floor = 3;
            else if (current_floor < 2 && request_queue[2])
                target_floor = 2;
            else if (current_floor < 1 && request_queue[1])
                target_floor = 1;
            else if (request_queue[0])
                target_floor = 0;
        end
        else if (direction == 2) begin  // í•˜ê°• ì¤‘
            // ì•„ë˜ìª½ ìš”ì²­ ì°¾ê¸°
            if (current_floor > 0 && request_queue[0])
                target_floor = 0;
            else if (current_floor > 1 && request_queue[1])
                target_floor = 1;
            else if (current_floor > 2 && request_queue[2])
                target_floor = 2;
            else if (request_queue[3])
                target_floor = 3;
        end
        else begin  // ë°©í–¥ ì—†ìŒ - ê°€ì¥ ê°€ê¹Œìš´ ìš”ì²­
            if (request_queue != 4'b0000) begin
                // ê°„ë‹¨í•œ ìµœê·¼ì ‘ ì¸µ ì°¾ê¸°
                if (request_queue[current_floor])
                    target_floor = current_floor;
                else if (current_floor < 3 && request_queue[current_floor + 1])
                    target_floor = current_floor + 1;
                else if (current_floor > 0 && request_queue[current_floor - 1])
                    target_floor = current_floor - 1;
                else if (request_queue[0])
                    target_floor = 0;
                else if (request_queue[1])
                    target_floor = 1;
                else if (request_queue[2])
                    target_floor = 2;
                else if (request_queue[3])
                    target_floor = 3;
            end
        end
    end
    
    // State Register
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= IDLE;
            current_floor <= 0;
            time_count <= 0;
            direction <= 0;
        end
        else begin
            state <= next_state;
            
            // ì¸µ ì´ë™
            if (state == MOVING_UP && tick_1sec && time_count >= 2) begin
                current_floor <= current_floor + 1;
                time_count <= 0;
            end
            else if (state == MOVING_DOWN && tick_1sec && time_count >= 2) begin
                current_floor <= current_floor - 1;
                time_count <= 0;
            end
            else if ((state == MOVING_UP || state == MOVING_DOWN) && tick_1sec)
                time_count <= time_count + 1;
            else if (state == DOOR_OPEN_WAIT && tick_1sec)
                time_count <= time_count + 1;
            else if (state != DOOR_OPEN_WAIT && state != MOVING_UP && state != MOVING_DOWN)
                time_count <= 0;
        end
    end
    
    // Next State Logic
    always @(*) begin
        next_state = state;
        
        case (state)
            IDLE: begin
                if (request_queue != 4'b0000) begin
                    if (target_floor == current_floor)
                        next_state = DOOR_OPENING;
                    else if (target_floor > current_floor)
                        next_state = MOVING_UP;
                    else
                        next_state = MOVING_DOWN;
                end
            end
            
            MOVING_UP: begin
                if (current_floor == target_floor)
                    next_state = DOOR_OPENING;
            end
            
            MOVING_DOWN: begin
                if (current_floor == target_floor)
                    next_state = DOOR_OPENING;
            end
            
            DOOR_OPENING: begin
                next_state = DOOR_OPEN_WAIT;
            end
            
            DOOR_OPEN_WAIT: begin
                if (time_count >= 3 && !door_sensor)  // 3ì´ˆ ëŒ€ê¸°
                    next_state = DOOR_CLOSING;
            end
            
            DOOR_CLOSING: begin
                if (!door_sensor)
                    next_state = IDLE;
                else
                    next_state = DOOR_OPENING;  // ì¬ê°œë°©
            end
            
            default: next_state = IDLE;
        endcase
    end
    
    // Output Logic
    always @(*) begin
        motor_up = 0;
        motor_down = 0;
        door_open = 0;
        dir_up_led = 0;
        dir_down_led = 0;
        
        case (state)
            MOVING_UP: begin
                motor_up = 1;
                dir_up_led = 1;
            end
            MOVING_DOWN: begin
                motor_down = 1;
                dir_down_led = 1;
            end
            DOOR_OPENING, DOOR_OPEN_WAIT, DOOR_CLOSING: begin
                door_open = 1;
            end
        endcase
    end
    
    // 7-segment ë””ìŠ¤í”Œë ˆì´ (í˜„ì¬ ì¸µ í‘œì‹œ: 1~4)
    always @(*) begin
        case (current_floor)
            2'd0: seg = 7'b1111001;  // 1
            2'd1: seg = 7'b0100100;  // 2
            2'd2: seg = 7'b0110000;  // 3
            2'd3: seg = 7'b0011001;  // 4
            default: seg = 7'b1111111;
        endcase
    end

endmodule
```

---

## 7ï¸. I2C Master FSM (ê³ ê¸‰)

```verilog
// ========================================
// 7ë²ˆ - I2C Master FSM (ê³ ê¸‰)
// ========================================
// 100kHz I2C í†µì‹ , 7ë¹„íŠ¸ ì£¼ì†Œ, ë‹¨ì¼ ë°”ì´íŠ¸ ì“°ê¸°/ì½ê¸° ì§€ì›
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module i2c_master_fsm(
    input clk,              // 100MHz í´ëŸ­
    input reset,            // ë¦¬ì…‹
    input start,            // ì „ì†¡ ì‹œì‘
    input rw,               // 1: read, 0: write
    input [6:0] slave_addr, // ìŠ¬ë ˆì´ë¸Œ ì£¼ì†Œ (7ë¹„íŠ¸)
    input [7:0] wr_data,    // ì“°ê¸° ë°ì´í„°
    output reg [7:0] rd_data,   // ì½ê¸° ë°ì´í„°
    output reg busy,        // í†µì‹  ì¤‘ í”Œë˜ê·¸
    output reg ack_error,   // ACK ì—ëŸ¬
    inout sda,              // I2C Data (ì–‘ë°©í–¥)
    output reg scl          // I2C Clock
);

    // State ì •ì˜
    localparam IDLE        = 4'd0;
    localparam START_COND  = 4'd1;
    localparam ADDR_SEND   = 4'd2;
    localparam ADDR_ACK    = 4'd3;
    localparam DATA_WR     = 4'd4;
    localparam DATA_WR_ACK = 4'd5;
    localparam DATA_RD     = 4'd6;
    localparam DATA_RD_ACK = 4'd7;
    localparam STOP_COND   = 4'd8;
    
    reg [3:0] state, next_state;
    
    // I2C í´ëŸ­ ìƒì„± (100kHz, 250kHz quarter period)
    // 100MHz / 400 = 250kHz (quarter period)
    localparam CLK_DIV = 16'd250;
    reg [15:0] clk_counter;
    reg [1:0] quarter_tick;  // 0~3: 4ë¶„ì£¼ í‹±
    
    // ë¹„íŠ¸ ì¹´ìš´í„°
    reg [2:0] bit_cnt;
    
    // ë°ì´í„° ë ˆì§€ìŠ¤í„°
    reg [7:0] addr_rw;       // {slave_addr, rw}
    reg [7:0] data_tx;
    reg [7:0] data_rx;
    reg sda_out;
    reg sda_oe;              // SDA output enable
    
    // SDA ì–‘ë°©í–¥ ì œì–´
    assign sda = sda_oe ? sda_out : 1'bz;
    wire sda_in = sda;
    
    // í´ëŸ­ ë¶„ì£¼ê¸°
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            clk_counter <= 0;
            quarter_tick <= 0;
        end
        else begin
            if (state == IDLE) begin
                clk_counter <= 0;
                quarter_tick <= 0;
            end
            else if (clk_counter == CLK_DIV - 1) begin
                clk_counter <= 0;
                quarter_tick <= quarter_tick + 1;
            end
            else begin
                clk_counter <= clk_counter + 1;
            end
        end
    end
    
    // State Register
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= IDLE;
            bit_cnt <= 0;
        end
        else begin
            state <= next_state;
            
            // ë¹„íŠ¸ ì¹´ìš´í„° ê´€ë¦¬
            if (state == ADDR_SEND && quarter_tick == 3)
                bit_cnt <= bit_cnt + 1;
            else if (state == DATA_WR && quarter_tick == 3)
                bit_cnt <= bit_cnt + 1;
            else if (state == DATA_RD && quarter_tick == 3)
                bit_cnt <= bit_cnt + 1;
            else if (state != ADDR_SEND && state != DATA_WR && state != DATA_RD)
                bit_cnt <= 0;
        end
    end
    
    // Next State Logic
    always @(*) begin
        next_state = state;
        
        case (state)
            IDLE: begin
                if (start)
                    next_state = START_COND;
            end
            
            START_COND: begin
                if (quarter_tick == 3)
                    next_state = ADDR_SEND;
            end
            
            ADDR_SEND: begin
                if (bit_cnt == 7 && quarter_tick == 3)
                    next_state = ADDR_ACK;
            end
            
            ADDR_ACK: begin
                if (quarter_tick == 3) begin
                    if (sda_in == 0)  // ACK received
                        next_state = rw ? DATA_RD : DATA_WR;
                    else
                        next_state = STOP_COND;  // NACK
                end
            end
            
            DATA_WR: begin
                if (bit_cnt == 7 && quarter_tick == 3)
                    next_state = DATA_WR_ACK;
            end
            
            DATA_WR_ACK: begin
                if (quarter_tick == 3)
                    next_state = STOP_COND;
            end
            
            DATA_RD: begin
                if (bit_cnt == 7 && quarter_tick == 3)
                    next_state = DATA_RD_ACK;
            end
            
            DATA_RD_ACK: begin
                if (quarter_tick == 3)
                    next_state = STOP_COND;
            end
            
            STOP_COND: begin
                if (quarter_tick == 3)
                    next_state = IDLE;
            end
            
            default: next_state = IDLE;
        endcase
    end
    
    // SCL ìƒì„±
    always @(posedge clk or posedge reset) begin
        if (reset)
            scl <= 1;
        else begin
            case (state)
                IDLE, START_COND, STOP_COND:
                    scl <= 1;
                default: begin
                    if (quarter_tick == 0 || quarter_tick == 1)
                        scl <= 0;
                    else
                        scl <= 1;
                end
            endcase
        end
    end
    
    // SDA ì œì–´
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            sda_out <= 1;
            sda_oe <= 0;
            addr_rw <= 0;
            data_tx <= 0;
            data_rx <= 0;
        end
        else begin
            case (state)
                IDLE: begin
                    sda_out <= 1;
                    sda_oe <= 1;
                    addr_rw <= {slave_addr, rw};
                    data_tx <= wr_data;
                end
                
                START_COND: begin
                    if (quarter_tick == 2) begin
                        sda_out <= 0;  // START condition
                        sda_oe <= 1;
                    end
                end
                
                ADDR_SEND: begin
                    sda_oe <= 1;
                    if (quarter_tick == 0)
                        sda_out <= addr_rw[7 - bit_cnt];
                end
                
                ADDR_ACK: begin
                    sda_oe <= 0;  // Release for ACK
                end
                
                DATA_WR: begin
                    sda_oe <= 1;
                    if (quarter_tick == 0)
                        sda_out <= data_tx[7 - bit_cnt];
                end
                
                DATA_WR_ACK: begin
                    sda_oe <= 0;  // Release for ACK
                end
                
                DATA_RD: begin
                    sda_oe <= 0;  // Release for reading
                    if (quarter_tick == 2)
                        data_rx[7 - bit_cnt] <= sda_in;
                end
                
                DATA_RD_ACK: begin
                    sda_oe <= 1;
                    sda_out <= 1;  // Master NACK (single byte read)
                end
                
                STOP_COND: begin
                    sda_oe <= 1;
                    if (quarter_tick == 0)
                        sda_out <= 0;
                    else if (quarter_tick == 2)
                        sda_out <= 1;  // STOP condition
                end
            endcase
        end
    end
    
    // Output signals
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            busy <= 0;
            ack_error <= 0;
            rd_data <= 0;
        end
        else begin
            busy <= (state != IDLE);
            
            // ACK ì—ëŸ¬ ì²´í¬
            if (state == ADDR_ACK && quarter_tick == 3 && sda_in == 1)
                ack_error <= 1;
            else if (state == DATA_WR_ACK && quarter_tick == 3 && sda_in == 1)
                ack_error <= 1;
            else if (state == IDLE)
                ack_error <= 0;
            
            // ì½ê¸° ë°ì´í„° ì¶œë ¥
            if (state == DATA_RD_ACK && quarter_tick == 3)
                rd_data <= data_rx;
        end
    end

endmodule
```

---

## 8ï¸. ê²Œì„ FSM (ìµœê³ ê¸‰)

```verilog
// ========================================
// 8ë²ˆ - ê²Œì„ FSM (ìµœê³ ê¸‰)
// ========================================
// ë°˜ì‘ì†ë„ í…ŒìŠ¤íŠ¸ ê²Œì„
// LEDê°€ ëœë¤í•˜ê²Œ ì¼œì§€ë©´ ë¹ ë¥´ê²Œ ë²„íŠ¼ì„ ëˆŒëŸ¬ì•¼ í•¨
// ë°˜ì‘ ì‹œê°„ ì¸¡ì • ë° ì ìˆ˜ ê³„ì‚°
// Basys3 ë³´ë“œ 100MHz í´ëŸ­ ì‚¬ìš©

module reaction_game_fsm(
    input clk,              // 100MHz í´ëŸ­
    input reset,            // ë¦¬ì…‹
    input start_btn,        // ê²Œì„ ì‹œì‘ ë²„íŠ¼
    input react_btn,        // ë°˜ì‘ ë²„íŠ¼
    output reg [15:0] leds, // LED íŒ¨í„´
    output reg [6:0] seg0,  // 7-segment digit 0 (ë°˜ì‘ì‹œê°„ 1ì˜ ìë¦¬)
    output reg [6:0] seg1,  // 7-segment digit 1 (ë°˜ì‘ì‹œê°„ 10ì˜ ìë¦¬)
    output reg [6:0] seg2,  // 7-segment digit 2 (ë°˜ì‘ì‹œê°„ 100ì˜ ìë¦¬)
    output reg [6:0] seg3,  // 7-segment digit 3 (ì ìˆ˜)
    output reg [3:0] an,    // 7-segment anode
    output reg game_over,   // ê²Œì„ ì˜¤ë²„ ì‹ í˜¸
    output reg buzzer       // ë¶€ì € (ì„±ê³µ/ì‹¤íŒ¨ í”¼ë“œë°±)
);

    // State ì •ì˜
    localparam IDLE         = 4'd0;
    localparam READY        = 4'd1;
    localparam WAIT_RANDOM  = 4'd2;
    localparam LED_ON       = 4'd3;
    localparam MEASURING    = 4'd4;
    localparam SUCCESS      = 4'd5;
    localparam FAIL         = 4'd6;
    localparam SHOW_RESULT  = 4'd7;
    localparam GAME_OVER    = 4'd8;
    
    reg [3:0] state, next_state;
    
    // íƒ€ì´ë¨¸ ë° ì¹´ìš´í„°
    reg [26:0] ms_counter;      // 1ms ì¹´ìš´í„°
    reg [15:0] reaction_time;   // ë°˜ì‘ ì‹œê°„ (ms)
    reg [15:0] wait_time;       // ëœë¤ ëŒ€ê¸° ì‹œê°„
    reg [3:0] score;            // ì ìˆ˜ (0~9)
    reg [2:0] round;            // ë¼ìš´ë“œ (1~5)
    
    // LFSR for pseudo-random number generation
    reg [15:0] lfsr;
    wire lfsr_feedback;
    assign lfsr_feedback = lfsr[15] ^ lfsr[13] ^ lfsr[12] ^ lfsr[10];
    
    // 1ms tick ìƒì„±
    wire tick_1ms;
    assign tick_1ms = (ms_counter == 27'd99_999);
    
    always @(posedge clk or posedge reset) begin
        if (reset)
            ms_counter <= 0;
        else begin
            if (tick_1ms)
                ms_counter <= 0;
            else
                ms_counter <= ms_counter + 1;
        end
    end
    
    // ë²„íŠ¼ ì—£ì§€ ê°ì§€
    reg start_btn_prev, react_btn_prev;
    wire start_btn_edge, react_btn_edge;
    
    assign start_btn_edge = start_btn & ~start_btn_prev;
    assign react_btn_edge = react_btn & ~react_btn_prev;
    
    always @(posedge clk) begin
        start_btn_prev <= start_btn;
        react_btn_prev <= react_btn;
    end
    
    // LFSR ì—…ë°ì´íŠ¸
    always @(posedge clk or posedge reset) begin
        if (reset)
            lfsr <= 16'hACE1;  // ì´ˆê¸° ì‹œë“œ
        else if (tick_1ms)
            lfsr <= {lfsr[14:0], lfsr_feedback};
    end
    
    // State Register
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= IDLE;
            round <= 0;
            score <= 0;
            reaction_time <= 0;
            wait_time <= 0;
        end
        else begin
            state <= next_state;
            
            // ëŒ€ê¸° ì‹œê°„ ì¹´ìš´íŠ¸
            if (state == WAIT_RANDOM && tick_1ms) begin
                if (wait_time > 0)
                    wait_time <= wait_time - 1;
            end
            
            // ë°˜ì‘ ì‹œê°„ ì¸¡ì •
            if (state == MEASURING && tick_1ms)
                reaction_time <= reaction_time + 1;
            
            // ë¼ìš´ë“œ ë° ì ìˆ˜ ê´€ë¦¬
            if (state == READY) begin
                round <= round + 1;
                reaction_time <= 0;
                // ëœë¤ ëŒ€ê¸° ì‹œê°„ ì„¤ì • (1~3ì´ˆ)
                wait_time <= 1000 + (lfsr[10:0] % 2000);
            end
            else if (state == SUCCESS) begin
                // ë°˜ì‘ì‹œê°„ì— ë”°ë¥¸ ì ìˆ˜ ë¶€ì—¬
                if (reaction_time < 200)
                    score <= score + 3;
                else if (reaction_time < 400)
                    score <= score + 2;
                else
                    score <= score + 1;
            end
            else if (state == IDLE) begin
                round <= 0;
                score <= 0;
            end
        end
    end
    
    // Next State Logic
    always @(*) begin
        next_state = state;
        
        case (state)
            IDLE: begin
                if (start_btn_edge)
                    next_state = READY;
            end
            
            READY: begin
                next_state = WAIT_RANDOM;
            end
            
            WAIT_RANDOM: begin
                if (react_btn_edge)
                    next_state = FAIL;  // ë„ˆë¬´ ë¹¨ë¦¬ ëˆ„ë¦„
                else if (wait_time == 0)
                    next_state = LED_ON;
            end
            
            LED_ON: begin
                next_state = MEASURING;
            end
            
            MEASURING: begin
                if (react_btn_edge)
                    next_state = SUCCESS;
                else if (reaction_time >= 1000)  // 1ì´ˆ ì´ˆê³¼
                    next_state = FAIL;
            end
            
            SUCCESS: begin
                if (tick_1ms && reaction_time >= 1500)  // 1.5ì´ˆ ê²°ê³¼ í‘œì‹œ
                    next_state = (round >= 5) ? GAME_OVER : READY;
            end
            
            FAIL: begin
                if (tick_1ms && reaction_time >= 1500)  // 1.5ì´ˆ ê²°ê³¼ í‘œì‹œ
                    next_state = (round >= 5) ? GAME_OVER : READY;
            end
            
            GAME_OVER: begin
                if (start_btn_edge)
                    next_state = IDLE;
            end
            
            default: next_state = IDLE;
        endcase
    end
    
    // LED íŒ¨í„´ ì œì–´
    always @(*) begin
        case (state)
            IDLE:
                leds = 16'b0000000000000000;
            READY:
                leds = 16'b1111111111111111;  // ëª¨ë“  LED ê¹œë¹¡ì„
            WAIT_RANDOM:
                leds = 16'b0000000000000000;
            LED_ON, MEASURING:
                // ëœë¤ LED íŒ¨í„´
                leds = {lfsr[15:8], lfsr[7:0]};
            SUCCESS:
                leds = 16'b0101010101010101;  // ì²´í¬ íŒ¨í„´
            FAIL:
                leds = 16'b1010101010101010;  // X íŒ¨í„´
            GAME_OVER:
                leds = score >= 10 ? 16'hFFFF : 16'h0000;  // ìµœì¢… ì ìˆ˜ í‘œì‹œ
            default:
                leds = 16'b0000000000000000;
        endcase
    end
    
    // ë¶€ì € ì œì–´
    always @(*) begin
        case (state)
            SUCCESS: buzzer = 1;
            FAIL: buzzer = (reaction_time[7:0] < 8'd128);  // í†¤ ìƒì„±
            default: buzzer = 0;
        endcase
    end
    
    // 7-segment ë””ì½”ë” í•¨ìˆ˜
    function [6:0] decode_7seg;
        input [3:0] digit;
        begin
            case (digit)
                4'd0: decode_7seg = 7'b1000000;
                4'd1: decode_7seg = 7'b1111001;
                4'd2: decode_7seg = 7'b0100100;
                4'd3: decode_7seg = 7'b0110000;
                4'd4: decode_7seg = 7'b0011001;
                4'd5: decode_7seg = 7'b0010010;
                4'd6: decode_7seg = 7'b0000010;
                4'd7: decode_7seg = 7'b1111000;
                4'd8: decode_7seg = 7'b0000000;
                4'd9: decode_7seg = 7'b0010000;
                default: decode_7seg = 7'b1111111;
            endcase
        end
    endfunction
    
    // 7-segment ë””ìŠ¤í”Œë ˆì´ ì œì–´
    always @(*) begin
        an = 4'b0000;  // ëª¨ë“  digit í™œì„±í™”
        
        // ë°˜ì‘ ì‹œê°„ í‘œì‹œ (0~999ms)
        seg0 = decode_7seg(reaction_time % 10);
        seg1 = decode_7seg((reaction_time / 10) % 10);
        seg2 = decode_7seg((reaction_time / 100) % 10);
        
        // ì ìˆ˜ í‘œì‹œ
        seg3 = decode_7seg(score);
        
        if (state == IDLE || state == GAME_OVER) begin
            // ìµœì¢… ì ìˆ˜ë§Œ í‘œì‹œ
            seg0 = 7'b1111111;
            seg1 = 7'b1111111;
            seg2 = 7'b1111111;
            seg3 = decode_7seg(score);
        end
    end
    
    // ê²Œì„ ì˜¤ë²„ í”Œë˜ê·¸
    always @(*) begin
        game_over = (state == GAME_OVER);
    end

endmodul
```

---
