============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  12:46:30 am
  Module:                 max
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5446 ps) Late External Delay Assertion at pin y
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) y
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     154                  
             Slack:=    5446                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  b              -       -     R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  g456__1705/Y   -       A->Y  F     NAND2xp5_ASAP7_75t_R      2  1.6    23    13    2013    (-,-) 
  g453__3680/Y   -       A->Y  R     MAJIxp5_ASAP7_75t_R       2 16.0   280   140    2152    (-,-) 
  y              -       -     R     (port)                    -    -     -     1    2154    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (7410 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (F) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     -10                  
       Uncertainty:-     400                  
     Required Time:=    9610                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     199                  
             Slack:=    7410                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     R     (arrival)                     1  0.8     0     0    2000    (-,-) 
  g456__1705/Y     -       A->Y  F     NAND2xp5_ASAP7_75t_R          2  1.6    23    13    2013    (-,-) 
  g453__3680/Y     -       A->Y  R     MAJIxp5_ASAP7_75t_R           2 16.0   280   140    2152    (-,-) 
  g448__5526/Y     -       A2->Y F     AOI22xp5_ASAP7_75t_R          1  0.9    62    47    2199    (-,-) 
  counter_reg[0]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2199    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 3: MET (7444 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     157                  
             Slack:=    7444                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  b                -       -      F     (arrival)                     1  0.8     0     0    2000    (-,-) 
  g456__1705/Y     -       A->Y   R     NAND2xp5_ASAP7_75t_R          2  1.6    26    14    2014    (-,-) 
  g2/Y             -       B->Y   R     AND2x2_ASAP7_75t_R            2  1.4    12    26    2039    (-,-) 
  g452__6783/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          2  1.6    39    24    2063    (-,-) 
  g451__8428/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          2  1.5    30    26    2089    (-,-) 
  g450/Y           -       A->Y   F     INVxp67_ASAP7_75t_R           1  1.2    19    17    2106    (-,-) 
  g462/CON         -       B->CON R     HAxp5_ASAP7_75t_R             1  1.3    33    21    2127    (-,-) 
  g443__2398/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    29    30    2157    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2157    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (7457 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     144                  
             Slack:=    7457                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  b                -       -       R     (arrival)                     1  0.8     0     0    2000    (-,-) 
  g456__1705/Y     -       A->Y    F     NAND2xp5_ASAP7_75t_R          2  1.6    23    13    2013    (-,-) 
  g2/Y             -       B->Y    F     AND2x2_ASAP7_75t_R            2  1.4    11    25    2038    (-,-) 
  g452__6783/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_R          2  1.6    46    26    2065    (-,-) 
  g451__8428/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2089    (-,-) 
  g450/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    19    2108    (-,-) 
  g462/CON         -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    29    20    2128    (-,-) 
  g462/SN          -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16    2144    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2144    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 5: MET (7495 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     106                  
             Slack:=    7495                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     R     (arrival)                     1  0.8     0     0    2000    (-,-) 
  g456__1705/Y     -       A->Y  F     NAND2xp5_ASAP7_75t_R          2  1.6    23    13    2013    (-,-) 
  g2/Y             -       B->Y  F     AND2x2_ASAP7_75t_R            2  1.4    11    25    2038    (-,-) 
  g452__6783/Y     -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.6    46    26    2065    (-,-) 
  g451__8428/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2089    (-,-) 
  g449__4319/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    29    17    2106    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2106    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

