{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 12:17:32 2011 " "Info: Processing started: Mon May 23 12:17:32 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram0_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdram0_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram0_ctrl-verhalten " "Info: Found design unit 1: sdram0_ctrl-verhalten" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram0_ctrl " "Info: Found entity 1: sdram0_ctrl" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM0_CTRL " "Info: Elaborating entity \"SDRAM0_CTRL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_ready_sig SDRAM0_CTRL.vhd(148) " "Warning (10541): VHDL Signal Declaration warning at SDRAM0_CTRL.vhd(148): used implicit default value for signal \"write_ready_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 148 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_n_from_up_del_2 SDRAM0_CTRL.vhd(158) " "Warning (10036): Verilog HDL or VHDL warning at SDRAM0_CTRL.vhd(158): object \"wr_n_from_up_del_2\" assigned a value but never read" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll " "Info: Elaborating entity \"pll1\" for hierarchy \"pll1:pll\"" {  } { { "SDRAM0_CTRL.vhd" "pll" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 219 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "altpll_component" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll1:pll\|altpll:altpll_component\"" {  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll1:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll1.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[8\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[9\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[10\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[11\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[12\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[13\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[14\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DRAM_DQ\[15\] " "Warning: Inserted always-enabled tri-state buffer between \"DRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[0\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[0\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[1\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[1\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[2\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[2\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[3\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[3\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[4\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[4\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[5\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[5\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[6\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[6\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[7\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[7\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[8\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[8\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[9\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[9\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[10\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[10\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[11\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[11\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[12\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[12\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[13\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[13\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[14\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[14\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DRAM_DQ\[15\] " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"DRAM_DQ\[15\]\" is moved to its source" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Warning: Node \"DRAM_DQ\[0\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Warning: Node \"DRAM_DQ\[1\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[2\]~synth " "Warning: Node \"DRAM_DQ\[2\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Warning: Node \"DRAM_DQ\[3\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Warning: Node \"DRAM_DQ\[4\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Warning: Node \"DRAM_DQ\[5\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Warning: Node \"DRAM_DQ\[6\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Warning: Node \"DRAM_DQ\[7\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Warning: Node \"DRAM_DQ\[8\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Warning: Node \"DRAM_DQ\[9\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[10\]~synth " "Warning: Node \"DRAM_DQ\[10\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[11\]~synth " "Warning: Node \"DRAM_DQ\[11\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[12\]~synth " "Warning: Node \"DRAM_DQ\[12\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Warning: Node \"DRAM_DQ\[13\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[14\]~synth " "Warning: Node \"DRAM_DQ\[14\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Warning: Node \"DRAM_DQ\[15\]~synth\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "write_ready GND " "Warning (13410): Pin \"write_ready\" is stuck at GND" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "pll1:pll\|altpll:altpll_component\|pll " "Info: Adding node \"pll1:pll\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Info: Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Info: Implemented 44 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Info: Implemented 213 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 12:17:43 2011 " "Info: Processing ended: Mon May 23 12:17:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
