

1. Executing Verilog-2005 frontend: ../rtl/booth_radix8_multiplier_su_5_linear_146.v
Parsing Verilog input from `../rtl/booth_radix8_multiplier_su_5_linear_146.v' to AST representation.
verilog frontend filename ../rtl/booth_radix8_multiplier_su_5_linear_146.v
Generating RTLIL representation for module `\booth_mult8'.
Generating RTLIL representation for module `\booth_radix8_multiplier_5'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_5
Used module:     \booth_mult8

2.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_5
Used module:     \booth_mult8
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56 in module booth_radix8_multiplier_5.
Marked 3 switch rules as full_case in process $proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47 in module booth_mult8.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
Found async reset \rst_n in `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~6 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
     1/5: $0\done[0:0]
     2/5: $0\original_sign_mode[1:0]
     3/5: $0\state[0:0]
     4/5: $0\mult_start[0:0]
     5/5: $0\product[31:0]
Creating decoders for process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:208$55'.
Creating decoders for process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
     1/5: $0\mcand_ext_reg[10:0]
     2/5: $0\m_3x_reg[10:0]
     3/5: $0\iter_shift[3:0]
     4/5: $0\prod_reg[20:0]
     5/5: $0\active[0:0]
Creating decoders for process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:80$35'.
Creating decoders for process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:56$5'.

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\booth_radix8_multiplier_5.\result_temp' from process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:208$55'.
No latch inferred for signal `\booth_mult8.\mag_sel' from process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:80$35'.
No latch inferred for signal `\booth_mult8.\sel_1x' from process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:56$5'.
No latch inferred for signal `\booth_mult8.\sel_2x' from process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:56$5'.
No latch inferred for signal `\booth_mult8.\sel_3x' from process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:56$5'.
No latch inferred for signal `\booth_mult8.\sel_4x' from process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:56$5'.

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\booth_radix8_multiplier_5.\product' using process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
  created $adff cell `$procdff$122' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_5.\done' using process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
  created $adff cell `$procdff$127' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_5.\mult_start' using process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
  created $adff cell `$procdff$132' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_5.\state' using process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
  created $adff cell `$procdff$137' with positive edge clock and positive level reset.
Creating register for signal `\booth_radix8_multiplier_5.\original_sign_mode' using process `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
  created $adff cell `$procdff$142' with positive edge clock and positive level reset.
Creating register for signal `\booth_mult8.\active' using process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
  created $adff cell `$procdff$147' with positive edge clock and positive level reset.
Creating register for signal `\booth_mult8.\prod_reg' using process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
  created $adff cell `$procdff$152' with positive edge clock and positive level reset.
Creating register for signal `\booth_mult8.\iter_shift' using process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
  created $adff cell `$procdff$157' with positive edge clock and positive level reset.
Creating register for signal `\booth_mult8.\m_3x_reg' using process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
  created $adff cell `$procdff$162' with positive edge clock and positive level reset.
Creating register for signal `\booth_mult8.\mcand_ext_reg' using process `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
  created $adff cell `$procdff$167' with positive edge clock and positive level reset.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
Removing empty process `booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:213$56'.
Removing empty process `booth_radix8_multiplier_5.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:208$55'.
Found and cleaned up 3 empty switches in `\booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
Removing empty process `booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:97$47'.
Removing empty process `booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:80$35'.
Removing empty process `booth_mult8.$proc$../rtl/booth_radix8_multiplier_su_5_linear_146.v:56$5'.
Cleaned up 6 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~15 debug messages>
Optimizing module booth_mult8.
<suppressed ~14 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~4 debug messages>
Optimizing module booth_mult8.
<suppressed ~28 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
<suppressed ~18 debug messages>
Finding identical cells in module `\booth_mult8'.
<suppressed ~12 debug messages>
Removed a total of 10 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$70: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$68: \state -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_mult8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$114: \active -> 1'1
      Replacing known input bits on port B of cell $procmux$98: \iter_shift -> { \iter_shift [3:1] 1'1 }
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
  Optimizing cells in module \booth_mult8.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Finding identical cells in module `\booth_mult8'.
Removed a total of 0 cells.

4.6. Executing OPT_SHARE pass.

4.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$122 ($adff) from module booth_radix8_multiplier_5 (D = \result_temp, Q = \product).
Adding EN signal on $procdff$132 ($adff) from module booth_radix8_multiplier_5 (D = $procmux$75_Y, Q = \mult_start).
Adding EN signal on $procdff$142 ($adff) from module booth_radix8_multiplier_5 (D = \sign_mode, Q = \original_sign_mode).
Adding EN signal on $procdff$157 ($adff) from module booth_mult8 (D = $procmux$100_Y [0], Q = \iter_shift [0]).
Adding EN signal on $procdff$157 ($adff) from module booth_mult8 (D = $procmux$100_Y [3:1], Q = \iter_shift [3:1]).
Adding EN signal on $procdff$162 ($adff) from module booth_mult8 (D = $add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3_Y, Q = \m_3x_reg).
Adding EN signal on $procdff$152 ($adff) from module booth_mult8 (D = $procmux$108_Y, Q = \prod_reg).
Adding EN signal on $procdff$167 ($adff) from module booth_mult8 (D = { $and$../rtl/booth_radix8_multiplier_su_5_linear_146.v:34$1_Y $and$../rtl/booth_radix8_multiplier_su_5_linear_146.v:34$1_Y $and$../rtl/booth_radix8_multiplier_su_5_linear_146.v:34$1_Y \multiplicand }, Q = \mcand_ext_reg).

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Finding unused cells or wires in module \booth_mult8..
Removed 12 unused cells and 101 unused wires.
<suppressed ~14 debug messages>

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_mult8.
<suppressed ~7 debug messages>
Optimizing module booth_radix8_multiplier_5.
<suppressed ~4 debug messages>

4.10. Rerunning OPT passes. (Maybe there is more to do..)

4.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_mult8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_mult8.
    Consolidated identical input bits for $mux cell $procmux$108:
      Old ports: A=$procmux$102_Y, B=$procmux$106_Y, Y=$0\prod_reg[20:0]
      New ports: A={ 8'00000000 \sign_bit_b \multiplier 1'0 }, B={ \sum_result \prod_reg [9:3] }, Y=$0\prod_reg[20:0] [17:0]
      New connections: $0\prod_reg[20:0] [20:18] = { $0\prod_reg[20:0] [17] $0\prod_reg[20:0] [17] $0\prod_reg[20:0] [17] }
  Optimizing cells in module \booth_mult8.
  Optimizing cells in module \booth_radix8_multiplier_5.
    New input vector for $reduce_and cell $auto$opt_dff.cc:273:make_patterns_logic$184: { \state \mult_done }
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 2 changes.

4.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_mult8'.
<suppressed ~18 debug messages>
Finding identical cells in module `\booth_radix8_multiplier_5'.
<suppressed ~3 debug messages>
Removed a total of 7 cells.

4.14. Executing OPT_SHARE pass.

4.15. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:337:slice$185 ($adffe) from module booth_radix8_multiplier_5.

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_mult8..
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Removed 0 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

4.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_mult8.
Optimizing module booth_radix8_multiplier_5.

4.18. Rerunning OPT passes. (Maybe there is more to do..)

4.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_mult8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_mult8.
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

4.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_mult8'.
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

4.22. Executing OPT_SHARE pass.

4.23. Executing OPT_DFF pass (perform DFF optimizations).

4.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_mult8..
Finding unused cells or wires in module \booth_radix8_multiplier_5..

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_mult8.
Optimizing module booth_radix8_multiplier_5.

4.26. Finished fast OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_mult8..
Finding unused cells or wires in module \booth_radix8_multiplier_5..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing FSM_OPT pass (simple optimizations of FSMs).

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_mult8..
Finding unused cells or wires in module \booth_radix8_multiplier_5..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_mult8..
Finding unused cells or wires in module \booth_radix8_multiplier_5..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_mult8.
Optimizing module booth_radix8_multiplier_5.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_mult8'.
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_mult8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_mult8.
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_mult8'.
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

8.6. Executing OPT_SHARE pass.

8.7. Executing OPT_DFF pass (perform DFF optimizations).

8.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_mult8..
Finding unused cells or wires in module \booth_radix8_multiplier_5..

8.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_mult8.
Optimizing module booth_radix8_multiplier_5.

8.10. Finished fast OPT passes. (There is nothing left to do.)

9. Executing FLATTEN pass (flatten design).
Deleting now unused module booth_mult8.
<suppressed ~4 debug messages>

10. Executing SYNTH_ICE40 pass.

10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/cells_sim.v
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_5

10.2.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_5
Removed 0 unused modules.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).

10.3.5. Executing PROC_ARST pass (detect async resets in processes).

10.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.3.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~4 debug messages>

10.4. Executing FLATTEN pass (flatten design).

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.9. Executing CHECK pass (checking for obvious problems).
Checking module booth_radix8_multiplier_5...
Found and reported 0 problems.

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

10.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

10.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $flatten\mult0.$auto$ff.cc:337:slice$215 ($adffe) from module booth_radix8_multiplier_5.
Setting constant 0-bit at position 9 on $flatten\mult0.$auto$ff.cc:337:slice$215 ($adffe) from module booth_radix8_multiplier_5.
Setting constant 0-bit at position 10 on $flatten\mult0.$auto$ff.cc:337:slice$215 ($adffe) from module booth_radix8_multiplier_5.
Setting constant 0-bit at position 8 on $flatten\mult2.$auto$ff.cc:337:slice$215 ($adffe) from module booth_radix8_multiplier_5.
Setting constant 0-bit at position 9 on $flatten\mult2.$auto$ff.cc:337:slice$215 ($adffe) from module booth_radix8_multiplier_5.
Setting constant 0-bit at position 10 on $flatten\mult2.$auto$ff.cc:337:slice$215 ($adffe) from module booth_radix8_multiplier_5.

10.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

10.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.10.16. Finished fast OPT passes. (There is nothing left to do.)

10.11. Executing FSM pass (extract and optimize FSM).

10.11.1. Executing FSM_DETECT pass (finding FSMs in design).

10.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.12.9. Finished fast OPT passes. (There is nothing left to do.)

10.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:67$27 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$14 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$13 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$7 ($eq).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$6 ($eq).
Removed top 2 bits (of 11) from FF cell booth_radix8_multiplier_5.$flatten\mult3.$auto$ff.cc:337:slice$215 ($adffe).
Removed top 3 bits (of 21) from FF cell booth_radix8_multiplier_5.$flatten\mult3.$auto$ff.cc:337:slice$208 ($adffe).
Converting cell booth_radix8_multiplier_5.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:195$53 ($add) from unsigned to signed.
Removed top 1 bits (of 18) from port A of cell booth_radix8_multiplier_5.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:195$53 ($add).
Removed top 1 bits (of 18) from port B of cell booth_radix8_multiplier_5.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:195$53 ($add).
Removed top 6 bits (of 24) from port B of cell booth_radix8_multiplier_5.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:205$54 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult3.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
Removed top 3 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$and$../rtl/booth_radix8_multiplier_su_5_linear_146.v:81$36 ($and).
Removed top 3 bits (of 21) from FF cell booth_radix8_multiplier_5.$flatten\mult2.$auto$ff.cc:337:slice$208 ($adffe).
Removed top 2 bits (of 10) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$auto$opt_expr.cc:276:group_cell_inputs$169 ($and).
Removed top 1 bits (of 9) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$auto$opt_expr.cc:276:group_cell_inputs$173 ($and).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$6 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$7 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$13 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$14 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:67$27 ($eq).
Converting cell booth_radix8_multiplier_5.$flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add) from unsigned to signed.
Removed top 2 bits (of 10) from port A of cell booth_radix8_multiplier_5.$flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
Removed top 1 bits (of 10) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
Removed top 3 bits (of 21) from FF cell booth_radix8_multiplier_5.$flatten\mult1.$auto$ff.cc:337:slice$208 ($adffe).
Removed top 2 bits (of 11) from FF cell booth_radix8_multiplier_5.$flatten\mult1.$auto$ff.cc:337:slice$215 ($adffe).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$6 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$7 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$13 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$14 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult1.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:67$27 ($eq).
Removed top 2 bits (of 10) from port A of cell booth_radix8_multiplier_5.$flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
Removed top 1 bits (of 10) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
Converting cell booth_radix8_multiplier_5.$flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell booth_radix8_multiplier_5.$flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
Removed top 1 bits (of 9) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
Removed top 1 bits (of 10) from port Y of cell booth_radix8_multiplier_5.$flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
Removed top 10 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
Removed top 3 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$and$../rtl/booth_radix8_multiplier_su_5_linear_146.v:81$36 ($and).
Removed top 1 bits (of 11) from FF cell booth_radix8_multiplier_5.$flatten\mult0.$auto$ff.cc:337:slice$203 ($adffe).
Removed top 3 bits (of 21) from FF cell booth_radix8_multiplier_5.$flatten\mult0.$auto$ff.cc:337:slice$208 ($adffe).
Removed top 2 bits (of 10) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$auto$opt_expr.cc:276:group_cell_inputs$169 ($and).
Removed top 1 bits (of 9) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$auto$opt_expr.cc:276:group_cell_inputs$173 ($and).
Removed top 3 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$6 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:58$7 ($eq).
Removed top 2 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$13 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:61$14 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$20 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:64$21 ($eq).
Removed top 1 bits (of 4) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$eq$../rtl/booth_radix8_multiplier_su_5_linear_146.v:67$27 ($eq).
Removed top 1 bits (of 11) from FF cell booth_radix8_multiplier_5.$flatten\mult2.$auto$ff.cc:337:slice$203 ($adffe).
Removed top 1 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult0.$and$../rtl/booth_radix8_multiplier_su_5_linear_146.v:83$39 ($and).
Removed top 1 bits (of 11) from port B of cell booth_radix8_multiplier_5.$flatten\mult2.$and$../rtl/booth_radix8_multiplier_su_5_linear_146.v:83$39 ($and).

10.14. Executing PEEPOPT pass (run peephole optimizers).

10.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.16. Executing SHARE pass (SAT-based resource sharing).

10.17. Executing TECHMAP pass (map to technology primitives).

10.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

10.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module booth_radix8_multiplier_5:
  creating $macc model for $add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:195$53 ($add).
  creating $macc model for $add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:205$54 ($add).
  creating $macc model for $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
  creating $macc model for $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 ($add).
  creating $macc model for $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
  creating $macc model for $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3 ($add).
  creating $macc model for $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 ($add).
  creating $macc model for $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
  creating $macc model for $flatten\mult2.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 ($add).
  creating $macc model for $flatten\mult2.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
  creating $macc model for $flatten\mult3.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 ($add).
  creating $macc model for $flatten\mult3.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45 ($add).
  merging $macc model for $flatten\mult3.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 into $flatten\mult3.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  merging $macc model for $flatten\mult2.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 into $flatten\mult2.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  merging $macc model for $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 into $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  merging $macc model for $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$44 into $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  merging $macc model for $add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:195$53 into $add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:205$54.
  creating $alu model for $macc $flatten\mult2.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  creating $alu model for $macc $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3.
  creating $alu model for $macc $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  creating $alu model for $macc $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  creating $alu model for $macc $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3.
  creating $alu model for $macc $flatten\mult3.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45.
  creating $macc cell for $add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:205$54: $auto$alumacc.cc:382:replace_macc$603
  creating $alu cell for $flatten\mult3.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45: $auto$alumacc.cc:512:replace_alu$604
  creating $alu cell for $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3: $auto$alumacc.cc:512:replace_alu$607
  creating $alu cell for $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45: $auto$alumacc.cc:512:replace_alu$610
  creating $alu cell for $flatten\mult0.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45: $auto$alumacc.cc:512:replace_alu$613
  creating $alu cell for $flatten\mult1.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:38$3: $auto$alumacc.cc:512:replace_alu$616
  creating $alu cell for $flatten\mult2.$add$../rtl/booth_radix8_multiplier_su_5_linear_146.v:89$45: $auto$alumacc.cc:512:replace_alu$619
  created 6 $alu and 1 $macc cells.

10.21. Executing OPT pass (performing simple optimizations).

10.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

10.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.21.6. Executing OPT_DFF pass (perform DFF optimizations).

10.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Removed 5 unused cells and 4 unused wires.
<suppressed ~6 debug messages>

10.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.21.9. Rerunning OPT passes. (Maybe there is more to do..)

10.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

10.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.21.13. Executing OPT_DFF pass (perform DFF optimizations).

10.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.21.16. Finished fast OPT passes. (There is nothing left to do.)

10.22. Executing MEMORY pass.

10.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

10.25. Executing TECHMAP pass (map to technology primitives).

10.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/brams_map.v
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

10.25.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/spram_map.v
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

10.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.26. Executing ICE40_BRAMINIT pass.

10.27. Executing OPT pass (performing simple optimizations).

10.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~161 debug messages>

10.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.27.3. Executing OPT_DFF pass (perform DFF optimizations).

10.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Removed 0 unused cells and 44 unused wires.
<suppressed ~1 debug messages>

10.27.5. Finished fast OPT passes.

10.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.29. Executing OPT pass (performing simple optimizations).

10.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

10.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.29.6. Executing OPT_DFF pass (perform DFF optimizations).

10.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.29.9. Finished fast OPT passes. (There is nothing left to do.)

10.30. Executing ICE40_WRAPCARRY pass (wrap carries).

10.31. Executing TECHMAP pass (map to technology primitives).

10.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

10.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/arith_map.v
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

10.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ice40_alu for cells of type $alu.
Using template $paramod$2ee99f7d34604d49220c508e2a022c99f49ec060\_80_ice40_alu for cells of type $alu.
Using template $paramod$4036cc4bf4f6a71988372ada8c45973510ae050c\_80_ice40_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { \mult3.prod_reg [16:1] \mult0.prod_reg [16:9] } (24 bits, signed)
  add { \s1 \mult1.prod_reg [16:1] } (17 bits, signed)
  add { \s2 \mult2.prod_reg [16:1] } (17 bits, signed)
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $reduce_or.
No more expansions possible.
<suppressed ~462 debug messages>

10.32. Executing OPT pass (performing simple optimizations).

10.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~328 debug messages>

10.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
<suppressed ~648 debug messages>
Removed a total of 216 cells.

10.32.3. Executing OPT_DFF pass (perform DFF optimizations).

10.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Removed 159 unused cells and 416 unused wires.
<suppressed ~160 debug messages>

10.32.5. Finished fast OPT passes.

10.33. Executing ICE40_OPT pass (performing simple optimizations).

10.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_5.$auto$alumacc.cc:512:replace_alu$607.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) booth_radix8_multiplier_5.$auto$maccmap.cc:240:synth$1000.slice[0].carry: CO=1'0

10.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~12 debug messages>

10.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

10.33.4. Executing OPT_DFF pass (perform DFF optimizations).

10.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.33.6. Rerunning OPT passes. (Removed registers in this run.)

10.33.7. Running ICE40 specific optimizations.

10.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.33.10. Executing OPT_DFF pass (perform DFF optimizations).

10.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.33.12. Finished OPT passes. (There is nothing left to do.)

10.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.35. Executing TECHMAP pass (map to technology primitives).

10.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

10.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
No more expansions possible.
<suppressed ~223 debug messages>

10.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping booth_radix8_multiplier_5.$auto$alumacc.cc:512:replace_alu$607.slice[8].carry ($lut).
Mapping booth_radix8_multiplier_5.$auto$maccmap.cc:240:synth$1000.slice[0].carry ($lut).

10.38. Executing ICE40_OPT pass (performing simple optimizations).

10.38.1. Running ICE40 specific optimizations.

10.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~82 debug messages>

10.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
<suppressed ~603 debug messages>
Removed a total of 201 cells.

10.38.4. Executing OPT_DFF pass (perform DFF optimizations).

10.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Removed 1 unused cells and 1407 unused wires.
<suppressed ~2 debug messages>

10.38.6. Rerunning OPT passes. (Removed registers in this run.)

10.38.7. Running ICE40 specific optimizations.

10.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.38.10. Executing OPT_DFF pass (perform DFF optimizations).

10.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.38.12. Finished OPT passes. (There is nothing left to do.)

10.39. Executing TECHMAP pass (map to technology primitives).

10.39.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

10.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.40. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/abc9_model.v
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

10.41. Executing ABC9 pass.

10.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.3. Executing PROC pass (convert processes to netlists).

10.41.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.41.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$411 in module SB_DFFER.
Removed a total of 0 dead cases.

10.41.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

10.41.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$414'.
  Set init value: \Q = 1'0

10.41.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$411'.

10.41.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

10.41.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$414'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$411'.
     1/1: $0\Q[0:0]

10.41.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.41.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$411'.
  created $adff cell `$procdff$3712' with positive edge clock and positive level reset.

10.41.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.41.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:660$414'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$411'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$411'.
Cleaned up 1 empty switch.

10.41.4. Executing PROC pass (convert processes to netlists).

10.41.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.41.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$395 in module SB_DFFR.
Removed a total of 0 dead cases.

10.41.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

10.41.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$397'.
  Set init value: \Q = 1'0

10.41.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$395'.

10.41.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.41.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$397'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$395'.
     1/1: $0\Q[0:0]

10.41.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.41.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$395'.
  created $adff cell `$procdff$3715' with positive edge clock and positive level reset.

10.41.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.41.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:404$397'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$395'.
Cleaned up 0 empty switches.

10.41.5. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module booth_radix8_multiplier_5.
Found 0 SCCs.

10.41.6. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.7. Executing TECHMAP pass (map to technology primitives).

10.41.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

10.41.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~132 debug messages>

10.41.8. Executing OPT pass (performing simple optimizations).

10.41.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

10.41.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

10.41.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.41.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
Performed a total of 0 changes.

10.41.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Removed a total of 0 cells.

10.41.8.6. Executing OPT_DFF pass (perform DFF optimizations).

10.41.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..

10.41.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.

10.41.8.9. Finished fast OPT passes. (There is nothing left to do.)

10.41.9. Executing TECHMAP pass (map to technology primitives).

10.41.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

10.41.9.2. Continuing TECHMAP pass.
Using template SB_DFFR for cells of type SB_DFFR.
Using template SB_DFFER for cells of type SB_DFFER.
No more expansions possible.
<suppressed ~205 debug messages>

10.41.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

10.41.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

10.41.12. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

10.41.14. Executing TECHMAP pass (map to technology primitives).

10.41.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

10.41.14.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~151 debug messages>

10.41.15. Executing OPT pass (performing simple optimizations).

10.41.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.
<suppressed ~4 debug messages>

10.41.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

10.41.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.41.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.41.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.41.15.6. Executing OPT_DFF pass (perform DFF optimizations).

10.41.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

10.41.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.41.15.9. Rerunning OPT passes. (Maybe there is more to do..)

10.41.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \booth_radix8_multiplier_5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.41.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \booth_radix8_multiplier_5.
Performed a total of 0 changes.

10.41.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\booth_radix8_multiplier_5'.
Removed a total of 0 cells.

10.41.15.13. Executing OPT_DFF pass (perform DFF optimizations).

10.41.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \booth_radix8_multiplier_5..

10.41.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module booth_radix8_multiplier_5.

10.41.15.16. Finished fast OPT passes. (There is nothing left to do.)

10.41.16. Executing AIGMAP pass (map logic to AIG).
Module booth_radix8_multiplier_5: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       5 $_MUX_
       2 $_OR_
  not replaced 3 cell types:
       2 $_AND_
       1 $_NOT_
       8 $specify2

10.41.17. Executing AIGMAP pass (map logic to AIG).
Module booth_radix8_multiplier_5: replaced 394 cells with 1942 new cells, skipped 847 cells.
  replaced 3 cell types:
      39 $_MUX_
     272 $_OR_
      83 $_XOR_
  not replaced 7 cell types:
     273 $_AND_
      87 $_NOT_
       7 SB_DFFR
     194 SB_DFFER
       7 SB_DFFR_$abc9_byp
     194 SB_DFFER_$abc9_byp
      85 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

10.41.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.41.17.3. Executing XAIGER backend.
<suppressed ~212 debug messages>
Extracted 911 AND gates and 3077 wires from module `booth_radix8_multiplier_5' to a netlist network with 238 inputs and 196 outputs.

10.41.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

10.41.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    238/    196  and =     861  lev =   11 (0.82)  mem = 0.04 MB  box = 286  bb = 201
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    238/    196  and =    1048  lev =    8 (0.70)  mem = 0.04 MB  ch =  100  box = 285  bb = 201
ABC: cst =       0  cls =    100  lit =     100  unused =    1455  proof =     0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    1048.  Ch =   100.  Total mem =    0.39 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 4572.00.  Ar =     330.0.  Edge =     1075.  Cut =     7146.  T =     0.00 sec
ABC: P:  Del = 4572.00.  Ar =     329.0.  Edge =     1086.  Cut =     6596.  T =     0.00 sec
ABC: P:  Del = 4572.00.  Ar =     326.0.  Edge =      970.  Cut =     7094.  T =     0.00 sec
ABC: F:  Del = 4572.00.  Ar =     292.0.  Edge =      911.  Cut =     3982.  T =     0.00 sec
ABC: A:  Del = 4572.00.  Ar =     290.0.  Edge =      898.  Cut =     3895.  T =     0.00 sec
ABC: A:  Del = 4572.00.  Ar =     290.0.  Edge =      898.  Cut =     3910.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    238/    196  and =     950  lev =    8 (0.70)  mem = 0.04 MB  box = 285  bb = 201
ABC: Mapping (K=4)  :  lut =    290  edge =     898  lev =    4 (0.31)  levB =   25  mem = 0.02 MB
ABC: LUT = 290 : 2=75 25.9 %  3=112 38.6 %  4=103 35.5 %  Ave = 3.10
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.11 seconds, total: 0.11 seconds

10.41.17.6. Executing AIGER frontend.
<suppressed ~881 debug messages>
Removed 1359 unused cells and 3063 unused wires.

10.41.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      295
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:        7
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:      194
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:       84
ABC RESULTS:           input signals:      207
ABC RESULTS:          output signals:       42
Removing temp directory.

10.41.18. Executing TECHMAP pass (map to technology primitives).

10.41.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

10.41.18.2. Continuing TECHMAP pass.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
No more expansions possible.
<suppressed ~293 debug messages>

10.42. Executing ICE40_WRAPCARRY pass (wrap carries).

10.43. Executing TECHMAP pass (map to technology primitives).

10.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

10.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 81 unused cells and 5686 unused wires.

10.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      379
  1-LUT                5
  2-LUT               75
  3-LUT              196
  4-LUT              103
  with \SB_CARRY    (#0)   78
  with \SB_CARRY    (#1)   77

Eliminating LUTs.
Number of LUTs:      379
  1-LUT                5
  2-LUT               75
  3-LUT              196
  4-LUT              103
  with \SB_CARRY    (#0)   78
  with \SB_CARRY    (#1)   77

Combining LUTs.
Number of LUTs:      344
  1-LUT                5
  2-LUT               40
  3-LUT              161
  4-LUT              138
  with \SB_CARRY    (#0)   78
  with \SB_CARRY    (#1)   77

Eliminated 0 LUTs.
Combined 35 LUTs.
<suppressed ~2075 debug messages>

10.45. Executing TECHMAP pass (map to technology primitives).

10.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/ice40/cells_map.v
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.45.2. Continuing TECHMAP pass.
Using template $paramod$243fb93e736df5581df7bafa378886f2bdf5bea9\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$6f36f9d5871face0df32a42cfb901548ec3027d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111101 for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010101 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$011998c9bc40e79d3b9378981668ce5683b7cfe4\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$907f2d2c02ff149f00785eb99b3e2aa8a6a3fccd\$lut for cells of type $lut.
Using template $paramod$35da37ed4f90fc5468f9505118750e88183291ab\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$deba17538f4cd4af4a7f03bc51507e8ef8b1d7d8\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$5da5fc2bf61da4d6dac686c0b8a953173ac89c13\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$5858bd6d78d6f4fef506811d9419710ec77e5fb5\$lut for cells of type $lut.
Using template $paramod$6c6a2bd642cb01e1632f2fbb472d40be3e6a2afe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$04f19070e7c1672498283e3c11b8ccca37511acb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$55c8b41162bae9ccba9478b8f5fd17695513cc6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
No more expansions possible.
<suppressed ~841 debug messages>
Removed 0 unused cells and 869 unused wires.

10.46. Executing AUTONAME pass.
Renamed 939 objects in module booth_radix8_multiplier_5 (157 iterations).
<suppressed ~939 debug messages>

10.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `booth_radix8_multiplier_5'. Setting top module to booth_radix8_multiplier_5.

10.47.1. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_5

10.47.2. Analyzing design hierarchy..
Top module:  \booth_radix8_multiplier_5
Removed 0 unused modules.

10.48. Printing statistics.

=== booth_radix8_multiplier_5 ===

        +----------Local Count, excluding submodules.
        | 
      412 wires
     1862 wire bits
      412 public wires
     1862 public wire bits
        9 ports
       71 port bits
      623 submodules
       78   SB_CARRY
      194   SB_DFFER
        7   SB_DFFR
      344   SB_LUT4

=== design hierarchy ===

        +----------Count including submodules.
        | 
        - booth_radix8_multiplier_5

        +----------Count including submodules.
        | 
      412 wires
     1862 wire bits
      412 public wires
     1862 public wire bits
        9 ports
       71 port bits
        - memories
        - memory bits
        - processes
        - cells
      623 submodules
       78   SB_CARRY
      194   SB_DFFER
        7   SB_DFFR
      344   SB_LUT4

10.49. Executing CHECK pass (checking for obvious problems).
Checking module booth_radix8_multiplier_5...
Found and reported 0 problems.

10.50. Executing JSON backend.

End of script. Logfile hash: 7028ed46ca, CPU: user 1.11s system 0.02s, MEM: 39.24 MB peak
Yosys 0.60+8 (git sha1 1cceaa2a8, g++ 12.2.0-14+deb12u1 -fPIC -O3)
Time spent: 25% 21x read_verilog (0 sec), 10% 1x abc9_exe (0 sec), ...
