// Seed: 1913011220
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  wand  id_4
);
  wire id_6;
  assign module_1.id_1 = 0;
  uwire id_7 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wor id_2
    , id_11,
    input wand id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input uwire id_8,
    output wand id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_8,
      id_8,
      id_6
  );
endmodule
