INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rfebb/Desktop/ece128 labs/lab6.1/lab6.1.srcs/sources_1/new/FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rfebb/Desktop/ece128 labs/lab6.1/lab6.1.srcs/sources_1/new/SrLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SrLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rfebb/Desktop/ece128 labs/lab6.1/lab6.1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
