processor_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/processor/ip/processor_processing_system7_0_0/sim/processor_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/processor/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/processor/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/processor/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/processor/ipshared/aed8/hdl"
processor.v,verilog,xil_defaultlib,../../../bd/processor/sim/processor.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/processor/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/processor/ipshared/aed8/hdl"incdir="../../../../project_2.gen/sources_1/bd/processor/ipshared/ec67/hdl"incdir="../../../../project_2.gen/sources_1/bd/processor/ipshared/aed8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
