{"vcs1":{"timestamp_begin":1747553226.749707896, "rt":9.21, "ut":9.29, "st":0.63}}
{"vcselab":{"timestamp_begin":1747553236.043202833, "rt":0.40, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1747553236.508616246, "rt":0.45, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747553226.122668681}
{"VCS_COMP_START_TIME": 1747553226.122668681}
{"VCS_COMP_END_TIME": 1747553237.112402962}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486700}}
{"vcselab": {"peak_mem": 183888}}
