/// Auto-generated bit field definitions for DBG
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::dbg {

using namespace alloy::hal::bitfields;

// ============================================================================
// DBG Bit Field Definitions
// ============================================================================

/// DBGMCU_IDCODE - IDCODE
namespace dbgmcu_idcode {
    /// DEV_ID
    /// Position: 0, Width: 12
    using DEV_ID = BitField<0, 12>;
    constexpr uint32_t DEV_ID_Pos = 0;
    constexpr uint32_t DEV_ID_Msk = DEV_ID::mask;

    /// REV_ID
    /// Position: 16, Width: 16
    using REV_ID = BitField<16, 16>;
    constexpr uint32_t REV_ID_Pos = 16;
    constexpr uint32_t REV_ID_Msk = REV_ID::mask;

}  // namespace dbgmcu_idcode

/// DBGMCU_CR - Control Register
namespace dbgmcu_cr {
    /// DBG_SLEEP
    /// Position: 0, Width: 1
    using DBG_SLEEP = BitField<0, 1>;
    constexpr uint32_t DBG_SLEEP_Pos = 0;
    constexpr uint32_t DBG_SLEEP_Msk = DBG_SLEEP::mask;

    /// DBG_STOP
    /// Position: 1, Width: 1
    using DBG_STOP = BitField<1, 1>;
    constexpr uint32_t DBG_STOP_Pos = 1;
    constexpr uint32_t DBG_STOP_Msk = DBG_STOP::mask;

    /// DBG_STANDBY
    /// Position: 2, Width: 1
    using DBG_STANDBY = BitField<2, 1>;
    constexpr uint32_t DBG_STANDBY_Pos = 2;
    constexpr uint32_t DBG_STANDBY_Msk = DBG_STANDBY::mask;

    /// TRACE_IOEN
    /// Position: 5, Width: 1
    using TRACE_IOEN = BitField<5, 1>;
    constexpr uint32_t TRACE_IOEN_Pos = 5;
    constexpr uint32_t TRACE_IOEN_Msk = TRACE_IOEN::mask;

    /// TRACE_MODE
    /// Position: 6, Width: 2
    using TRACE_MODE = BitField<6, 2>;
    constexpr uint32_t TRACE_MODE_Pos = 6;
    constexpr uint32_t TRACE_MODE_Msk = TRACE_MODE::mask;

}  // namespace dbgmcu_cr

/// DBGMCU_APB1_FZ - Debug MCU APB1 Freeze registe
namespace dbgmcu_apb1_fz {
    /// DBG_TIM2_STOP
    /// Position: 0, Width: 1
    using DBG_TIM2_STOP = BitField<0, 1>;
    constexpr uint32_t DBG_TIM2_STOP_Pos = 0;
    constexpr uint32_t DBG_TIM2_STOP_Msk = DBG_TIM2_STOP::mask;

    /// DBG_TIM3 _STOP
    /// Position: 1, Width: 1
    using DBG_TIM3_STOP = BitField<1, 1>;
    constexpr uint32_t DBG_TIM3_STOP_Pos = 1;
    constexpr uint32_t DBG_TIM3_STOP_Msk = DBG_TIM3_STOP::mask;

    /// DBG_TIM4_STOP
    /// Position: 2, Width: 1
    using DBG_TIM4_STOP = BitField<2, 1>;
    constexpr uint32_t DBG_TIM4_STOP_Pos = 2;
    constexpr uint32_t DBG_TIM4_STOP_Msk = DBG_TIM4_STOP::mask;

    /// DBG_TIM5_STOP
    /// Position: 3, Width: 1
    using DBG_TIM5_STOP = BitField<3, 1>;
    constexpr uint32_t DBG_TIM5_STOP_Pos = 3;
    constexpr uint32_t DBG_TIM5_STOP_Msk = DBG_TIM5_STOP::mask;

    /// RTC stopped when Core is halted
    /// Position: 10, Width: 1
    using DBG_RTC_Stop = BitField<10, 1>;
    constexpr uint32_t DBG_RTC_Stop_Pos = 10;
    constexpr uint32_t DBG_RTC_Stop_Msk = DBG_RTC_Stop::mask;

    /// DBG_WWDG_STOP
    /// Position: 11, Width: 1
    using DBG_WWDG_STOP = BitField<11, 1>;
    constexpr uint32_t DBG_WWDG_STOP_Pos = 11;
    constexpr uint32_t DBG_WWDG_STOP_Msk = DBG_WWDG_STOP::mask;

    /// DBG_IWDEG_STOP
    /// Position: 12, Width: 1
    using DBG_IWDEG_STOP = BitField<12, 1>;
    constexpr uint32_t DBG_IWDEG_STOP_Pos = 12;
    constexpr uint32_t DBG_IWDEG_STOP_Msk = DBG_IWDEG_STOP::mask;

    /// DBG_J2C1_SMBUS_TIMEOUT
    /// Position: 21, Width: 1
    using DBG_I2C1_SMBUS_TIMEOUT = BitField<21, 1>;
    constexpr uint32_t DBG_I2C1_SMBUS_TIMEOUT_Pos = 21;
    constexpr uint32_t DBG_I2C1_SMBUS_TIMEOUT_Msk = DBG_I2C1_SMBUS_TIMEOUT::mask;

    /// DBG_J2C2_SMBUS_TIMEOUT
    /// Position: 22, Width: 1
    using DBG_I2C2_SMBUS_TIMEOUT = BitField<22, 1>;
    constexpr uint32_t DBG_I2C2_SMBUS_TIMEOUT_Pos = 22;
    constexpr uint32_t DBG_I2C2_SMBUS_TIMEOUT_Msk = DBG_I2C2_SMBUS_TIMEOUT::mask;

    /// DBG_J2C3SMBUS_TIMEOUT
    /// Position: 23, Width: 1
    using DBG_I2C3SMBUS_TIMEOUT = BitField<23, 1>;
    constexpr uint32_t DBG_I2C3SMBUS_TIMEOUT_Pos = 23;
    constexpr uint32_t DBG_I2C3SMBUS_TIMEOUT_Msk = DBG_I2C3SMBUS_TIMEOUT::mask;

}  // namespace dbgmcu_apb1_fz

/// DBGMCU_APB2_FZ - Debug MCU APB2 Freeze registe
namespace dbgmcu_apb2_fz {
    /// TIM1 counter stopped when core is halted
    /// Position: 0, Width: 1
    using DBG_TIM1_STOP = BitField<0, 1>;
    constexpr uint32_t DBG_TIM1_STOP_Pos = 0;
    constexpr uint32_t DBG_TIM1_STOP_Msk = DBG_TIM1_STOP::mask;

    /// TIM9 counter stopped when core is halted
    /// Position: 16, Width: 1
    using DBG_TIM9_STOP = BitField<16, 1>;
    constexpr uint32_t DBG_TIM9_STOP_Pos = 16;
    constexpr uint32_t DBG_TIM9_STOP_Msk = DBG_TIM9_STOP::mask;

    /// TIM10 counter stopped when core is halted
    /// Position: 17, Width: 1
    using DBG_TIM10_STOP = BitField<17, 1>;
    constexpr uint32_t DBG_TIM10_STOP_Pos = 17;
    constexpr uint32_t DBG_TIM10_STOP_Msk = DBG_TIM10_STOP::mask;

    /// TIM11 counter stopped when core is halted
    /// Position: 18, Width: 1
    using DBG_TIM11_STOP = BitField<18, 1>;
    constexpr uint32_t DBG_TIM11_STOP_Pos = 18;
    constexpr uint32_t DBG_TIM11_STOP_Msk = DBG_TIM11_STOP::mask;

}  // namespace dbgmcu_apb2_fz

}  // namespace alloy::hal::st::stm32f4::dbg
