module reg_pc(
    input clk,
    input rst,
    input [15:0] NextPC,
    input PCWrite,
    output reg [15:0] PC
);

    always @(posedge clk or posedge rst) begin
        if (rst)
            PC <= 16'b0; 
        else if (PCWrite)
            PC <= NextPC; 
    end

endmodule
