##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyHFClk
		4.3::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 21
Clock: ADC_SAR_Seq_1_intClock       | N/A                   | Target: 2.67 MHz    | 
Clock: ADC_SAR_Seq_1_intClock(FFB)  | N/A                   | Target: 2.67 MHz    | 
Clock: ClockBlock/ff_div_15         | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_16         | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_3          | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_1                      | Frequency: 33.88 MHz  | Target: 20.00 MHz   | 
Clock: Clock_2                      | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_PWM1                   | N/A                   | Target: 10.00 MHz   | 
Clock: Clock_PWM1(FFB)              | N/A                   | Target: 10.00 MHz   | 
Clock: Clock_PWM2                   | N/A                   | Target: 10.00 MHz   | 
Clock: Clock_PWM2(FFB)              | N/A                   | Target: 10.00 MHz   | 
Clock: CyExtClk                     | N/A                   | Target: 40.00 MHz   | 
Clock: CyHFClk                      | Frequency: 55.15 MHz  | Target: 40.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFClk                      | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1                    | N/A                   | Target: 40.00 MHz   | 
Clock: CySysClk                     | N/A                   | Target: 40.00 MHz   | 
Clock: UART_SCBCLK                  | N/A                   | Target: 0.12 MHz    | 
Clock: UART_SCBCLK(FFB)             | N/A                   | Target: 0.12 MHz    | 
Clock: timer_clock                  | Frequency: 35.43 MHz  | Target: 20.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        50000            20487       N/A              N/A         N/A              N/A         N/A              N/A         
CyHFClk       CyHFClk        25000            6868        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock   timer_clock    50000            21772       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
Limit1(0)_PAD         18873         Clock_2:R         
Limit2(0)_PAD         18296         Clock_2:R         
Pin_Encoder_A(0)_PAD  19473         Clock_1:R         
Pin_Encoder_B(0)_PAD  18157         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase        
----------------  ------------  ----------------------  
Array_LED(0)_PAD  28842         CyHFClk:R               
Motor1PWM(0)_PAD  13950         ClockBlock/ff_div_16:R  
Motor2PWM(0)_PAD  13870         ClockBlock/ff_div_15:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 33.88 MHz | Target: 20.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24423
-------------------------------------   ----- 
End-of-path arrival time (ps)           24423
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2702  14713  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  24423  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24423  20487  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 55.15 MHz | Target: 40.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 6868p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell7   2762   6612   6868  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 35.43 MHz | Target: 20.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21772p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23138
-------------------------------------   ----- 
End-of-path arrival time (ps)           23138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3408  10118  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   9710  19828  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  19828  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3310  23138  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  23138  21772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell5              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 6868p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell7   2762   6612   6868  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24423
-------------------------------------   ----- 
End-of-path arrival time (ps)           24423
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2702  14713  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  24423  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24423  20487  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2              0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21772p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23138
-------------------------------------   ----- 
End-of-path arrival time (ps)           23138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3408  10118  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   9710  19828  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  19828  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3310  23138  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  23138  21772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell5              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 6868p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_0  datapathcell7   2762   6612   6868  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_1\/main_3
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 7573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13917
-------------------------------------   ----- 
End-of-path arrival time (ps)           13917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell6           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell6   7340   7340   7573  RISE       1
\StripLights:B_WS2811:state_1\/main_3                macrocell36     6577  13917   7573  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:state_0\/main_3
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 7573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13917
-------------------------------------   ----- 
End-of-path arrival time (ps)           13917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell6           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell6   7340   7340   7573  RISE       1
\StripLights:B_WS2811:state_0\/main_3                macrocell37     6577  13917   7573  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb
Path End       : \StripLights:B_WS2811:pwmCntl\/main_1
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 7880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13610
-------------------------------------   ----- 
End-of-path arrival time (ps)           13610
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/busclk             datapathcell6           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/f0_blk_stat_comb  datapathcell6   7340   7340   7573  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_1                macrocell42     6270  13610   7880  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell42             0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwm8:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:pwm8:u0\/clock
Path slack     : 9641p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell42             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q          macrocell42     1250   1250   9641  RISE       1
\StripLights:B_WS2811:pwm8:u0\/cs_addr_1  datapathcell7   2589   3839   9641  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/cl0_comb
Path End       : \StripLights:Net_64\/main_0
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 13517p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/cl0_comb  datapathcell7   5680   5680  13517  RISE       1
\StripLights:Net_64\/main_0              macrocell33     2293   7973  13517  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell33             0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_1\/main_0
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 13926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7564
-------------------------------------   ---- 
End-of-path arrival time (ps)           7564
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:state_1\/main_0   macrocell36     3714   7564  13926  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:state_0\/main_0
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 13926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7564
-------------------------------------   ---- 
End-of-path arrival time (ps)           7564
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:state_0\/main_0   macrocell37     3714   7564  13926  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_0\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 13926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7564
-------------------------------------   ---- 
End-of-path arrival time (ps)           7564
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_0  macrocell39     3714   7564  13926  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:pwmCntl\/main_0
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 14630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell4            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell4   2580   2580  14630  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_0  macrocell42    4280   6860  14630  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell42             0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dshifter:u0\/so_comb
Path End       : \StripLights:Net_64\/main_4
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 14645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell6           0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dshifter:u0\/so_comb  datapathcell6   4550   4550  14645  RISE       1
\StripLights:Net_64\/main_4                 macrocell33     2295   6845  14645  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell33             0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_1
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 14850p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 18710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q             macrocell40     1250   1250  14850  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_1  datapathcell6   2610   3860  14850  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell6           0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dshifter:u0\/cs_addr_0
Capture Clock  : \StripLights:B_WS2811:dshifter:u0\/clock
Path slack     : 14850p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 18710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell41             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q             macrocell41     1250   1250  14850  RISE       1
\StripLights:B_WS2811:dshifter:u0\/cs_addr_0  datapathcell6   2610   3860  14850  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dshifter:u0\/clock              datapathcell6           0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_1\/main_2
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 14852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell4            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell4   2580   2580  14630  RISE       1
\StripLights:B_WS2811:state_1\/main_2  macrocell36    4058   6638  14852  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_0
Path End       : \StripLights:B_WS2811:state_0\/main_2
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 14852p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell4            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_0  controlcell4   2580   2580  14630  RISE       1
\StripLights:B_WS2811:state_0\/main_2  macrocell37    4058   6638  14852  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_2\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 14854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_0  macrocell35     2786   6636  14854  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:bitCount_1\/main_0
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 14854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb    datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_0  macrocell38     2786   6636  14854  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwm8:u0\/z0_comb
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 14854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwm8:u0\/clock                  datapathcell7           0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwm8:u0\/z0_comb  datapathcell7   3850   3850   6868  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_0  macrocell40     2786   6636  14854  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_1\/main_1
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 15978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell4            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell4   2580   2580  15978  RISE       1
\StripLights:B_WS2811:state_1\/main_1  macrocell36    2932   5512  15978  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:ctrl\/control_5
Path End       : \StripLights:B_WS2811:state_0\/main_1
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 15978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:ctrl\/busclk                    controlcell4            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:ctrl\/control_5  controlcell4   2580   2580  15978  RISE       1
\StripLights:B_WS2811:state_0\/main_1  macrocell37    2932   5512  15978  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 16718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_3  macrocell35   3522   4772  16718  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 16718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_2  macrocell38   3522   4772  16718  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_3
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 16718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_3  macrocell40   3522   4772  16718  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:Net_64\/main_3
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 16853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q  macrocell37   1250   1250  16718  RISE       1
\StripLights:Net_64\/main_3       macrocell33   3387   4637  16853  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell33             0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:status_6\/main_1
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 16853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:status_6\/main_1  macrocell34   3387   4637  16853  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell34             0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 16853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q        macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_1  macrocell41   3387   4637  16853  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell41             0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_3
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 16853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_3  macrocell42   3387   4637  16853  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell42             0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:Net_64\/main_2
Capture Clock  : \StripLights:Net_64\/clock_0
Path slack     : 16857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q  macrocell36   1250   1250  16857  RISE       1
\StripLights:Net_64\/main_2       macrocell33   3383   4633  16857  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:Net_64\/clock_0                          macrocell33             0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:status_6\/main_0
Capture Clock  : \StripLights:B_WS2811:status_6\/clock_0
Path slack     : 16857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:status_6\/main_0  macrocell34   3383   4633  16857  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:status_6\/clock_0               macrocell34             0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_0
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 16857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_0  macrocell41   3383   4633  16857  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell41             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_2
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 16857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_2  macrocell42   3383   4633  16857  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell42             0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 16876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_2  macrocell35   3364   4614  16876  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 16876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_1  macrocell38   3364   4614  16876  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 16876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q        macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_2  macrocell40   3364   4614  16876  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_1\/main_4
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell35   1250   1250  17015  RISE       1
\StripLights:B_WS2811:state_1\/main_4  macrocell36   3225   4475  17015  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:state_0\/main_4
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q    macrocell35   1250   1250  17015  RISE       1
\StripLights:B_WS2811:state_0\/main_4  macrocell37   3225   4475  17015  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_7
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17019p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell38   1250   1250  17019  RISE       1
\StripLights:B_WS2811:state_1\/main_7  macrocell36   3221   4471  17019  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_7
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17019p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q    macrocell38   1250   1250  17019  RISE       1
\StripLights:B_WS2811:state_0\/main_7  macrocell37   3221   4471  17019  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_5
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell39   1250   1250  17030  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_5  macrocell35   3210   4460  17030  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 17030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell39   1250   1250  17030  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_4  macrocell38   3210   4460  17030  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_5
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q     macrocell39   1250   1250  17030  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_5  macrocell40   3210   4460  17030  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_6
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:state_1\/main_6  macrocell36   2626   3876  17614  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_6
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q       macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:state_0\/main_6  macrocell37   2626   3876  17614  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_2
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 17614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_0\/q          macrocell37   1250   1250  16718  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_2  macrocell39   2626   3876  17614  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_0\/q
Path End       : \StripLights:B_WS2811:dpAddr_0\/main_2
Capture Clock  : \StripLights:B_WS2811:dpAddr_0\/clock_0
Path slack     : 17636p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell41             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_0\/q       macrocell41   1250   1250  14850  RISE       1
\StripLights:B_WS2811:dpAddr_0\/main_2  macrocell41   2604   3854  17636  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_0\/clock_0               macrocell41             0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:dpAddr_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_6
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:dpAddr_1\/q       macrocell40   1250   1250  14850  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_6  macrocell40   2600   3850  17640  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:pwmCntl\/q
Path End       : \StripLights:B_WS2811:pwmCntl\/main_4
Capture Clock  : \StripLights:B_WS2811:pwmCntl\/clock_0
Path slack     : 17653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell42             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:pwmCntl\/q       macrocell42   1250   1250   9641  RISE       1
\StripLights:B_WS2811:pwmCntl\/main_4  macrocell42   2587   3837  17653  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:pwmCntl\/clock_0                macrocell42             0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_1\/main_8
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell39   1250   1250  17030  RISE       1
\StripLights:B_WS2811:state_1\/main_8  macrocell36   2312   3562  17928  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:state_0\/main_8
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q    macrocell39   1250   1250  17030  RISE       1
\StripLights:B_WS2811:state_0\/main_8  macrocell37   2312   3562  17928  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_0\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 17928p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_0\/q       macrocell39   1250   1250  17030  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_3  macrocell39   2312   3562  17928  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_1\/main_5
Capture Clock  : \StripLights:B_WS2811:state_1\/clock_0
Path slack     : 17932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:state_1\/main_5  macrocell36   2308   3558  17932  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:state_0\/main_5
Capture Clock  : \StripLights:B_WS2811:state_0\/clock_0
Path slack     : 17932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q       macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:state_0\/main_5  macrocell37   2308   3558  17932  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_0\/clock_0                macrocell37             0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:state_1\/q
Path End       : \StripLights:B_WS2811:bitCount_0\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_0\/clock_0
Path slack     : 17932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:state_1\/clock_0                macrocell36             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:state_1\/q          macrocell36   1250   1250  16857  RISE       1
\StripLights:B_WS2811:bitCount_0\/main_1  macrocell39   2308   3558  17932  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_0\/clock_0             macrocell39             0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_1
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q       macrocell35   1250   1250  17015  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_1  macrocell35   2299   3549  17941  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_2\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_1
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_2\/q     macrocell35   1250   1250  17015  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_1  macrocell40   2299   3549  17941  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_2\/main_4
Capture Clock  : \StripLights:B_WS2811:bitCount_2\/clock_0
Path slack     : 17945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell38   1250   1250  17019  RISE       1
\StripLights:B_WS2811:bitCount_2\/main_4  macrocell35   2295   3545  17945  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_2\/clock_0             macrocell35             0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:bitCount_1\/main_3
Capture Clock  : \StripLights:B_WS2811:bitCount_1\/clock_0
Path slack     : 17945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q       macrocell38   1250   1250  17019  RISE       1
\StripLights:B_WS2811:bitCount_1\/main_3  macrocell38   2295   3545  17945  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StripLights:B_WS2811:bitCount_1\/q
Path End       : \StripLights:B_WS2811:dpAddr_1\/main_4
Capture Clock  : \StripLights:B_WS2811:dpAddr_1\/clock_0
Path slack     : 17945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:bitCount_1\/clock_0             macrocell38             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\StripLights:B_WS2811:bitCount_1\/q     macrocell38   1250   1250  17019  RISE       1
\StripLights:B_WS2811:dpAddr_1\/main_4  macrocell40   2295   3545  17945  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\StripLights:B_WS2811:dpAddr_1\/clock_0               macrocell40             0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24423
-------------------------------------   ----- 
End-of-path arrival time (ps)           24423
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2702  14713  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  24423  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24423  20487  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2              0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21772p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23138
-------------------------------------   ----- 
End-of-path arrival time (ps)           23138
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3408  10118  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   9710  19828  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  19828  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3310  23138  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  23138  21772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell5              0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23767p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14713
-------------------------------------   ----- 
End-of-path arrival time (ps)           14713
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2702  14713  23767  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23787p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14693
-------------------------------------   ----- 
End-of-path arrival time (ps)           14693
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2681  14693  23787  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2              0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25082p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -5090
----------------------------------------------------   ----- 
End-of-path required time (ps)                         44910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19828
-------------------------------------   ----- 
End-of-path arrival time (ps)           19828
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3408  10118  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   9710  19828  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  19828  25082  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 27176p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11304
-------------------------------------   ----- 
End-of-path arrival time (ps)           11304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    2580   2580  23896  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2324   4904  23896  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8254  23896  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3050  11304  27176  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27177p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    2580   2580  23896  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2324   4904  23896  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8254  23896  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3048  11303  27177  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2              0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28215p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10265
-------------------------------------   ----- 
End-of-path arrival time (ps)           10265
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell4   3555  10265  28215  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28362p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10118
-------------------------------------   ----- 
End-of-path arrival time (ps)           10118
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3408  10118  28362  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29125p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9355
-------------------------------------   ---- 
End-of-path arrival time (ps)           9355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell5   2645   9355  29125  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell5              0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18445
-------------------------------------   ----- 
End-of-path arrival time (ps)           18445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2854   9314  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  12664  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5781  18445  29985  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1               0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30407p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   50000
- Setup time                                           -1570
----------------------------------------------------   ----- 
End-of-path required time (ps)                         48430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18023
-------------------------------------   ----- 
End-of-path arrival time (ps)           18023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell3   2320   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell4      0   2320  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell4   1430   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell5      0   3750  21772  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell5   2960   6710  21772  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell9      4309  11019  30407  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell9      3350  14369  30407  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell4    3654  18023  30407  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                    statusicell4               0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 32047p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2               0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  26376  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell5   3853   6433  32047  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell5              0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 32215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16215
-------------------------------------   ----- 
End-of-path arrival time (ps)           16215
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell19    1250   1250  29206  RISE       1
\QuadDec:Net_530\/main_0            macrocell7     4749   5999  32215  RISE       1
\QuadDec:Net_530\/q                 macrocell7     3350   9349  32215  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_0  statusicell2   6866  16215  32215  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 32486p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell19     1250   1250  29206  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   4744   5994  32486  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell2              0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 32486p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    50000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell19     1250   1250  29206  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   4744   5994  32486  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 32963p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2               0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  26376  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell4   2937   5517  32963  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 32966p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)    50000
- Setup time                                           -11520
----------------------------------------------------   ------ 
End-of-path required time (ps)                          38480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell2               0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  26376  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell3   2934   5514  32966  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_5
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 33374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13116
-------------------------------------   ----- 
End-of-path arrival time (ps)           13116
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell28   1250   1250  33374  RISE       1
\QuadDec:Net_1203_split\/main_4  macrocell1    6196   7446  33374  RISE       1
\QuadDec:Net_1203_split\/q       macrocell1    3350  10796  33374  RISE       1
\QuadDec:Net_1203\/main_5        macrocell26   2321  13116  33374  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell26                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33777p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14653
-------------------------------------   ----- 
End-of-path arrival time (ps)           14653
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3756   9036  33777  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12386  33777  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2267  14653  33777  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1               0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_7
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 33843p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12647
-------------------------------------   ----- 
End-of-path arrival time (ps)           12647
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell17   1250   1250  33843  RISE       1
\QuadDec:Net_1251_split\/main_2   macrocell24   5128   6378  33843  RISE       1
\QuadDec:Net_1251_split\/q        macrocell24   3350   9728  33843  RISE       1
\QuadDec:Net_1251\/main_7         macrocell19   2919  12647  33843  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 34714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13716
-------------------------------------   ----- 
End-of-path arrival time (ps)           13716
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell19    1250   1250  29206  RISE       1
\QuadDec:Net_611\/main_0            macrocell8     4749   5999  34714  RISE       1
\QuadDec:Net_611\/q                 macrocell8     3350   9349  34714  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_1  statusicell2   4368  13716  34714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34894p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13536
-------------------------------------   ----- 
End-of-path arrival time (ps)           13536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2243   7933  34894  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  11283  34894  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2253  13536  34894  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1               0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 37176p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460  29985  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell23     2854   9314  37176  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell23                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 37454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9036
-------------------------------------   ---- 
End-of-path arrival time (ps)           9036
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell21     3756   9036  37454  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell21                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1251\/main_4
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 37590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell28   1250   1250  33374  RISE       1
\QuadDec:Net_1251\/main_4   macrocell19   7650   8900  37590  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_2
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 37590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell28   1250   1250  33374  RISE       1
\QuadDec:Net_1203\/main_2   macrocell26   7650   8900  37590  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell26                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Net_1275\/main_0
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 37828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Net_1275\/main_0                             macrocell22     3382   8662  37828  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                                macrocell22                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 38557p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell20     2243   7933  38557  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell20                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Net_1275\/main_1
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 38557p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  21215  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  21215  RISE       1
\QuadDec:Net_1275\/main_1                             macrocell22     2243   7933  38557  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                                macrocell22                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 38864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9566
-------------------------------------   ---- 
End-of-path arrival time (ps)           9566
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  20487  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4286   9566  38864  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1               0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_1
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 39172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7318
-------------------------------------   ---- 
End-of-path arrival time (ps)           7318
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell27   1250   1250  21021  RISE       1
\QuadDec:Net_1251\/main_1  macrocell19   6068   7318  39172  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1251\/main_6
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 39339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell30   1250   1250  34224  RISE       1
\QuadDec:Net_1251\/main_6     macrocell19   5901   7151  39339  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1203\/main_4
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 39339p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell30   1250   1250  34224  RISE       1
\QuadDec:Net_1203\/main_4     macrocell26   5901   7151  39339  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell26                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 39544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell17   1250   1250  33843  RISE       1
\QuadDec:bQuadDec:state_0\/main_1  macrocell30   5696   6946  39544  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 39867p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell18   1250   1250  34167  RISE       1
\QuadDec:bQuadDec:state_0\/main_2  macrocell30   5373   6623  39867  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1251\/main_5
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 39895p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell29   1250   1250  34805  RISE       1
\QuadDec:Net_1251\/main_5     macrocell19   5345   6595  39895  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1203\/main_3
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 39895p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell29   1250   1250  34805  RISE       1
\QuadDec:Net_1203\/main_3     macrocell26   5345   6595  39895  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell26                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 40291p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q          macrocell28    1250   1250  33374  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_3  statusicell2   6889   8139  40291  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:error\/main_3
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 40492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell28   1250   1250  33374  RISE       1
\QuadDec:bQuadDec:error\/main_3  macrocell28   4748   5998  40492  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 40492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell28   1250   1250  33374  RISE       1
\QuadDec:bQuadDec:state_1\/main_3  macrocell29   4748   5998  40492  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_1
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 40550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell17   1250   1250  33843  RISE       1
\QuadDec:bQuadDec:error\/main_1   macrocell28   4690   5940  40550  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 40550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell17   1250   1250  33843  RISE       1
\QuadDec:bQuadDec:state_1\/main_1  macrocell29   4690   5940  40550  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Net_1251\/main_0
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 40721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q       macrocell19   1250   1250  29206  RISE       1
\QuadDec:Net_1251\/main_0  macrocell19   4519   5769  40721  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1260\/main_3
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 40766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell30   1250   1250  34224  RISE       1
\QuadDec:Net_1260\/main_3     macrocell27   4474   5724  40766  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 40766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell30   1250   1250  34224  RISE       1
\QuadDec:bQuadDec:state_0\/main_5  macrocell30   4474   5724  40766  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_2
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 40873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell18   1250   1250  34167  RISE       1
\QuadDec:bQuadDec:error\/main_2   macrocell28   4367   5617  40873  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 40873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell18   1250   1250  34167  RISE       1
\QuadDec:bQuadDec:state_1\/main_2  macrocell29   4367   5617  40873  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1260\/main_1
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 41183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell28   1250   1250  33374  RISE       1
\QuadDec:Net_1260\/main_1   macrocell27   4057   5307  41183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 41183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell28   1250   1250  33374  RISE       1
\QuadDec:bQuadDec:state_0\/main_3  macrocell30   4057   5307  41183  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41307p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 50000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                             macrocell27    1250   1250  21021  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   7443   8693  41307  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell1               0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:error\/main_0
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 41585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q             macrocell27   1250   1250  21021  RISE       1
\QuadDec:bQuadDec:error\/main_0  macrocell28   3655   4905  41585  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 41585p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell27   1250   1250  21021  RISE       1
\QuadDec:bQuadDec:state_1\/main_0  macrocell29   3655   4905  41585  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:error\/main_5
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 41740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q     macrocell30   1250   1250  34224  RISE       1
\QuadDec:bQuadDec:error\/main_5  macrocell28   3500   4750  41740  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 41740p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell30   1250   1250  34224  RISE       1
\QuadDec:bQuadDec:state_1\/main_5  macrocell29   3500   4750  41740  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 41891p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 48430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                macrocell27    1250   1250  21021  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_2  statusicell2   5289   6539  41891  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1260\/main_0
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 41983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell27   1250   1250  21021  RISE       1
\QuadDec:Net_1260\/main_0  macrocell27   3257   4507  41983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 41983p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell27   1250   1250  21021  RISE       1
\QuadDec:bQuadDec:state_0\/main_0  macrocell30   3257   4507  41983  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_2
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 42108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell17   1250   1250  33843  RISE       1
\QuadDec:Net_1251\/main_2         macrocell19   3132   4382  42108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1203\/main_0
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 42108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell17   1250   1250  33843  RISE       1
\QuadDec:Net_1203\/main_0         macrocell26   3132   4382  42108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell26                0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1260\/main_2
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 42324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell29   1250   1250  34805  RISE       1
\QuadDec:Net_1260\/main_2     macrocell27   2916   4166  42324  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell27                0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 42324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell29   1250   1250  34805  RISE       1
\QuadDec:bQuadDec:state_0\/main_4  macrocell30   2916   4166  42324  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell30                0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:error\/main_4
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 42329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q     macrocell29   1250   1250  34805  RISE       1
\QuadDec:bQuadDec:error\/main_4  macrocell28   2911   4161  42329  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell28                0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 42329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell29   1250   1250  34805  RISE       1
\QuadDec:bQuadDec:state_1\/main_4  macrocell29   2911   4161  42329  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell29                0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1251\/main_3
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 42435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell18   1250   1250  34167  RISE       1
\QuadDec:Net_1251\/main_3         macrocell19   2805   4055  42435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell19                0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1203\/main_1
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 42435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell18   1250   1250  34167  RISE       1
\QuadDec:Net_1203\/main_1         macrocell26   2805   4055  42435  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell26                0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 42647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 46490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell26                0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                              macrocell26   1250   1250  24957  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell25   2593   3843  42647  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell25                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

