#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Feb 11 19:54:26 2025
# Process ID: 6252
# Current directory: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6632 D:\Programs\Workspace\SmartZYNQ_SP2\HDMI_DRIVER\HDMI_DRIVER.xpr
# Log file: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/vivado.log
# Journal file: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2981.590 ; gain = 414.773
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: hdmi_colorbar
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3766.926 ; gain = 388.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_colorbar' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/.Xil/Vivado-6252-LAPTOP-DUUNQKAE/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/.Xil/Vivado-6252-LAPTOP-DUUNQKAE/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_pic' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_pic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_pic' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_pic.v:23]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'par_to_ser' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/par_to_ser.v:23]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'par_to_ser' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/par_to_ser.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_colorbar' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_colorbar.v:23]
WARNING: [Synth 8-3917] design hdmi_colorbar has port ddc_scl driven by constant 1
WARNING: [Synth 8-3917] design hdmi_colorbar has port ddc_sda driven by constant 1
WARNING: [Synth 8-7129] Port pix_y[11] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[10] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[9] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[8] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[7] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[6] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[5] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[4] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[3] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[2] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[1] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[0] in module vga_pic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3861.621 ; gain = 483.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3879.531 ; gain = 500.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3879.531 ; gain = 500.918
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'clk_gen_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3891.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_colorbar_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_colorbar_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/constrs_1/new/HDMI.xdc]
Finished Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/constrs_1/new/HDMI.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4001.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4037.867 ; gain = 659.254
27 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4037.867 ; gain = 1033.109
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/utils_1/imports/synth_1/hdmi_colorbar.dcp with file D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/synth_1/hdmi_colorbar.dcp
launch_runs synth_1 -jobs 20
[Tue Feb 11 20:07:53 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Feb 11 20:09:14 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Feb 11 20:10:30 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/03SD35A
set_property PROGRAM.FILE {D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/hdmi_colorbar.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/hdmi_colorbar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/utils_1/imports/synth_1/hdmi_colorbar.dcp with file D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/synth_1/hdmi_colorbar.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/synth_1

launch_runs synth_1 -jobs 20
[Tue Feb 11 20:20:06 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Feb 11 20:20:56 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Feb 11 20:21:54 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4200.035 ; gain = 116.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_colorbar' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_colorbar.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/.Xil/Vivado-6252-LAPTOP-DUUNQKAE/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/.Xil/Vivado-6252-LAPTOP-DUUNQKAE/realtime/clk_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_pic' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_pic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_pic' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/vga_pic.v:23]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'par_to_ser' [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/par_to_ser.v:23]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'par_to_ser' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/par_to_ser.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_colorbar' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/sources_1/new/hdmi_colorbar.v:23]
WARNING: [Synth 8-3917] design hdmi_colorbar has port ddc_scl driven by constant 1
WARNING: [Synth 8-3917] design hdmi_colorbar has port ddc_sda driven by constant 1
WARNING: [Synth 8-7129] Port pix_y[11] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[10] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[9] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[8] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[7] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[6] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[5] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[4] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[3] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[2] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[1] in module vga_pic is either unconnected or has no load
WARNING: [Synth 8-7129] Port pix_y[0] in module vga_pic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4289.086 ; gain = 205.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4308.973 ; gain = 225.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4308.973 ; gain = 225.660
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'clk_gen_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4338.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk_gen_inst/inst'
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst/inst'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk_gen_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.gen/sources_1/ip/clk_gen/clk_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_colorbar_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_colorbar_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/constrs_1/new/HDMI.xdc]
Finished Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.srcs/constrs_1/new/HDMI.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4338.848 ; gain = 255.789
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/03SD35A
set_property PROGRAM.FILE {D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/hdmi_colorbar.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Programs/Workspace/SmartZYNQ_SP2/HDMI_DRIVER/HDMI_DRIVER.runs/impl_1/hdmi_colorbar.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 20:26:49 2025...
