---
layout: null
---
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Log 2: The Architecture of Addition</title>
    <style>
        body { 
            font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, Arial, sans-serif; 
            line-height: 1.6; 
            color: #24292e; 
            max-width: 800px; 
            margin: 0 auto; 
            padding: 40px 20px; 
            background-color: #fff; 
        }
        h1, h2, h3 { color: #0366d6; }
        h3 { border-bottom: 1px solid #eaecef; padding-bottom: 0.3em; margin-top: 1.5em; }
        hr { height: 0.25em; padding: 0; margin: 24px 0; background-color: #e1e4e8; border: 0; }
        blockquote { padding: 1em; color: #6a737d; border-left: 0.25em solid #dfe2e5; margin: 1em 0; background-color: #f6f8fa; }
        pre { 
            background-color: #f6f8fa; 
            padding: 16px; 
            border-radius: 6px; 
            overflow: auto; 
            font-size: 85%; 
            line-height: 1.45; 
            border: 1px solid #e1e4e8;
        }
        code { font-family: "SFMono-Regular", Consolas, "Liberation Mono", Menlo, monospace; }
        details { 
            border: 1px solid #e1e4e8; 
            border-radius: 6px; 
            padding: 0.5em 0.5em 0; 
            margin-bottom: 1em;
            background-color: #ffffff;
        }
        summary { font-weight: bold; margin: -0.5em -0.5em 0; padding: 0.5em; cursor: pointer; }
        .back-link { margin-bottom: 20px; display: inline-block; text-decoration: none; color: #0366d6; font-weight: bold; }
        .center { text-align: center; }
    </style>
</head>
<body>

    <a href="index.html" class="back-link">‚Üê Back to Portfolio</a>

    <h1>üåå Log 2: The Architecture of Addition</h1>

    <p class="center">
      <b>A Journey from Fresh Graduate to Silicon Engineer</b><br>
      <i>Moving from behavioral modeling to structural hardware design.</i>
    </p>

    <hr>

    <h3>üöÄ The Mission: Structural Integration</h3>
    <p>In Log 2, we move from behavioral modeling (letting the tools decide the logic) to <b>Structural Modeling</b>. We are building a <b>Parameterizable Ripple Carry Adder (RCA)</b>. This log isn't just about addition; it's about learning how to build a scalable system from small, verified sub-modules.</p>

    <hr>

    <h3>üß© Part 1: The Leaf Cell (adder_1bit.sv)</h3>

    <p><b>The Goal:</b> Build a "Full Adder"‚Äîthe smallest unit of addition. It takes two bits (<i>a, b</i>) and a "Carry-In" (<i>cin</i>), then outputs a <i>sum</i> and a <i>cout</i>.</p>

    <blockquote>
      <b>‚ö†Ô∏è Important Note:</b> Adding <code>#1</code> delays makes this code <b>non-synthesizable</b>. In real production RTL, you wouldn't include these because timing is determined by physical silicon. For simulation, they are vital for visualizing the "ripple" effect.
    </blockquote>

    <details open>
    <summary>üìÑ rtl/adder_1bit.sv</summary>
    <pre><code>
`timescale 1ns/1ps
module adder_1bit (
    input logic  a, b, cin,
    output logic sum, cout
);
    // These #1 delays are for simulation only!
    assign #1 sum  = a ^ b ^ cin;
    assign #1 cout = (a & b) | (cin & (a ^ b));
endmodule
    </code></pre>
    </details>

    <hr>

    <h3>üèóÔ∏è Part 2: The Scalable Top-Level (rca.sv)</h3>

    <p><b>The Goal:</b> Chain 1-bit adders to handle larger numbers using a design that scales automatically based on a <code>WIDTH</code> variable.</p>

    <details open>
    <summary>üìÑ rtl/rca.sv</summary>
    <pre><code>
module rca #( parameter WIDTH = 8 ) (
    input  logic [WIDTH-1:0] a, b,
    input  logic             cin,
    output logic [WIDTH-1:0] sum,
    output logic             cout
);
    // The Carry Chain: Connecting the overflow between bits
    logic [WIDTH:0] carry_chain;
    assign carry_chain[0] = cin;

    genvar i;
    generate
        for (i = 0; i < WIDTH; i = i + 1) begin : adder_loop
            adder_1bit u_adder_1bit (
                .a   (a[i]),
                .b   (b[i]),
                .cin (carry_chain[i]),
                .sum (sum[i]),
                .cout(carry_chain[i+1])
            );
        end
    endgenerate

    assign cout = carry_chain[WIDTH];
endmodule
    </code></pre>
    </details>

    <hr>

    <h3>üß™ Part 3: The Automated Testbench (tb_rca.sv)</h3>

    <p><b>The Goal:</b> Verify 16-bit math by comparing our structural <b>RCA module</b> against <b>SystemVerilog‚Äôs built-in + operator</b> reference.</p>

    <details open>
    <summary>üß™ dv/tb_rca.sv</summary>
    <pre><code>
initial begin
    repeat (20) begin
        a = 16'($urandom_range(0, 2**WIDTH-1));
        b = 16'($urandom_range(0, 2**WIDTH-1));
        cin = 1'($urandom_range(0, 1));

        // Calculate a reference answer using the built-in operator
        expected_value = 17'(a) + 17'(b) + 17'(cin);
        
        #20; // The "Settling Time"

        // Compare our structural hardware vs the reference result
        if (sum !== expected_value[WIDTH-1:0] || cout !== expected_value[WIDTH])
            $error("Mismatch detected! Check the carry chain timing.");
        else
            $display("PASS: %0d + %0d = %0d", a, b, {cout, sum});
    end
end
    </code></pre>
    </details>

    <hr>

    <h2>üìù Log 2 Final Summary</h2>
    <ul>
        <li><b>‚úÖ Structural Hierarchy:</b> Successfully implemented a hierarchical design by nesting leaf cells within a top-module.</li>
        <li><b>‚úÖ Scalability with Generics:</b> Used <code>generate</code> loops to create a Parameterizable Design.</li>
        <li><b>‚úÖ Simulation Timing Realism:</b> Integrated inertial delays to model propagation delay.</li>
        <li><b>‚úÖ Automated Self-Checking:</b> Developed a "Golden Reference" testbench strategy for 100% accuracy.</li>
    </ul>

    <hr>
    <p class="center"><i>Log 2 Complete. Ready to move to <b>Log 3: Synchronous Logic and FIFOs?</b></i></p>

</body>
</html>