// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "peripheral")
  (DATE "02/21/2016 17:14:12")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT ena (2744:2744:2744) (2744:2744:2744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4543:4543:4543))
        (PORT d[1] (3710:3710:3710) (3710:3710:3710))
        (PORT d[2] (3484:3484:3484) (3484:3484:3484))
        (PORT d[3] (3487:3487:3487) (3487:3487:3487))
        (PORT d[4] (3447:3447:3447) (3447:3447:3447))
        (PORT d[5] (4192:4192:4192) (4192:4192:4192))
        (PORT d[6] (3161:3161:3161) (3161:3161:3161))
        (PORT d[7] (3190:3190:3190) (3190:3190:3190))
        (PORT d[8] (3678:3678:3678) (3678:3678:3678))
        (PORT d[9] (2926:2926:2926) (2926:2926:2926))
        (PORT d[10] (2878:2878:2878) (2878:2878:2878))
        (PORT d[11] (3966:3966:3966) (3966:3966:3966))
        (PORT clk (1603:1603:1603) (1603:1603:1603))
        (PORT ena (2745:2745:2745) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1603:1603:1603) (1603:1603:1603))
        (PORT ena (2745:2745:2745) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1603:1603:1603))
        (PORT d[0] (2745:2745:2745) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1577:1577:1577))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2664:2664:2664))
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2699:2699:2699))
        (PORT d[1] (2699:2699:2699) (2699:2699:2699))
        (PORT d[2] (2699:2699:2699) (2699:2699:2699))
        (PORT d[3] (2636:2636:2636) (2636:2636:2636))
        (PORT d[4] (2699:2699:2699) (2699:2699:2699))
        (PORT d[5] (2735:2735:2735) (2735:2735:2735))
        (PORT d[6] (2735:2735:2735) (2735:2735:2735))
        (PORT d[7] (2735:2735:2735) (2735:2735:2735))
        (PORT d[8] (2735:2735:2735) (2735:2735:2735))
        (PORT d[9] (2735:2735:2735) (2735:2735:2735))
        (PORT d[10] (2735:2735:2735) (2735:2735:2735))
        (PORT d[11] (2735:2735:2735) (2735:2735:2735))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (PORT ena (3478:3478:3478) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2501:2501:2501))
        (PORT d[1] (2825:2825:2825) (2825:2825:2825))
        (PORT d[2] (3036:3036:3036) (3036:3036:3036))
        (PORT d[3] (2897:2897:2897) (2897:2897:2897))
        (PORT d[4] (2636:2636:2636) (2636:2636:2636))
        (PORT d[5] (2882:2882:2882) (2882:2882:2882))
        (PORT d[6] (3292:3292:3292) (3292:3292:3292))
        (PORT d[7] (2675:2675:2675) (2675:2675:2675))
        (PORT d[8] (3069:3069:3069) (3069:3069:3069))
        (PORT d[9] (3858:3858:3858) (3858:3858:3858))
        (PORT d[10] (3577:3577:3577) (3577:3577:3577))
        (PORT d[11] (3332:3332:3332) (3332:3332:3332))
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT ena (3479:3479:3479) (3479:3479:3479))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT ena (3479:3479:3479) (3479:3479:3479))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1582:1582:1582))
        (PORT d[0] (3479:3479:3479) (3479:3479:3479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1556:1556:1556))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1810:1810:1810))
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1845:1845:1845))
        (PORT d[1] (1845:1845:1845) (1845:1845:1845))
        (PORT d[2] (1845:1845:1845) (1845:1845:1845))
        (PORT d[3] (1789:1789:1789) (1789:1789:1789))
        (PORT d[4] (1845:1845:1845) (1845:1845:1845))
        (PORT d[5] (1561:1561:1561) (1561:1561:1561))
        (PORT d[6] (1561:1561:1561) (1561:1561:1561))
        (PORT d[7] (1561:1561:1561) (1561:1561:1561))
        (PORT d[8] (1561:1561:1561) (1561:1561:1561))
        (PORT d[9] (1561:1561:1561) (1561:1561:1561))
        (PORT d[10] (1561:1561:1561) (1561:1561:1561))
        (PORT d[11] (1561:1561:1561) (1561:1561:1561))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1611:1611:1611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (2011:2011:2011) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2534:2534:2534))
        (PORT d[1] (2319:2319:2319) (2319:2319:2319))
        (PORT d[2] (2128:2128:2128) (2128:2128:2128))
        (PORT d[3] (2100:2100:2100) (2100:2100:2100))
        (PORT d[4] (2063:2063:2063) (2063:2063:2063))
        (PORT d[5] (2293:2293:2293) (2293:2293:2293))
        (PORT d[6] (1562:1562:1562) (1562:1562:1562))
        (PORT d[7] (1570:1570:1570) (1570:1570:1570))
        (PORT d[8] (1918:1918:1918) (1918:1918:1918))
        (PORT d[9] (1805:1805:1805) (1805:1805:1805))
        (PORT d[10] (1839:1839:1839) (1839:1839:1839))
        (PORT d[11] (3586:3586:3586) (3586:3586:3586))
        (PORT clk (1629:1629:1629) (1629:1629:1629))
        (PORT ena (2012:2012:2012) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1629:1629:1629) (1629:1629:1629))
        (PORT ena (2012:2012:2012) (2012:2012:2012))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1629:1629:1629) (1629:1629:1629))
        (PORT d[0] (2012:2012:2012) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1603:1603:1603))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2813:2813:2813))
        (PORT clk (1642:1642:1642) (1642:1642:1642))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2834:2834:2834))
        (PORT d[1] (2834:2834:2834) (2834:2834:2834))
        (PORT d[2] (2848:2848:2848) (2848:2848:2848))
        (PORT d[3] (2815:2815:2815) (2815:2815:2815))
        (PORT d[4] (2848:2848:2848) (2848:2848:2848))
        (PORT d[5] (2911:2911:2911) (2911:2911:2911))
        (PORT d[6] (2911:2911:2911) (2911:2911:2911))
        (PORT d[7] (2911:2911:2911) (2911:2911:2911))
        (PORT d[8] (2911:2911:2911) (2911:2911:2911))
        (PORT d[9] (2911:2911:2911) (2911:2911:2911))
        (PORT d[10] (2911:2911:2911) (2911:2911:2911))
        (PORT d[11] (2911:2911:2911) (2911:2911:2911))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1658:1658:1658) (1658:1658:1658))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1867:1867:1867))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1867:1867:1867))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1867:1867:1867))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT ena (2809:2809:2809) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2989:2989:2989))
        (PORT d[1] (2491:2491:2491) (2491:2491:2491))
        (PORT d[2] (2606:2606:2606) (2606:2606:2606))
        (PORT d[3] (2784:2784:2784) (2784:2784:2784))
        (PORT d[4] (3150:3150:3150) (3150:3150:3150))
        (PORT d[5] (3863:3863:3863) (3863:3863:3863))
        (PORT d[6] (3002:3002:3002) (3002:3002:3002))
        (PORT d[7] (2322:2322:2322) (2322:2322:2322))
        (PORT d[8] (4126:4126:4126) (4126:4126:4126))
        (PORT d[9] (5166:5166:5166) (5166:5166:5166))
        (PORT d[10] (4564:4564:4564) (4564:4564:4564))
        (PORT d[11] (2278:2278:2278) (2278:2278:2278))
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT d[0] (2810:2810:2810) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1567:1567:1567))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3243:3243:3243))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3278:3278:3278))
        (PORT d[1] (3278:3278:3278) (3278:3278:3278))
        (PORT d[2] (3278:3278:3278) (3278:3278:3278))
        (PORT d[3] (3223:3223:3223) (3223:3223:3223))
        (PORT d[4] (3278:3278:3278) (3278:3278:3278))
        (PORT d[5] (3059:3059:3059) (3059:3059:3059))
        (PORT d[6] (3059:3059:3059) (3059:3059:3059))
        (PORT d[7] (3059:3059:3059) (3059:3059:3059))
        (PORT d[8] (3059:3059:3059) (3059:3059:3059))
        (PORT d[9] (3059:3059:3059) (3059:3059:3059))
        (PORT d[10] (3059:3059:3059) (3059:3059:3059))
        (PORT d[11] (3059:3059:3059) (3059:3059:3059))
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (2363:2363:2363) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2853:2853:2853))
        (PORT d[1] (2987:2987:2987) (2987:2987:2987))
        (PORT d[2] (2708:2708:2708) (2708:2708:2708))
        (PORT d[3] (2759:2759:2759) (2759:2759:2759))
        (PORT d[4] (2691:2691:2691) (2691:2691:2691))
        (PORT d[5] (3164:3164:3164) (3164:3164:3164))
        (PORT d[6] (2193:2193:2193) (2193:2193:2193))
        (PORT d[7] (2197:2197:2197) (2197:2197:2197))
        (PORT d[8] (2090:2090:2090) (2090:2090:2090))
        (PORT d[9] (2382:2382:2382) (2382:2382:2382))
        (PORT d[10] (2223:2223:2223) (2223:2223:2223))
        (PORT d[11] (3303:3303:3303) (3303:3303:3303))
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT ena (2364:2364:2364) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT ena (2364:2364:2364) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT d[0] (2364:2364:2364) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1588:1588:1588))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3081:3081:3081))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3116:3116:3116))
        (PORT d[1] (3116:3116:3116) (3116:3116:3116))
        (PORT d[2] (3116:3116:3116) (3116:3116:3116))
        (PORT d[3] (3064:3064:3064) (3064:3064:3064))
        (PORT d[4] (3116:3116:3116) (3116:3116:3116))
        (PORT d[5] (2901:2901:2901) (2901:2901:2901))
        (PORT d[6] (2901:2901:2901) (2901:2901:2901))
        (PORT d[7] (2901:2901:2901) (2901:2901:2901))
        (PORT d[8] (2901:2901:2901) (2901:2901:2901))
        (PORT d[9] (2901:2901:2901) (2901:2901:2901))
        (PORT d[10] (2901:2901:2901) (2901:2901:2901))
        (PORT d[11] (2901:2901:2901) (2901:2901:2901))
        (PORT clk (1643:1643:1643) (1643:1643:1643))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1643:1643:1643) (1643:1643:1643))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (3140:3140:3140) (3140:3140:3140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2671:2671:2671))
        (PORT d[1] (2436:2436:2436) (2436:2436:2436))
        (PORT d[2] (1986:1986:1986) (1986:1986:1986))
        (PORT d[3] (1939:1939:1939) (1939:1939:1939))
        (PORT d[4] (3455:3455:3455) (3455:3455:3455))
        (PORT d[5] (3906:3906:3906) (3906:3906:3906))
        (PORT d[6] (2107:2107:2107) (2107:2107:2107))
        (PORT d[7] (1666:1666:1666) (1666:1666:1666))
        (PORT d[8] (3744:3744:3744) (3744:3744:3744))
        (PORT d[9] (4797:4797:4797) (4797:4797:4797))
        (PORT d[10] (4532:4532:4532) (4532:4532:4532))
        (PORT d[11] (3170:3170:3170) (3170:3170:3170))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (3141:3141:3141) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (3141:3141:3141) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT d[0] (3141:3141:3141) (3141:3141:3141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2829:2829:2829))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2864:2864:2864))
        (PORT d[1] (2864:2864:2864) (2864:2864:2864))
        (PORT d[2] (2864:2864:2864) (2864:2864:2864))
        (PORT d[3] (2803:2803:2803) (2803:2803:2803))
        (PORT d[4] (2864:2864:2864) (2864:2864:2864))
        (PORT d[5] (2627:2627:2627) (2627:2627:2627))
        (PORT d[6] (2627:2627:2627) (2627:2627:2627))
        (PORT d[7] (2627:2627:2627) (2627:2627:2627))
        (PORT d[8] (2627:2627:2627) (2627:2627:2627))
        (PORT d[9] (2627:2627:2627) (2627:2627:2627))
        (PORT d[10] (2627:2627:2627) (2627:2627:2627))
        (PORT d[11] (2627:2627:2627) (2627:2627:2627))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (1417:1417:1417) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2897:2897:2897))
        (PORT d[1] (3014:3014:3014) (3014:3014:3014))
        (PORT d[2] (1472:1472:1472) (1472:1472:1472))
        (PORT d[3] (1249:1249:1249) (1249:1249:1249))
        (PORT d[4] (1479:1479:1479) (1479:1479:1479))
        (PORT d[5] (1262:1262:1262) (1262:1262:1262))
        (PORT d[6] (1155:1155:1155) (1155:1155:1155))
        (PORT d[7] (1162:1162:1162) (1162:1162:1162))
        (PORT d[8] (1150:1150:1150) (1150:1150:1150))
        (PORT d[9] (1185:1185:1185) (1185:1185:1185))
        (PORT d[10] (1805:1805:1805) (1805:1805:1805))
        (PORT d[11] (3924:3924:3924) (3924:3924:3924))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (1418:1418:1418) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (1418:1418:1418) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT d[0] (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3158:3158:3158))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3193:3193:3193))
        (PORT d[1] (3193:3193:3193) (3193:3193:3193))
        (PORT d[2] (3193:3193:3193) (3193:3193:3193))
        (PORT d[3] (3143:3143:3143) (3143:3143:3143))
        (PORT d[4] (3193:3193:3193) (3193:3193:3193))
        (PORT d[5] (3229:3229:3229) (3229:3229:3229))
        (PORT d[6] (3229:3229:3229) (3229:3229:3229))
        (PORT d[7] (3229:3229:3229) (3229:3229:3229))
        (PORT d[8] (3229:3229:3229) (3229:3229:3229))
        (PORT d[9] (3229:3229:3229) (3229:3229:3229))
        (PORT d[10] (3229:3229:3229) (3229:3229:3229))
        (PORT d[11] (3229:3229:3229) (3229:3229:3229))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3822:3822:3822))
        (PORT d[1] (3058:3058:3058) (3058:3058:3058))
        (PORT d[2] (2840:2840:2840) (2840:2840:2840))
        (PORT d[3] (2853:2853:2853) (2853:2853:2853))
        (PORT d[4] (2817:2817:2817) (2817:2817:2817))
        (PORT d[5] (3292:3292:3292) (3292:3292:3292))
        (PORT d[6] (2539:2539:2539) (2539:2539:2539))
        (PORT d[7] (2547:2547:2547) (2547:2547:2547))
        (PORT d[8] (4041:4041:4041) (4041:4041:4041))
        (PORT d[9] (3538:3538:3538) (3538:3538:3538))
        (PORT d[10] (3527:3527:3527) (3527:3527:3527))
        (PORT d[11] (3936:3936:3936) (3936:3936:3936))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2490:2490:2490) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2490:2490:2490) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT d[0] (2490:2490:2490) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3544:3544:3544))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3579:3579:3579))
        (PORT d[1] (3579:3579:3579) (3579:3579:3579))
        (PORT d[2] (3579:3579:3579) (3579:3579:3579))
        (PORT d[3] (3544:3544:3544) (3544:3544:3544))
        (PORT d[4] (3579:3579:3579) (3579:3579:3579))
        (PORT d[5] (3369:3369:3369) (3369:3369:3369))
        (PORT d[6] (3369:3369:3369) (3369:3369:3369))
        (PORT d[7] (3369:3369:3369) (3369:3369:3369))
        (PORT d[8] (3369:3369:3369) (3369:3369:3369))
        (PORT d[9] (3369:3369:3369) (3369:3369:3369))
        (PORT d[10] (3369:3369:3369) (3369:3369:3369))
        (PORT d[11] (3369:3369:3369) (3369:3369:3369))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (2023:2023:2023) (2023:2023:2023))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3248:3248:3248))
        (PORT d[1] (3624:3624:3624) (3624:3624:3624))
        (PORT d[2] (2149:2149:2149) (2149:2149:2149))
        (PORT d[3] (2118:2118:2118) (2118:2118:2118))
        (PORT d[4] (2132:2132:2132) (2132:2132:2132))
        (PORT d[5] (1894:1894:1894) (1894:1894:1894))
        (PORT d[6] (1556:1556:1556) (1556:1556:1556))
        (PORT d[7] (1562:1562:1562) (1562:1562:1562))
        (PORT d[8] (1575:1575:1575) (1575:1575:1575))
        (PORT d[9] (1811:1811:1811) (1811:1811:1811))
        (PORT d[10] (4408:4408:4408) (4408:4408:4408))
        (PORT d[11] (2573:2573:2573) (2573:2573:2573))
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (PORT ena (2024:2024:2024) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (PORT ena (2024:2024:2024) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (PORT d[0] (2024:2024:2024) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4072:4072:4072))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4107:4107:4107))
        (PORT d[1] (4107:4107:4107) (4107:4107:4107))
        (PORT d[2] (4107:4107:4107) (4107:4107:4107))
        (PORT d[3] (4347:4347:4347) (4347:4347:4347))
        (PORT d[4] (4107:4107:4107) (4107:4107:4107))
        (PORT d[5] (4134:4134:4134) (4134:4134:4134))
        (PORT d[6] (4134:4134:4134) (4134:4134:4134))
        (PORT d[7] (4134:4134:4134) (4134:4134:4134))
        (PORT d[8] (4134:4134:4134) (4134:4134:4134))
        (PORT d[9] (4134:4134:4134) (4134:4134:4134))
        (PORT d[10] (4134:4134:4134) (4134:4134:4134))
        (PORT d[11] (4134:4134:4134) (4134:4134:4134))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT ena (3762:3762:3762) (3762:3762:3762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2230:2230:2230))
        (PORT d[1] (3367:3367:3367) (3367:3367:3367))
        (PORT d[2] (2717:2717:2717) (2717:2717:2717))
        (PORT d[3] (2573:2573:2573) (2573:2573:2573))
        (PORT d[4] (2962:2962:2962) (2962:2962:2962))
        (PORT d[5] (3893:3893:3893) (3893:3893:3893))
        (PORT d[6] (2953:2953:2953) (2953:2953:2953))
        (PORT d[7] (2358:2358:2358) (2358:2358:2358))
        (PORT d[8] (3092:3092:3092) (3092:3092:3092))
        (PORT d[9] (4159:4159:4159) (4159:4159:4159))
        (PORT d[10] (3889:3889:3889) (3889:3889:3889))
        (PORT d[11] (3407:3407:3407) (3407:3407:3407))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (3763:3763:3763) (3763:3763:3763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (3763:3763:3763) (3763:3763:3763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT d[0] (3763:3763:3763) (3763:3763:3763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2107:2107:2107))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2142:2142:2142))
        (PORT d[1] (2142:2142:2142) (2142:2142:2142))
        (PORT d[2] (2142:2142:2142) (2142:2142:2142))
        (PORT d[3] (2081:2081:2081) (2081:2081:2081))
        (PORT d[4] (2142:2142:2142) (2142:2142:2142))
        (PORT d[5] (1910:1910:1910) (1910:1910:1910))
        (PORT d[6] (1910:1910:1910) (1910:1910:1910))
        (PORT d[7] (1910:1910:1910) (1910:1910:1910))
        (PORT d[8] (1910:1910:1910) (1910:1910:1910))
        (PORT d[9] (1910:1910:1910) (1910:1910:1910))
        (PORT d[10] (1910:1910:1910) (1910:1910:1910))
        (PORT d[11] (1910:1910:1910) (1910:1910:1910))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3466:3466:3466))
        (PORT d[1] (3367:3367:3367) (3367:3367:3367))
        (PORT d[2] (2464:2464:2464) (2464:2464:2464))
        (PORT d[3] (2439:2439:2439) (2439:2439:2439))
        (PORT d[4] (1822:1822:1822) (1822:1822:1822))
        (PORT d[5] (1592:1592:1592) (1592:1592:1592))
        (PORT d[6] (1276:1276:1276) (1276:1276:1276))
        (PORT d[7] (1314:1314:1314) (1314:1314:1314))
        (PORT d[8] (1260:1260:1260) (1260:1260:1260))
        (PORT d[9] (1513:1513:1513) (1513:1513:1513))
        (PORT d[10] (4445:4445:4445) (4445:4445:4445))
        (PORT d[11] (2890:2890:2890) (2890:2890:2890))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT d[0] (1729:1729:1729) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3754:3754:3754))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3789:3789:3789))
        (PORT d[1] (3789:3789:3789) (3789:3789:3789))
        (PORT d[2] (3789:3789:3789) (3789:3789:3789))
        (PORT d[3] (4005:4005:4005) (4005:4005:4005))
        (PORT d[4] (3789:3789:3789) (3789:3789:3789))
        (PORT d[5] (3823:3823:3823) (3823:3823:3823))
        (PORT d[6] (3823:3823:3823) (3823:3823:3823))
        (PORT d[7] (3823:3823:3823) (3823:3823:3823))
        (PORT d[8] (3823:3823:3823) (3823:3823:3823))
        (PORT d[9] (3823:3823:3823) (3823:3823:3823))
        (PORT d[10] (3823:3823:3823) (3823:3823:3823))
        (PORT d[11] (3823:3823:3823) (3823:3823:3823))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT ena (3135:3135:3135) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2715:2715:2715))
        (PORT d[1] (2756:2756:2756) (2756:2756:2756))
        (PORT d[2] (2270:2270:2270) (2270:2270:2270))
        (PORT d[3] (2468:2468:2468) (2468:2468:2468))
        (PORT d[4] (3777:3777:3777) (3777:3777:3777))
        (PORT d[5] (4186:4186:4186) (4186:4186:4186))
        (PORT d[6] (2673:2673:2673) (2673:2673:2673))
        (PORT d[7] (2014:2014:2014) (2014:2014:2014))
        (PORT d[8] (3745:3745:3745) (3745:3745:3745))
        (PORT d[9] (4828:4828:4828) (4828:4828:4828))
        (PORT d[10] (4560:4560:4560) (4560:4560:4560))
        (PORT d[11] (2602:2602:2602) (2602:2602:2602))
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (PORT ena (3136:3136:3136) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (PORT ena (3136:3136:3136) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (PORT d[0] (3136:3136:3136) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1590:1590:1590))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2857:2857:2857))
        (PORT clk (1629:1629:1629) (1629:1629:1629))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2892:2892:2892))
        (PORT d[1] (2892:2892:2892) (2892:2892:2892))
        (PORT d[2] (2892:2892:2892) (2892:2892:2892))
        (PORT d[3] (2840:2840:2840) (2840:2840:2840))
        (PORT d[4] (2892:2892:2892) (2892:2892:2892))
        (PORT d[5] (2656:2656:2656) (2656:2656:2656))
        (PORT d[6] (2656:2656:2656) (2656:2656:2656))
        (PORT d[7] (2656:2656:2656) (2656:2656:2656))
        (PORT d[8] (2656:2656:2656) (2656:2656:2656))
        (PORT d[9] (2656:2656:2656) (2656:2656:2656))
        (PORT d[10] (2656:2656:2656) (2656:2656:2656))
        (PORT d[11] (2656:2656:2656) (2656:2656:2656))
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1645:1645:1645) (1645:1645:1645))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1617:1617:1617) (1617:1617:1617))
        (PORT ena (3037:3037:3037) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4176:4176:4176))
        (PORT d[1] (3380:3380:3380) (3380:3380:3380))
        (PORT d[2] (3164:3164:3164) (3164:3164:3164))
        (PORT d[3] (3169:3169:3169) (3169:3169:3169))
        (PORT d[4] (3130:3130:3130) (3130:3130:3130))
        (PORT d[5] (3872:3872:3872) (3872:3872:3872))
        (PORT d[6] (2844:2844:2844) (2844:2844:2844))
        (PORT d[7] (2867:2867:2867) (2867:2867:2867))
        (PORT d[8] (3738:3738:3738) (3738:3738:3738))
        (PORT d[9] (3210:3210:3210) (3210:3210:3210))
        (PORT d[10] (3203:3203:3203) (3203:3203:3203))
        (PORT d[11] (3910:3910:3910) (3910:3910:3910))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (3038:3038:3038) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (3038:3038:3038) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT d[0] (3038:3038:3038) (3038:3038:3038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2749:2749:2749))
        (PORT clk (1631:1631:1631) (1631:1631:1631))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2784:2784:2784))
        (PORT d[1] (2784:2784:2784) (2784:2784:2784))
        (PORT d[2] (2784:2784:2784) (2784:2784:2784))
        (PORT d[3] (2976:2976:2976) (2976:2976:2976))
        (PORT d[4] (2784:2784:2784) (2784:2784:2784))
        (PORT d[5] (3339:3339:3339) (3339:3339:3339))
        (PORT d[6] (3339:3339:3339) (3339:3339:3339))
        (PORT d[7] (3339:3339:3339) (3339:3339:3339))
        (PORT d[8] (3339:3339:3339) (3339:3339:3339))
        (PORT d[9] (3339:3339:3339) (3339:3339:3339))
        (PORT d[10] (3339:3339:3339) (3339:3339:3339))
        (PORT d[11] (3339:3339:3339) (3339:3339:3339))
        (PORT clk (1647:1647:1647) (1647:1647:1647))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1647:1647:1647) (1647:1647:1647))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (2653:2653:2653) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3530:3530:3530))
        (PORT d[1] (3412:3412:3412) (3412:3412:3412))
        (PORT d[2] (3413:3413:3413) (3413:3413:3413))
        (PORT d[3] (3193:3193:3193) (3193:3193:3193))
        (PORT d[4] (3439:3439:3439) (3439:3439:3439))
        (PORT d[5] (3326:3326:3326) (3326:3326:3326))
        (PORT d[6] (3114:3114:3114) (3114:3114:3114))
        (PORT d[7] (2899:2899:2899) (2899:2899:2899))
        (PORT d[8] (4031:4031:4031) (4031:4031:4031))
        (PORT d[9] (3880:3880:3880) (3880:3880:3880))
        (PORT d[10] (3840:3840:3840) (3840:3840:3840))
        (PORT d[11] (3612:3612:3612) (3612:3612:3612))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (2654:2654:2654) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (2654:2654:2654) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT d[0] (2654:2654:2654) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1601:1601:1601))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3255:3255:3255))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3290:3290:3290))
        (PORT d[1] (3290:3290:3290) (3290:3290:3290))
        (PORT d[2] (3290:3290:3290) (3290:3290:3290))
        (PORT d[3] (3239:3239:3239) (3239:3239:3239))
        (PORT d[4] (3290:3290:3290) (3290:3290:3290))
        (PORT d[5] (3718:3718:3718) (3718:3718:3718))
        (PORT d[6] (3718:3718:3718) (3718:3718:3718))
        (PORT d[7] (3718:3718:3718) (3718:3718:3718))
        (PORT d[8] (3718:3718:3718) (3718:3718:3718))
        (PORT d[9] (3718:3718:3718) (3718:3718:3718))
        (PORT d[10] (3718:3718:3718) (3718:3718:3718))
        (PORT d[11] (3718:3718:3718) (3718:3718:3718))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT ena (2768:2768:2768) (2768:2768:2768))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4852:4852:4852) (4852:4852:4852))
        (PORT d[1] (3718:3718:3718) (3718:3718:3718))
        (PORT d[2] (3513:3513:3513) (3513:3513:3513))
        (PORT d[3] (3497:3497:3497) (3497:3497:3497))
        (PORT d[4] (3476:3476:3476) (3476:3476:3476))
        (PORT d[5] (4176:4176:4176) (4176:4176:4176))
        (PORT d[6] (3162:3162:3162) (3162:3162:3162))
        (PORT d[7] (3200:3200:3200) (3200:3200:3200))
        (PORT d[8] (2855:2855:2855) (2855:2855:2855))
        (PORT d[9] (3146:3146:3146) (3146:3146:3146))
        (PORT d[10] (3149:3149:3149) (3149:3149:3149))
        (PORT d[11] (3925:3925:3925) (3925:3925:3925))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (2769:2769:2769) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (2769:2769:2769) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT d[0] (2769:2769:2769) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2905:2905:2905))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2662:2662:2662))
        (PORT d[1] (2662:2662:2662) (2662:2662:2662))
        (PORT d[2] (2940:2940:2940) (2940:2940:2940))
        (PORT d[3] (2915:2915:2915) (2915:2915:2915))
        (PORT d[4] (2940:2940:2940) (2940:2940:2940))
        (PORT d[5] (2975:2975:2975) (2975:2975:2975))
        (PORT d[6] (2975:2975:2975) (2975:2975:2975))
        (PORT d[7] (2975:2975:2975) (2975:2975:2975))
        (PORT d[8] (2975:2975:2975) (2975:2975:2975))
        (PORT d[9] (2975:2975:2975) (2975:2975:2975))
        (PORT d[10] (2975:2975:2975) (2975:2975:2975))
        (PORT d[11] (2975:2975:2975) (2975:2975:2975))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (2019:2019:2019) (2019:2019:2019))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2218:2218:2218))
        (PORT d[1] (2630:2630:2630) (2630:2630:2630))
        (PORT d[2] (2119:2119:2119) (2119:2119:2119))
        (PORT d[3] (2413:2413:2413) (2413:2413:2413))
        (PORT d[4] (2138:2138:2138) (2138:2138:2138))
        (PORT d[5] (1918:1918:1918) (1918:1918:1918))
        (PORT d[6] (1564:1564:1564) (1564:1564:1564))
        (PORT d[7] (1641:1641:1641) (1641:1641:1641))
        (PORT d[8] (1877:1877:1877) (1877:1877:1877))
        (PORT d[9] (1813:1813:1813) (1813:1813:1813))
        (PORT d[10] (1770:1770:1770) (1770:1770:1770))
        (PORT d[11] (3811:3811:3811) (3811:3811:3811))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT ena (2020:2020:2020) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT ena (2020:2020:2020) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT d[0] (2020:2020:2020) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3079:3079:3079))
        (PORT clk (1638:1638:1638) (1638:1638:1638))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3114:3114:3114))
        (PORT d[1] (3114:3114:3114) (3114:3114:3114))
        (PORT d[2] (3114:3114:3114) (3114:3114:3114))
        (PORT d[3] (3053:3053:3053) (3053:3053:3053))
        (PORT d[4] (3114:3114:3114) (3114:3114:3114))
        (PORT d[5] (2899:2899:2899) (2899:2899:2899))
        (PORT d[6] (2899:2899:2899) (2899:2899:2899))
        (PORT d[7] (2899:2899:2899) (2899:2899:2899))
        (PORT d[8] (2899:2899:2899) (2899:2899:2899))
        (PORT d[9] (2899:2899:2899) (2899:2899:2899))
        (PORT d[10] (2899:2899:2899) (2899:2899:2899))
        (PORT d[11] (2899:2899:2899) (2899:2899:2899))
        (PORT clk (1654:1654:1654) (1654:1654:1654))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1654:1654:1654) (1654:1654:1654))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1863:1863:1863))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1863:1863:1863))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1863:1863:1863))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT ena (3181:3181:3181) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2549:2549:2549))
        (PORT d[1] (3374:3374:3374) (3374:3374:3374))
        (PORT d[2] (3020:3020:3020) (3020:3020:3020))
        (PORT d[3] (2861:2861:2861) (2861:2861:2861))
        (PORT d[4] (2952:2952:2952) (2952:2952:2952))
        (PORT d[5] (3900:3900:3900) (3900:3900:3900))
        (PORT d[6] (3275:3275:3275) (3275:3275:3275))
        (PORT d[7] (2372:2372:2372) (2372:2372:2372))
        (PORT d[8] (3065:3065:3065) (3065:3065:3065))
        (PORT d[9] (4120:4120:4120) (4120:4120:4120))
        (PORT d[10] (3939:3939:3939) (3939:3939:3939))
        (PORT d[11] (3446:3446:3446) (3446:3446:3446))
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT ena (3182:3182:3182) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT ena (3182:3182:3182) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1599:1599:1599))
        (PORT d[0] (3182:3182:3182) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1573:1573:1573))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1748:1748:1748))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1767:1767:1767))
        (PORT d[1] (1767:1767:1767) (1767:1767:1767))
        (PORT d[2] (1783:1783:1783) (1783:1783:1783))
        (PORT d[3] (1497:1497:1497) (1497:1497:1497))
        (PORT d[4] (1783:1783:1783) (1783:1783:1783))
        (PORT d[5] (1605:1605:1605) (1605:1605:1605))
        (PORT d[6] (1605:1605:1605) (1605:1605:1605))
        (PORT d[7] (1605:1605:1605) (1605:1605:1605))
        (PORT d[8] (1605:1605:1605) (1605:1605:1605))
        (PORT d[9] (1605:1605:1605) (1605:1605:1605))
        (PORT d[10] (1605:1605:1605) (1605:1605:1605))
        (PORT d[11] (1605:1605:1605) (1605:1605:1605))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (2792:2792:2792) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3044:3044:3044))
        (PORT d[1] (2784:2784:2784) (2784:2784:2784))
        (PORT d[2] (2589:2589:2589) (2589:2589:2589))
        (PORT d[3] (2495:2495:2495) (2495:2495:2495))
        (PORT d[4] (3158:3158:3158) (3158:3158:3158))
        (PORT d[5] (4221:4221:4221) (4221:4221:4221))
        (PORT d[6] (2699:2699:2699) (2699:2699:2699))
        (PORT d[7] (2035:2035:2035) (2035:2035:2035))
        (PORT d[8] (4060:4060:4060) (4060:4060:4060))
        (PORT d[9] (5130:5130:5130) (5130:5130:5130))
        (PORT d[10] (4850:4850:4850) (4850:4850:4850))
        (PORT d[11] (2594:2594:2594) (2594:2594:2594))
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (PORT ena (2793:2793:2793) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (PORT ena (2793:2793:2793) (2793:2793:2793))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (PORT d[0] (2793:2793:2793) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3144:3144:3144))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3156:3156:3156))
        (PORT d[1] (3156:3156:3156) (3156:3156:3156))
        (PORT d[2] (3179:3179:3179) (3179:3179:3179))
        (PORT d[3] (3133:3133:3133) (3133:3133:3133))
        (PORT d[4] (3179:3179:3179) (3179:3179:3179))
        (PORT d[5] (2985:2985:2985) (2985:2985:2985))
        (PORT d[6] (2985:2985:2985) (2985:2985:2985))
        (PORT d[7] (2985:2985:2985) (2985:2985:2985))
        (PORT d[8] (2985:2985:2985) (2985:2985:2985))
        (PORT d[9] (2985:2985:2985) (2985:2985:2985))
        (PORT d[10] (2985:2985:2985) (2985:2985:2985))
        (PORT d[11] (2985:2985:2985) (2985:2985:2985))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2029:2029:2029) (2029:2029:2029))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2542:2542:2542))
        (PORT d[1] (2648:2648:2648) (2648:2648:2648))
        (PORT d[2] (2128:2128:2128) (2128:2128:2128))
        (PORT d[3] (2441:2441:2441) (2441:2441:2441))
        (PORT d[4] (2373:2373:2373) (2373:2373:2373))
        (PORT d[5] (1935:1935:1935) (1935:1935:1935))
        (PORT d[6] (1857:1857:1857) (1857:1857:1857))
        (PORT d[7] (1589:1589:1589) (1589:1589:1589))
        (PORT d[8] (1896:1896:1896) (1896:1896:1896))
        (PORT d[9] (2444:2444:2444) (2444:2444:2444))
        (PORT d[10] (2465:2465:2465) (2465:2465:2465))
        (PORT d[11] (3267:3267:3267) (3267:3267:3267))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2030:2030:2030) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2030:2030:2030) (2030:2030:2030))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT d[0] (2030:2030:2030) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3067:3067:3067))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3102:3102:3102))
        (PORT d[1] (3102:3102:3102) (3102:3102:3102))
        (PORT d[2] (3102:3102:3102) (3102:3102:3102))
        (PORT d[3] (3060:3060:3060) (3060:3060:3060))
        (PORT d[4] (3102:3102:3102) (3102:3102:3102))
        (PORT d[5] (2880:2880:2880) (2880:2880:2880))
        (PORT d[6] (2880:2880:2880) (2880:2880:2880))
        (PORT d[7] (2880:2880:2880) (2880:2880:2880))
        (PORT d[8] (2880:2880:2880) (2880:2880:2880))
        (PORT d[9] (2880:2880:2880) (2880:2880:2880))
        (PORT d[10] (2880:2880:2880) (2880:2880:2880))
        (PORT d[11] (2880:2880:2880) (2880:2880:2880))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (2843:2843:2843) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3016:3016:3016))
        (PORT d[1] (2979:2979:2979) (2979:2979:2979))
        (PORT d[2] (2266:2266:2266) (2266:2266:2266))
        (PORT d[3] (2476:2476:2476) (2476:2476:2476))
        (PORT d[4] (3774:3774:3774) (3774:3774:3774))
        (PORT d[5] (4182:4182:4182) (4182:4182:4182))
        (PORT d[6] (2713:2713:2713) (2713:2713:2713))
        (PORT d[7] (1993:1993:1993) (1993:1993:1993))
        (PORT d[8] (3746:3746:3746) (3746:3746:3746))
        (PORT d[9] (4810:4810:4810) (4810:4810:4810))
        (PORT d[10] (4540:4540:4540) (4540:4540:4540))
        (PORT d[11] (3142:3142:3142) (3142:3142:3142))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2844:2844:2844) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2844:2844:2844) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT d[0] (2844:2844:2844) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3127:3127:3127))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3162:3162:3162))
        (PORT d[1] (3162:3162:3162) (3162:3162:3162))
        (PORT d[2] (3162:3162:3162) (3162:3162:3162))
        (PORT d[3] (3101:3101:3101) (3101:3101:3101))
        (PORT d[4] (3162:3162:3162) (3162:3162:3162))
        (PORT d[5] (2653:2653:2653) (2653:2653:2653))
        (PORT d[6] (2653:2653:2653) (2653:2653:2653))
        (PORT d[7] (2653:2653:2653) (2653:2653:2653))
        (PORT d[8] (2653:2653:2653) (2653:2653:2653))
        (PORT d[9] (2653:2653:2653) (2653:2653:2653))
        (PORT d[10] (2653:2653:2653) (2653:2653:2653))
        (PORT d[11] (2653:2653:2653) (2653:2653:2653))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1630:1630:1630) (1630:1630:1630))
        (PORT ena (2772:2772:2772) (2772:2772:2772))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4297:4297:4297))
        (PORT d[1] (3741:3741:3741) (3741:3741:3741))
        (PORT d[2] (3767:3767:3767) (3767:3767:3767))
        (PORT d[3] (3520:3520:3520) (3520:3520:3520))
        (PORT d[4] (3745:3745:3745) (3745:3745:3745))
        (PORT d[5] (3662:3662:3662) (3662:3662:3662))
        (PORT d[6] (3424:3424:3424) (3424:3424:3424))
        (PORT d[7] (3243:3243:3243) (3243:3243:3243))
        (PORT d[8] (3724:3724:3724) (3724:3724:3724))
        (PORT d[9] (3926:3926:3926) (3926:3926:3926))
        (PORT d[10] (3872:3872:3872) (3872:3872:3872))
        (PORT d[11] (3298:3298:3298) (3298:3298:3298))
        (PORT clk (1631:1631:1631) (1631:1631:1631))
        (PORT ena (2773:2773:2773) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1631:1631:1631) (1631:1631:1631))
        (PORT ena (2773:2773:2773) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1631:1631:1631))
        (PORT d[0] (2773:2773:2773) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3206:3206:3206))
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3241:3241:3241))
        (PORT d[1] (3241:3241:3241) (3241:3241:3241))
        (PORT d[2] (3241:3241:3241) (3241:3241:3241))
        (PORT d[3] (3190:3190:3190) (3190:3190:3190))
        (PORT d[4] (3241:3241:3241) (3241:3241:3241))
        (PORT d[5] (4039:4039:4039) (4039:4039:4039))
        (PORT d[6] (4039:4039:4039) (4039:4039:4039))
        (PORT d[7] (4039:4039:4039) (4039:4039:4039))
        (PORT d[8] (4039:4039:4039) (4039:4039:4039))
        (PORT d[9] (4039:4039:4039) (4039:4039:4039))
        (PORT d[10] (4039:4039:4039) (4039:4039:4039))
        (PORT d[11] (4039:4039:4039) (4039:4039:4039))
        (PORT clk (1660:1660:1660) (1660:1660:1660))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1660:1660:1660) (1660:1660:1660))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1660:1660:1660) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1620:1620:1620) (1620:1620:1620))
        (PORT ena (2293:2293:2293) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2558:2558:2558))
        (PORT d[1] (2989:2989:2989) (2989:2989:2989))
        (PORT d[2] (2528:2528:2528) (2528:2528:2528))
        (PORT d[3] (2253:2253:2253) (2253:2253:2253))
        (PORT d[4] (3285:3285:3285) (3285:3285:3285))
        (PORT d[5] (3839:3839:3839) (3839:3839:3839))
        (PORT d[6] (2687:2687:2687) (2687:2687:2687))
        (PORT d[7] (2330:2330:2330) (2330:2330:2330))
        (PORT d[8] (3419:3419:3419) (3419:3419:3419))
        (PORT d[9] (4137:4137:4137) (4137:4137:4137))
        (PORT d[10] (4211:4211:4211) (4211:4211:4211))
        (PORT d[11] (3722:3722:3722) (3722:3722:3722))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (2294:2294:2294) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (2294:2294:2294) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT d[0] (2294:2294:2294) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2542:2542:2542))
        (PORT d[1] (2542:2542:2542) (2542:2542:2542))
        (PORT d[2] (2542:2542:2542) (2542:2542:2542))
        (PORT d[3] (2474:2474:2474) (2474:2474:2474))
        (PORT d[4] (2542:2542:2542) (2542:2542:2542))
        (PORT d[5] (2296:2296:2296) (2296:2296:2296))
        (PORT d[6] (2296:2296:2296) (2296:2296:2296))
        (PORT d[7] (2296:2296:2296) (2296:2296:2296))
        (PORT d[8] (2296:2296:2296) (2296:2296:2296))
        (PORT d[9] (2296:2296:2296) (2296:2296:2296))
        (PORT d[10] (2296:2296:2296) (2296:2296:2296))
        (PORT d[11] (2296:2296:2296) (2296:2296:2296))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT ena (3165:3165:3165) (3165:3165:3165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3035:3035:3035))
        (PORT d[1] (2955:2955:2955) (2955:2955:2955))
        (PORT d[2] (2497:2497:2497) (2497:2497:2497))
        (PORT d[3] (2218:2218:2218) (2218:2218:2218))
        (PORT d[4] (3454:3454:3454) (3454:3454:3454))
        (PORT d[5] (4201:4201:4201) (4201:4201:4201))
        (PORT d[6] (2661:2661:2661) (2661:2661:2661))
        (PORT d[7] (1991:1991:1991) (1991:1991:1991))
        (PORT d[8] (3784:3784:3784) (3784:3784:3784))
        (PORT d[9] (4790:4790:4790) (4790:4790:4790))
        (PORT d[10] (4233:4233:4233) (4233:4233:4233))
        (PORT d[11] (2914:2914:2914) (2914:2914:2914))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (3166:3166:3166) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (3166:3166:3166) (3166:3166:3166))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT d[0] (3166:3166:3166) (3166:3166:3166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2811:2811:2811))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2846:2846:2846))
        (PORT d[1] (2846:2846:2846) (2846:2846:2846))
        (PORT d[2] (2846:2846:2846) (2846:2846:2846))
        (PORT d[3] (2799:2799:2799) (2799:2799:2799))
        (PORT d[4] (2846:2846:2846) (2846:2846:2846))
        (PORT d[5] (2334:2334:2334) (2334:2334:2334))
        (PORT d[6] (2334:2334:2334) (2334:2334:2334))
        (PORT d[7] (2334:2334:2334) (2334:2334:2334))
        (PORT d[8] (2334:2334:2334) (2334:2334:2334))
        (PORT d[9] (2334:2334:2334) (2334:2334:2334))
        (PORT d[10] (2334:2334:2334) (2334:2334:2334))
        (PORT d[11] (2334:2334:2334) (2334:2334:2334))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (1701:1701:1701) (1701:1701:1701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2886:2886:2886))
        (PORT d[1] (2989:2989:2989) (2989:2989:2989))
        (PORT d[2] (2132:2132:2132) (2132:2132:2132))
        (PORT d[3] (1564:1564:1564) (1564:1564:1564))
        (PORT d[4] (2027:2027:2027) (2027:2027:2027))
        (PORT d[5] (1566:1566:1566) (1566:1566:1566))
        (PORT d[6] (1206:1206:1206) (1206:1206:1206))
        (PORT d[7] (1218:1218:1218) (1218:1218:1218))
        (PORT d[8] (1277:1277:1277) (1277:1277:1277))
        (PORT d[9] (1664:1664:1664) (1664:1664:1664))
        (PORT d[10] (1807:1807:1807) (1807:1807:1807))
        (PORT d[11] (3905:3905:3905) (3905:3905:3905))
        (PORT clk (1637:1637:1637) (1637:1637:1637))
        (PORT ena (1702:1702:1702) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1637:1637:1637) (1637:1637:1637))
        (PORT ena (1702:1702:1702) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1637:1637:1637))
        (PORT d[0] (1702:1702:1702) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3733:3733:3733))
        (PORT clk (1650:1650:1650) (1650:1650:1650))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3768:3768:3768))
        (PORT d[1] (3768:3768:3768) (3768:3768:3768))
        (PORT d[2] (3768:3768:3768) (3768:3768:3768))
        (PORT d[3] (3722:3722:3722) (3722:3722:3722))
        (PORT d[4] (3768:3768:3768) (3768:3768:3768))
        (PORT d[5] (3245:3245:3245) (3245:3245:3245))
        (PORT d[6] (3245:3245:3245) (3245:3245:3245))
        (PORT d[7] (3245:3245:3245) (3245:3245:3245))
        (PORT d[8] (3245:3245:3245) (3245:3245:3245))
        (PORT d[9] (3245:3245:3245) (3245:3245:3245))
        (PORT d[10] (3245:3245:3245) (3245:3245:3245))
        (PORT d[11] (3245:3245:3245) (3245:3245:3245))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1666:1666:1666) (1666:1666:1666))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1875:1875:1875))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (2454:2454:2454) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4313:4313:4313))
        (PORT d[1] (3421:3421:3421) (3421:3421:3421))
        (PORT d[2] (3416:3416:3416) (3416:3416:3416))
        (PORT d[3] (3203:3203:3203) (3203:3203:3203))
        (PORT d[4] (3455:3455:3455) (3455:3455:3455))
        (PORT d[5] (3627:3627:3627) (3627:3627:3627))
        (PORT d[6] (3134:3134:3134) (3134:3134:3134))
        (PORT d[7] (2900:2900:2900) (2900:2900:2900))
        (PORT d[8] (3598:3598:3598) (3598:3598:3598))
        (PORT d[9] (3910:3910:3910) (3910:3910:3910))
        (PORT d[10] (3855:3855:3855) (3855:3855:3855))
        (PORT d[11] (3260:3260:3260) (3260:3260:3260))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (2455:2455:2455) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (2455:2455:2455) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT d[0] (2455:2455:2455) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3523:3523:3523))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3558:3558:3558))
        (PORT d[1] (3558:3558:3558) (3558:3558:3558))
        (PORT d[2] (3558:3558:3558) (3558:3558:3558))
        (PORT d[3] (3229:3229:3229) (3229:3229:3229))
        (PORT d[4] (3558:3558:3558) (3558:3558:3558))
        (PORT d[5] (3710:3710:3710) (3710:3710:3710))
        (PORT d[6] (3710:3710:3710) (3710:3710:3710))
        (PORT d[7] (3710:3710:3710) (3710:3710:3710))
        (PORT d[8] (3710:3710:3710) (3710:3710:3710))
        (PORT d[9] (3710:3710:3710) (3710:3710:3710))
        (PORT d[10] (3710:3710:3710) (3710:3710:3710))
        (PORT d[11] (3710:3710:3710) (3710:3710:3710))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (PORT ena (2045:2045:2045) (2045:2045:2045))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3530:3530:3530))
        (PORT d[1] (3666:3666:3666) (3666:3666:3666))
        (PORT d[2] (2087:2087:2087) (2087:2087:2087))
        (PORT d[3] (2403:2403:2403) (2403:2403:2403))
        (PORT d[4] (2152:2152:2152) (2152:2152:2152))
        (PORT d[5] (1904:1904:1904) (1904:1904:1904))
        (PORT d[6] (1561:1561:1561) (1561:1561:1561))
        (PORT d[7] (1626:1626:1626) (1626:1626:1626))
        (PORT d[8] (1580:1580:1580) (1580:1580:1580))
        (PORT d[9] (1820:1820:1820) (1820:1820:1820))
        (PORT d[10] (4109:4109:4109) (4109:4109:4109))
        (PORT d[11] (2561:2561:2561) (2561:2561:2561))
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT ena (2046:2046:2046) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT ena (2046:2046:2046) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (PORT d[0] (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1572:1572:1572))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4088:4088:4088))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4123:4123:4123))
        (PORT d[1] (4123:4123:4123) (4123:4123:4123))
        (PORT d[2] (4123:4123:4123) (4123:4123:4123))
        (PORT d[3] (4061:4061:4061) (4061:4061:4061))
        (PORT d[4] (4123:4123:4123) (4123:4123:4123))
        (PORT d[5] (4157:4157:4157) (4157:4157:4157))
        (PORT d[6] (4157:4157:4157) (4157:4157:4157))
        (PORT d[7] (4157:4157:4157) (4157:4157:4157))
        (PORT d[8] (4157:4157:4157) (4157:4157:4157))
        (PORT d[9] (4157:4157:4157) (4157:4157:4157))
        (PORT d[10] (4157:4157:4157) (4157:4157:4157))
        (PORT d[11] (4157:4157:4157) (4157:4157:4157))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (PORT ena (3031:3031:3031) (3031:3031:3031))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4502:4502:4502) (4502:4502:4502))
        (PORT d[1] (3388:3388:3388) (3388:3388:3388))
        (PORT d[2] (3194:3194:3194) (3194:3194:3194))
        (PORT d[3] (3181:3181:3181) (3181:3181:3181))
        (PORT d[4] (3161:3161:3161) (3161:3161:3161))
        (PORT d[5] (3873:3873:3873) (3873:3873:3873))
        (PORT d[6] (2847:2847:2847) (2847:2847:2847))
        (PORT d[7] (2879:2879:2879) (2879:2879:2879))
        (PORT d[8] (3726:3726:3726) (3726:3726:3726))
        (PORT d[9] (3201:3201:3201) (3201:3201:3201))
        (PORT d[10] (3196:3196:3196) (3196:3196:3196))
        (PORT d[11] (3591:3591:3591) (3591:3591:3591))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (3032:3032:3032) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (3032:3032:3032) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT d[0] (3032:3032:3032) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (2991:2991:2991))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3026:3026:3026))
        (PORT d[1] (3026:3026:3026) (3026:3026:3026))
        (PORT d[2] (3026:3026:3026) (3026:3026:3026))
        (PORT d[3] (2734:2734:2734) (2734:2734:2734))
        (PORT d[4] (3026:3026:3026) (3026:3026:3026))
        (PORT d[5] (3033:3033:3033) (3033:3033:3033))
        (PORT d[6] (3033:3033:3033) (3033:3033:3033))
        (PORT d[7] (3033:3033:3033) (3033:3033:3033))
        (PORT d[8] (3033:3033:3033) (3033:3033:3033))
        (PORT d[9] (3033:3033:3033) (3033:3033:3033))
        (PORT d[10] (3033:3033:3033) (3033:3033:3033))
        (PORT d[11] (3033:3033:3033) (3033:3033:3033))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (PORT ena (2732:2732:2732) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4535:4535:4535))
        (PORT d[1] (3702:3702:3702) (3702:3702:3702))
        (PORT d[2] (3477:3477:3477) (3477:3477:3477))
        (PORT d[3] (3471:3471:3471) (3471:3471:3471))
        (PORT d[4] (3431:3431:3431) (3431:3431:3431))
        (PORT d[5] (4164:4164:4164) (4164:4164:4164))
        (PORT d[6] (3146:3146:3146) (3146:3146:3146))
        (PORT d[7] (3164:3164:3164) (3164:3164:3164))
        (PORT d[8] (3414:3414:3414) (3414:3414:3414))
        (PORT d[9] (3175:3175:3175) (3175:3175:3175))
        (PORT d[10] (3175:3175:3175) (3175:3175:3175))
        (PORT d[11] (3952:3952:3952) (3952:3952:3952))
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT ena (2733:2733:2733) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT ena (2733:2733:2733) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT d[0] (2733:2733:2733) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1568:1568:1568))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2704:2704:2704))
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2739:2739:2739))
        (PORT d[1] (2739:2739:2739) (2739:2739:2739))
        (PORT d[2] (2739:2739:2739) (2739:2739:2739))
        (PORT d[3] (2679:2679:2679) (2679:2679:2679))
        (PORT d[4] (2739:2739:2739) (2739:2739:2739))
        (PORT d[5] (3014:3014:3014) (3014:3014:3014))
        (PORT d[6] (3014:3014:3014) (3014:3014:3014))
        (PORT d[7] (3014:3014:3014) (3014:3014:3014))
        (PORT d[8] (3014:3014:3014) (3014:3014:3014))
        (PORT d[9] (3014:3014:3014) (3014:3014:3014))
        (PORT d[10] (3014:3014:3014) (3014:3014:3014))
        (PORT d[11] (3014:3014:3014) (3014:3014:3014))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (1727:1727:1727) (1727:1727:1727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2555:2555:2555))
        (PORT d[1] (2630:2630:2630) (2630:2630:2630))
        (PORT d[2] (2091:2091:2091) (2091:2091:2091))
        (PORT d[3] (1612:1612:1612) (1612:1612:1612))
        (PORT d[4] (1828:1828:1828) (1828:1828:1828))
        (PORT d[5] (1675:1675:1675) (1675:1675:1675))
        (PORT d[6] (1268:1268:1268) (1268:1268:1268))
        (PORT d[7] (1261:1261:1261) (1261:1261:1261))
        (PORT d[8] (1282:1282:1282) (1282:1282:1282))
        (PORT d[9] (1535:1535:1535) (1535:1535:1535))
        (PORT d[10] (1824:1824:1824) (1824:1824:1824))
        (PORT d[11] (3655:3655:3655) (3655:3655:3655))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2812:2812:2812))
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2847:2847:2847))
        (PORT d[1] (2847:2847:2847) (2847:2847:2847))
        (PORT d[2] (2847:2847:2847) (2847:2847:2847))
        (PORT d[3] (2802:2802:2802) (2802:2802:2802))
        (PORT d[4] (2847:2847:2847) (2847:2847:2847))
        (PORT d[5] (3210:3210:3210) (3210:3210:3210))
        (PORT d[6] (3210:3210:3210) (3210:3210:3210))
        (PORT d[7] (3210:3210:3210) (3210:3210:3210))
        (PORT d[8] (3210:3210:3210) (3210:3210:3210))
        (PORT d[9] (3210:3210:3210) (3210:3210:3210))
        (PORT d[10] (3210:3210:3210) (3210:3210:3210))
        (PORT d[11] (3210:3210:3210) (3210:3210:3210))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1591:1591:1591) (1591:1591:1591))
        (PORT ena (3482:3482:3482) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2542:2542:2542))
        (PORT d[1] (3667:3667:3667) (3667:3667:3667))
        (PORT d[2] (3021:3021:3021) (3021:3021:3021))
        (PORT d[3] (2878:2878:2878) (2878:2878:2878))
        (PORT d[4] (2925:2925:2925) (2925:2925:2925))
        (PORT d[5] (3371:3371:3371) (3371:3371:3371))
        (PORT d[6] (3295:3295:3295) (3295:3295:3295))
        (PORT d[7] (2715:2715:2715) (2715:2715:2715))
        (PORT d[8] (3292:3292:3292) (3292:3292:3292))
        (PORT d[9] (3297:3297:3297) (3297:3297:3297))
        (PORT d[10] (3593:3593:3593) (3593:3593:3593))
        (PORT d[11] (3371:3371:3371) (3371:3371:3371))
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT ena (3483:3483:3483) (3483:3483:3483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT ena (3483:3483:3483) (3483:3483:3483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1592:1592:1592))
        (PORT d[0] (3483:3483:3483) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1566:1566:1566))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1494:1494:1494))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1529:1529:1529))
        (PORT d[1] (1529:1529:1529) (1529:1529:1529))
        (PORT d[2] (1529:1529:1529) (1529:1529:1529))
        (PORT d[3] (1484:1484:1484) (1484:1484:1484))
        (PORT d[4] (1529:1529:1529) (1529:1529:1529))
        (PORT d[5] (1586:1586:1586) (1586:1586:1586))
        (PORT d[6] (1586:1586:1586) (1586:1586:1586))
        (PORT d[7] (1586:1586:1586) (1586:1586:1586))
        (PORT d[8] (1586:1586:1586) (1586:1586:1586))
        (PORT d[9] (1586:1586:1586) (1586:1586:1586))
        (PORT d[10] (1586:1586:1586) (1586:1586:1586))
        (PORT d[11] (1586:1586:1586) (1586:1586:1586))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1600:1600:1600) (1600:1600:1600))
        (PORT ena (2750:2750:2750) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3037:3037:3037))
        (PORT d[1] (3063:3063:3063) (3063:3063:3063))
        (PORT d[2] (2586:2586:2586) (2586:2586:2586))
        (PORT d[3] (2783:2783:2783) (2783:2783:2783))
        (PORT d[4] (4078:4078:4078) (4078:4078:4078))
        (PORT d[5] (4151:4151:4151) (4151:4151:4151))
        (PORT d[6] (2983:2983:2983) (2983:2983:2983))
        (PORT d[7] (2319:2319:2319) (2319:2319:2319))
        (PORT d[8] (4071:4071:4071) (4071:4071:4071))
        (PORT d[9] (5150:5150:5150) (5150:5150:5150))
        (PORT d[10] (4301:4301:4301) (4301:4301:4301))
        (PORT d[11] (2576:2576:2576) (2576:2576:2576))
        (PORT clk (1601:1601:1601) (1601:1601:1601))
        (PORT ena (2751:2751:2751) (2751:2751:2751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1601:1601:1601) (1601:1601:1601))
        (PORT ena (2751:2751:2751) (2751:2751:2751))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1601:1601:1601))
        (PORT d[0] (2751:2751:2751) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1575:1575:1575))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3155:3155:3155))
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3168:3168:3168))
        (PORT d[1] (3168:3168:3168) (3168:3168:3168))
        (PORT d[2] (3190:3190:3190) (3190:3190:3190))
        (PORT d[3] (2931:2931:2931) (2931:2931:2931))
        (PORT d[4] (3190:3190:3190) (3190:3190:3190))
        (PORT d[5] (2997:2997:2997) (2997:2997:2997))
        (PORT d[6] (2997:2997:2997) (2997:2997:2997))
        (PORT d[7] (2997:2997:2997) (2997:2997:2997))
        (PORT d[8] (2997:2997:2997) (2997:2997:2997))
        (PORT d[9] (2997:2997:2997) (2997:2997:2997))
        (PORT d[10] (2997:2997:2997) (2997:2997:2997))
        (PORT d[11] (2997:2997:2997) (2997:2997:2997))
        (PORT clk (1630:1630:1630) (1630:1630:1630))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1630:1630:1630) (1630:1630:1630))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1630:1630:1630) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (1679:1679:1679) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2903:2903:2903))
        (PORT d[1] (3028:3028:3028) (3028:3028:3028))
        (PORT d[2] (2151:2151:2151) (2151:2151:2151))
        (PORT d[3] (2754:2754:2754) (2754:2754:2754))
        (PORT d[4] (2026:2026:2026) (2026:2026:2026))
        (PORT d[5] (1556:1556:1556) (1556:1556:1556))
        (PORT d[6] (1279:1279:1279) (1279:1279:1279))
        (PORT d[7] (1228:1228:1228) (1228:1228:1228))
        (PORT d[8] (1545:1545:1545) (1545:1545:1545))
        (PORT d[9] (1476:1476:1476) (1476:1476:1476))
        (PORT d[10] (1823:1823:1823) (1823:1823:1823))
        (PORT d[11] (2906:2906:2906) (2906:2906:2906))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT d[0] (1680:1680:1680) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3744:3744:3744))
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3779:3779:3779))
        (PORT d[1] (3779:3779:3779) (3779:3779:3779))
        (PORT d[2] (3779:3779:3779) (3779:3779:3779))
        (PORT d[3] (3727:3727:3727) (3727:3727:3727))
        (PORT d[4] (3779:3779:3779) (3779:3779:3779))
        (PORT d[5] (3566:3566:3566) (3566:3566:3566))
        (PORT d[6] (3566:3566:3566) (3566:3566:3566))
        (PORT d[7] (3566:3566:3566) (3566:3566:3566))
        (PORT d[8] (3566:3566:3566) (3566:3566:3566))
        (PORT d[9] (3566:3566:3566) (3566:3566:3566))
        (PORT d[10] (3566:3566:3566) (3566:3566:3566))
        (PORT d[11] (3566:3566:3566) (3566:3566:3566))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2349:2349:2349) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2849:2849:2849))
        (PORT d[1] (2965:2965:2965) (2965:2965:2965))
        (PORT d[2] (2438:2438:2438) (2438:2438:2438))
        (PORT d[3] (2750:2750:2750) (2750:2750:2750))
        (PORT d[4] (2448:2448:2448) (2448:2448:2448))
        (PORT d[5] (2252:2252:2252) (2252:2252:2252))
        (PORT d[6] (2236:2236:2236) (2236:2236:2236))
        (PORT d[7] (2193:2193:2193) (2193:2193:2193))
        (PORT d[8] (2227:2227:2227) (2227:2227:2227))
        (PORT d[9] (2184:2184:2184) (2184:2184:2184))
        (PORT d[10] (2178:2178:2178) (2178:2178:2178))
        (PORT d[11] (3585:3585:3585) (3585:3585:3585))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (2350:2350:2350) (2350:2350:2350))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (2350:2350:2350) (2350:2350:2350))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT d[0] (2350:2350:2350) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2155:2155:2155))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2175:2175:2175))
        (PORT d[1] (2175:2175:2175) (2175:2175:2175))
        (PORT d[2] (2190:2190:2190) (2190:2190:2190))
        (PORT d[3] (2167:2167:2167) (2167:2167:2167))
        (PORT d[4] (2190:2190:2190) (2190:2190:2190))
        (PORT d[5] (2898:2898:2898) (2898:2898:2898))
        (PORT d[6] (2898:2898:2898) (2898:2898:2898))
        (PORT d[7] (2898:2898:2898) (2898:2898:2898))
        (PORT d[8] (2898:2898:2898) (2898:2898:2898))
        (PORT d[9] (2898:2898:2898) (2898:2898:2898))
        (PORT d[10] (2898:2898:2898) (2898:2898:2898))
        (PORT d[11] (2898:2898:2898) (2898:2898:2898))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (2263:2263:2263) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2541:2541:2541))
        (PORT d[1] (3017:3017:3017) (3017:3017:3017))
        (PORT d[2] (3155:3155:3155) (3155:3155:3155))
        (PORT d[3] (2260:2260:2260) (2260:2260:2260))
        (PORT d[4] (3274:3274:3274) (3274:3274:3274))
        (PORT d[5] (4231:4231:4231) (4231:4231:4231))
        (PORT d[6] (2702:2702:2702) (2702:2702:2702))
        (PORT d[7] (2045:2045:2045) (2045:2045:2045))
        (PORT d[8] (3398:3398:3398) (3398:3398:3398))
        (PORT d[9] (4452:4452:4452) (4452:4452:4452))
        (PORT d[10] (4258:4258:4258) (4258:4258:4258))
        (PORT d[11] (3768:3768:3768) (3768:3768:3768))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2264:2264:2264) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2264:2264:2264) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT d[0] (2264:2264:2264) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2073:2073:2073))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2092:2092:2092))
        (PORT d[1] (2092:2092:2092) (2092:2092:2092))
        (PORT d[2] (2108:2108:2108) (2108:2108:2108))
        (PORT d[3] (1821:1821:1821) (1821:1821:1821))
        (PORT d[4] (2108:2108:2108) (2108:2108:2108))
        (PORT d[5] (1944:1944:1944) (1944:1944:1944))
        (PORT d[6] (1944:1944:1944) (1944:1944:1944))
        (PORT d[7] (1944:1944:1944) (1944:1944:1944))
        (PORT d[8] (1944:1944:1944) (1944:1944:1944))
        (PORT d[9] (1944:1944:1944) (1944:1944:1944))
        (PORT d[10] (1944:1944:1944) (1944:1944:1944))
        (PORT d[11] (1944:1944:1944) (1944:1944:1944))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (2859:2859:2859) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3010:3010:3010))
        (PORT d[1] (2759:2759:2759) (2759:2759:2759))
        (PORT d[2] (2285:2285:2285) (2285:2285:2285))
        (PORT d[3] (2514:2514:2514) (2514:2514:2514))
        (PORT d[4] (3150:3150:3150) (3150:3150:3150))
        (PORT d[5] (4190:4190:4190) (4190:4190:4190))
        (PORT d[6] (2703:2703:2703) (2703:2703:2703))
        (PORT d[7] (2035:2035:2035) (2035:2035:2035))
        (PORT d[8] (4043:4043:4043) (4043:4043:4043))
        (PORT d[9] (5112:5112:5112) (5112:5112:5112))
        (PORT d[10] (4826:4826:4826) (4826:4826:4826))
        (PORT d[11] (2605:2605:2605) (2605:2605:2605))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (2860:2860:2860) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (2860:2860:2860) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT d[0] (2860:2860:2860) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3144:3144:3144))
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3179:3179:3179))
        (PORT d[1] (3179:3179:3179) (3179:3179:3179))
        (PORT d[2] (3179:3179:3179) (3179:3179:3179))
        (PORT d[3] (3137:3137:3137) (3137:3137:3137))
        (PORT d[4] (3179:3179:3179) (3179:3179:3179))
        (PORT d[5] (2967:2967:2967) (2967:2967:2967))
        (PORT d[6] (2967:2967:2967) (2967:2967:2967))
        (PORT d[7] (2967:2967:2967) (2967:2967:2967))
        (PORT d[8] (2967:2967:2967) (2967:2967:2967))
        (PORT d[9] (2967:2967:2967) (2967:2967:2967))
        (PORT d[10] (2967:2967:2967) (2967:2967:2967))
        (PORT d[11] (2967:2967:2967) (2967:2967:2967))
        (PORT clk (1642:1642:1642) (1642:1642:1642))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1642:1642:1642) (1642:1642:1642))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT ena (2504:2504:2504) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (3868:3868:3868))
        (PORT d[1] (3371:3371:3371) (3371:3371:3371))
        (PORT d[2] (3155:3155:3155) (3155:3155:3155))
        (PORT d[3] (3151:3151:3151) (3151:3151:3151))
        (PORT d[4] (3112:3112:3112) (3112:3112:3112))
        (PORT d[5] (3848:3848:3848) (3848:3848:3848))
        (PORT d[6] (2826:2826:2826) (2826:2826:2826))
        (PORT d[7] (2840:2840:2840) (2840:2840:2840))
        (PORT d[8] (3744:3744:3744) (3744:3744:3744))
        (PORT d[9] (3527:3527:3527) (3527:3527:3527))
        (PORT d[10] (3509:3509:3509) (3509:3509:3509))
        (PORT d[11] (3922:3922:3922) (3922:3922:3922))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (2505:2505:2505) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (2505:2505:2505) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT d[0] (2505:2505:2505) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3050:3050:3050))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3085:3085:3085))
        (PORT d[1] (3085:3085:3085) (3085:3085:3085))
        (PORT d[2] (3085:3085:3085) (3085:3085:3085))
        (PORT d[3] (3024:3024:3024) (3024:3024:3024))
        (PORT d[4] (3085:3085:3085) (3085:3085:3085))
        (PORT d[5] (3357:3357:3357) (3357:3357:3357))
        (PORT d[6] (3357:3357:3357) (3357:3357:3357))
        (PORT d[7] (3357:3357:3357) (3357:3357:3357))
        (PORT d[8] (3357:3357:3357) (3357:3357:3357))
        (PORT d[9] (3357:3357:3357) (3357:3357:3357))
        (PORT d[10] (3357:3357:3357) (3357:3357:3357))
        (PORT d[11] (3357:3357:3357) (3357:3357:3357))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (1712:1712:1712) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3230:3230:3230))
        (PORT d[1] (3350:3350:3350) (3350:3350:3350))
        (PORT d[2] (2475:2475:2475) (2475:2475:2475))
        (PORT d[3] (2470:2470:2470) (2470:2470:2470))
        (PORT d[4] (1833:1833:1833) (1833:1833:1833))
        (PORT d[5] (1586:1586:1586) (1586:1586:1586))
        (PORT d[6] (1261:1261:1261) (1261:1261:1261))
        (PORT d[7] (1249:1249:1249) (1249:1249:1249))
        (PORT d[8] (1255:1255:1255) (1255:1255:1255))
        (PORT d[9] (1506:1506:1506) (1506:1506:1506))
        (PORT d[10] (4441:4441:4441) (4441:4441:4441))
        (PORT d[11] (2889:2889:2889) (2889:2889:2889))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (1713:1713:1713) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (1713:1713:1713) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT d[0] (1713:1713:1713) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1601:1601:1601))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3753:3753:3753))
        (PORT clk (1640:1640:1640) (1640:1640:1640))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3788:3788:3788))
        (PORT d[1] (3788:3788:3788) (3788:3788:3788))
        (PORT d[2] (3788:3788:3788) (3788:3788:3788))
        (PORT d[3] (3736:3736:3736) (3736:3736:3736))
        (PORT d[4] (3788:3788:3788) (3788:3788:3788))
        (PORT d[5] (3578:3578:3578) (3578:3578:3578))
        (PORT d[6] (3578:3578:3578) (3578:3578:3578))
        (PORT d[7] (3578:3578:3578) (3578:3578:3578))
        (PORT d[8] (3578:3578:3578) (3578:3578:3578))
        (PORT d[9] (3578:3578:3578) (3578:3578:3578))
        (PORT d[10] (3578:3578:3578) (3578:3578:3578))
        (PORT d[11] (3578:3578:3578) (3578:3578:3578))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1656:1656:1656) (1656:1656:1656))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (PORT ena (3016:3016:3016) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4527:4527:4527) (4527:4527:4527))
        (PORT d[1] (3403:3403:3403) (3403:3403:3403))
        (PORT d[2] (3192:3192:3192) (3192:3192:3192))
        (PORT d[3] (3188:3188:3188) (3188:3188:3188))
        (PORT d[4] (3158:3158:3158) (3158:3158:3158))
        (PORT d[5] (4165:4165:4165) (4165:4165:4165))
        (PORT d[6] (2854:2854:2854) (2854:2854:2854))
        (PORT d[7] (2877:2877:2877) (2877:2877:2877))
        (PORT d[8] (3395:3395:3395) (3395:3395:3395))
        (PORT d[9] (3186:3186:3186) (3186:3186:3186))
        (PORT d[10] (3242:3242:3242) (3242:3242:3242))
        (PORT d[11] (3601:3601:3601) (3601:3601:3601))
        (PORT clk (1603:1603:1603) (1603:1603:1603))
        (PORT ena (3017:3017:3017) (3017:3017:3017))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1603:1603:1603) (1603:1603:1603))
        (PORT ena (3017:3017:3017) (3017:3017:3017))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1603:1603:1603))
        (PORT d[0] (3017:3017:3017) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1577:1577:1577))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (2971:2971:2971))
        (PORT clk (1616:1616:1616) (1616:1616:1616))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (3006:3006:3006))
        (PORT d[1] (3006:3006:3006) (3006:3006:3006))
        (PORT d[2] (3006:3006:3006) (3006:3006:3006))
        (PORT d[3] (2702:2702:2702) (2702:2702:2702))
        (PORT d[4] (3006:3006:3006) (3006:3006:3006))
        (PORT d[5] (3031:3031:3031) (3031:3031:3031))
        (PORT d[6] (3031:3031:3031) (3031:3031:3031))
        (PORT d[7] (3031:3031:3031) (3031:3031:3031))
        (PORT d[8] (3031:3031:3031) (3031:3031:3031))
        (PORT d[9] (3031:3031:3031) (3031:3031:3031))
        (PORT d[10] (3031:3031:3031) (3031:3031:3031))
        (PORT d[11] (3031:3031:3031) (3031:3031:3031))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1627:1627:1627) (1627:1627:1627))
        (PORT ena (2321:2321:2321) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4291:4291:4291))
        (PORT d[1] (3751:3751:3751) (3751:3751:3751))
        (PORT d[2] (3764:3764:3764) (3764:3764:3764))
        (PORT d[3] (3531:3531:3531) (3531:3531:3531))
        (PORT d[4] (3771:3771:3771) (3771:3771:3771))
        (PORT d[5] (3670:3670:3670) (3670:3670:3670))
        (PORT d[6] (3469:3469:3469) (3469:3469:3469))
        (PORT d[7] (3257:3257:3257) (3257:3257:3257))
        (PORT d[8] (3589:3589:3589) (3589:3589:3589))
        (PORT d[9] (4238:4238:4238) (4238:4238:4238))
        (PORT d[10] (3634:3634:3634) (3634:3634:3634))
        (PORT d[11] (3272:3272:3272) (3272:3272:3272))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT d[0] (2322:2322:2322) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1602:1602:1602))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3149:3149:3149))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3184:3184:3184))
        (PORT d[1] (3184:3184:3184) (3184:3184:3184))
        (PORT d[2] (3184:3184:3184) (3184:3184:3184))
        (PORT d[3] (3124:3124:3124) (3124:3124:3124))
        (PORT d[4] (3184:3184:3184) (3184:3184:3184))
        (PORT d[5] (4037:4037:4037) (4037:4037:4037))
        (PORT d[6] (4037:4037:4037) (4037:4037:4037))
        (PORT d[7] (4037:4037:4037) (4037:4037:4037))
        (PORT d[8] (4037:4037:4037) (4037:4037:4037))
        (PORT d[9] (4037:4037:4037) (4037:4037:4037))
        (PORT d[10] (4037:4037:4037) (4037:4037:4037))
        (PORT d[11] (4037:4037:4037) (4037:4037:4037))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1657:1657:1657) (1657:1657:1657))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (335:335:335) (335:335:335))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (518:518:518) (518:518:518))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (824:824:824))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (731:731:731))
        (PORT datab (325:325:325) (325:325:325))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (902:902:902) (902:902:902))
        (PORT datac (2361:2361:2361) (2361:2361:2361))
        (PORT datad (2406:2406:2406) (2406:2406:2406))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2499:2499:2499))
        (PORT datab (891:891:891) (891:891:891))
        (PORT datac (402:402:402) (402:402:402))
        (PORT datad (1277:1277:1277) (1277:1277:1277))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (549:549:549) (549:549:549))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2994:2994:2994) (2994:2994:2994))
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (PORT datac (410:410:410) (410:410:410))
        (PORT datad (899:899:899) (899:899:899))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (PORT datab (1251:1251:1251) (1251:1251:1251))
        (PORT datac (2657:2657:2657) (2657:2657:2657))
        (PORT datad (851:851:851) (851:851:851))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (417:417:417))
        (PORT datab (244:244:244) (244:244:244))
        (PORT datac (1661:1661:1661) (1661:1661:1661))
        (PORT datad (1077:1077:1077) (1077:1077:1077))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (2026:2026:2026))
        (PORT datab (1658:1658:1658) (1658:1658:1658))
        (PORT datac (410:410:410) (410:410:410))
        (PORT datad (858:858:858) (858:858:858))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (421:421:421))
        (PORT datab (1235:1235:1235) (1235:1235:1235))
        (PORT datac (2124:2124:2124) (2124:2124:2124))
        (PORT datad (858:858:858) (858:858:858))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (2201:2201:2201) (2201:2201:2201))
        (PORT datac (2625:2625:2625) (2625:2625:2625))
        (PORT datad (848:848:848) (848:848:848))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (704:704:704))
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (718:718:718) (718:718:718))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (419:419:419))
        (PORT datab (900:900:900) (900:900:900))
        (PORT datac (1439:1439:1439) (1439:1439:1439))
        (PORT datad (1370:1370:1370) (1370:1370:1370))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3074:3074:3074) (3074:3074:3074))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (399:399:399) (399:399:399))
        (PORT datad (1348:1348:1348) (1348:1348:1348))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (680:680:680) (680:680:680))
        (PORT datac (413:413:413) (413:413:413))
        (PORT datad (900:900:900) (900:900:900))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (966:966:966))
        (PORT datab (2310:2310:2310) (2310:2310:2310))
        (PORT datac (399:399:399) (399:399:399))
        (PORT datad (846:846:846) (846:846:846))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (413:413:413))
        (PORT datab (3313:3313:3313) (3313:3313:3313))
        (PORT datac (2694:2694:2694) (2694:2694:2694))
        (PORT datad (852:852:852) (852:852:852))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (717:717:717))
        (PORT datab (723:723:723) (723:723:723))
        (PORT datac (552:552:552) (552:552:552))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (422:422:422))
        (PORT datab (1450:1450:1450) (1450:1450:1450))
        (PORT datac (1647:1647:1647) (1647:1647:1647))
        (PORT datad (900:900:900) (900:900:900))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1035w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1259:1259:1259))
        (PORT datab (595:595:595) (595:595:595))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (777:777:777) (777:777:777))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1015w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (773:773:773) (773:773:773))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode955w\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (264:264:264) (264:264:264))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1025w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (601:601:601) (601:601:601))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1005w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (488:488:488) (488:488:488))
        (PORT datad (598:598:598) (598:598:598))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode985w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1264:1264:1264))
        (PORT datab (598:598:598) (598:598:598))
        (PORT datac (705:705:705) (705:705:705))
        (PORT datad (774:774:774) (774:774:774))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode923w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (936:936:936) (936:936:936))
        (PORT datac (700:700:700) (700:700:700))
        (PORT datad (696:696:696) (696:696:696))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode913w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (261:261:261) (261:261:261))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1055w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1262:1262:1262))
        (PORT datab (594:594:594) (594:594:594))
        (PORT datac (703:703:703) (703:703:703))
        (PORT datad (774:774:774) (774:774:774))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode893w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1258:1258:1258))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (703:703:703) (703:703:703))
        (PORT datad (776:776:776) (776:776:776))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (773:773:773))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (1006:1006:1006) (1006:1006:1006))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\csi_clockreset_clk\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_pll")
    (INSTANCE \\VGA\|mypll\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2013:2013:2013) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\VGA\|mypll\|altpll_component\|_clk0\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1091:1091:1091) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\VGA\|mypll\|altpll_component\|_clk0\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (254:254:254) (254:254:254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\csi_clockreset_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (118:118:118) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\csi_clockreset_clk\[0\]\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (254:254:254) (254:254:254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (322:322:322))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\csi_clockreset_reset\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (999:999:999) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\csi_clockreset_reset\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (118:118:118) (118:118:118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\csi_clockreset_reset\[0\]\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (254:254:254) (254:254:254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (783:783:783))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (813:813:813) (813:813:813))
        (PORT datad (511:511:511) (511:511:511))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|yCounter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (256:256:256) (256:256:256))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (333:333:333) (333:333:333))
        (PORT datac (520:520:520) (520:520:520))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|always1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (571:571:571) (571:571:571))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|always1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (727:727:727))
        (PORT datab (465:465:465) (465:465:465))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|yCounter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (256:256:256))
        (PORT datad (258:258:258) (258:258:258))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (321:321:321))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|yCounter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (321:321:321))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (336:336:336) (336:336:336))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (565:565:565) (565:565:565))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (568:568:568) (568:568:568))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (564:564:564))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|yCounter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|yCounter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (765:765:765))
        (PORT datab (769:769:769) (769:769:769))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (766:766:766))
        (PORT datab (522:522:522) (522:522:522))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (774:774:774))
        (PORT datab (465:465:465) (465:465:465))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[9\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[10\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (479:479:479))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (467:467:467))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[13\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (466:466:466) (466:466:466))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[14\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (458:458:458))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1035w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (285:285:285))
        (PORT datad (264:264:264) (264:264:264))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[15\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode903w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1268:1268:1268))
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (780:780:780) (780:780:780))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (322:322:322))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (307:307:307))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (307:307:307))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (504:504:504))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (340:340:340))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (498:498:498))
        (PORT datab (539:539:539) (539:539:539))
        (PORT datac (332:332:332) (332:332:332))
        (PORT datad (512:512:512) (512:512:512))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (263:263:263))
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (747:747:747) (747:747:747))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|xCounter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (442:442:442))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (2265:2265:2265) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (3992:3992:3992))
        (PORT d[1] (4064:4064:4064) (4064:4064:4064))
        (PORT d[2] (3462:3462:3462) (3462:3462:3462))
        (PORT d[3] (3694:3694:3694) (3694:3694:3694))
        (PORT d[4] (3778:3778:3778) (3778:3778:3778))
        (PORT d[5] (4667:4667:4667) (4667:4667:4667))
        (PORT d[6] (3719:3719:3719) (3719:3719:3719))
        (PORT d[7] (3572:3572:3572) (3572:3572:3572))
        (PORT d[8] (3723:3723:3723) (3723:3723:3723))
        (PORT d[9] (4579:4579:4579) (4579:4579:4579))
        (PORT d[10] (3679:3679:3679) (3679:3679:3679))
        (PORT d[11] (2914:2914:2914) (2914:2914:2914))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT d[0] (2266:2266:2266) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1593:1593:1593))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3224:3224:3224))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3259:3259:3259))
        (PORT d[1] (3259:3259:3259) (3259:3259:3259))
        (PORT d[2] (3259:3259:3259) (3259:3259:3259))
        (PORT d[3] (3203:3203:3203) (3203:3203:3203))
        (PORT d[4] (3259:3259:3259) (3259:3259:3259))
        (PORT d[5] (3930:3930:3930) (3930:3930:3930))
        (PORT d[6] (3930:3930:3930) (3930:3930:3930))
        (PORT d[7] (3930:3930:3930) (3930:3930:3930))
        (PORT d[8] (3930:3930:3930) (3930:3930:3930))
        (PORT d[9] (3930:3930:3930) (3930:3930:3930))
        (PORT d[10] (3930:3930:3930) (3930:3930:3930))
        (PORT d[11] (3930:3930:3930) (3930:3930:3930))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1576:1576:1576))
        (PORT sdata (1639:1639:1639) (1639:1639:1639))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|controller_translator\|mem_address\[16\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode883w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (692:692:692))
        (PORT datab (935:935:935) (935:935:935))
        (PORT datac (699:699:699) (699:699:699))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1594:1594:1594) (1594:1594:1594))
        (PORT ena (3120:3120:3120) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3676:3676:3676))
        (PORT d[1] (4092:4092:4092) (4092:4092:4092))
        (PORT d[2] (3113:3113:3113) (3113:3113:3113))
        (PORT d[3] (3135:3135:3135) (3135:3135:3135))
        (PORT d[4] (3081:3081:3081) (3081:3081:3081))
        (PORT d[5] (4333:4333:4333) (4333:4333:4333))
        (PORT d[6] (3768:3768:3768) (3768:3768:3768))
        (PORT d[7] (3583:3583:3583) (3583:3583:3583))
        (PORT d[8] (3978:3978:3978) (3978:3978:3978))
        (PORT d[9] (4590:4590:4590) (4590:4590:4590))
        (PORT d[10] (3751:3751:3751) (3751:3751:3751))
        (PORT d[11] (2582:2582:2582) (2582:2582:2582))
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT ena (3121:3121:3121) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT ena (3121:3121:3121) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT d[0] (3121:3121:3121) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1569:1569:1569))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3271:3271:3271))
        (PORT clk (1608:1608:1608) (1608:1608:1608))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3306:3306:3306))
        (PORT d[1] (3306:3306:3306) (3306:3306:3306))
        (PORT d[2] (3306:3306:3306) (3306:3306:3306))
        (PORT d[3] (3506:3506:3506) (3506:3506:3506))
        (PORT d[4] (3306:3306:3306) (3306:3306:3306))
        (PORT d[5] (3602:3602:3602) (3602:3602:3602))
        (PORT d[6] (3602:3602:3602) (3602:3602:3602))
        (PORT d[7] (3602:3602:3602) (3602:3602:3602))
        (PORT d[8] (3602:3602:3602) (3602:3602:3602))
        (PORT d[9] (3602:3602:3602) (3602:3602:3602))
        (PORT d[10] (3602:3602:3602) (3602:3602:3602))
        (PORT d[11] (3602:3602:3602) (3602:3602:3602))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (263:263:263))
        (PORT datab (2001:2001:2001) (2001:2001:2001))
        (PORT datac (410:410:410) (410:410:410))
        (PORT datad (2011:2011:2011) (2011:2011:2011))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (PORT sdata (1422:1422:1422) (1422:1422:1422))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (PORT sdata (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode995w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1272:1272:1272))
        (PORT datab (615:615:615) (615:615:615))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (783:783:783) (783:783:783))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2343:2343:2343) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2553:2553:2553))
        (PORT d[1] (2669:2669:2669) (2669:2669:2669))
        (PORT d[2] (2441:2441:2441) (2441:2441:2441))
        (PORT d[3] (2441:2441:2441) (2441:2441:2441))
        (PORT d[4] (2390:2390:2390) (2390:2390:2390))
        (PORT d[5] (2244:2244:2244) (2244:2244:2244))
        (PORT d[6] (1888:1888:1888) (1888:1888:1888))
        (PORT d[7] (1909:1909:1909) (1909:1909:1909))
        (PORT d[8] (2212:2212:2212) (2212:2212:2212))
        (PORT d[9] (2429:2429:2429) (2429:2429:2429))
        (PORT d[10] (2456:2456:2456) (2456:2456:2456))
        (PORT d[11] (3612:3612:3612) (3612:3612:3612))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (2344:2344:2344) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (2344:2344:2344) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT d[0] (2344:2344:2344) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2494:2494:2494))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2514:2514:2514))
        (PORT d[1] (2514:2514:2514) (2514:2514:2514))
        (PORT d[2] (2529:2529:2529) (2529:2529:2529))
        (PORT d[3] (2495:2495:2495) (2495:2495:2495))
        (PORT d[4] (2529:2529:2529) (2529:2529:2529))
        (PORT d[5] (2583:2583:2583) (2583:2583:2583))
        (PORT d[6] (2583:2583:2583) (2583:2583:2583))
        (PORT d[7] (2583:2583:2583) (2583:2583:2583))
        (PORT d[8] (2583:2583:2583) (2583:2583:2583))
        (PORT d[9] (2583:2583:2583) (2583:2583:2583))
        (PORT d[10] (2583:2583:2583) (2583:2583:2583))
        (PORT d[11] (2583:2583:2583) (2583:2583:2583))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1618:1618:1618))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datac (406:406:406) (406:406:406))
        (PORT datad (1329:1329:1329) (1329:1329:1329))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (400:400:400) (400:400:400))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (PORT sdata (1368:1368:1368) (1368:1368:1368))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|address_reg_a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|out_address_reg_a\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (PORT sdata (1393:1393:1393) (1393:1393:1393))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (244:244:244) (244:244:244))
        (PORT datac (338:338:338) (338:338:338))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (553:553:553))
        (PORT datac (337:337:337) (337:337:337))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (333:333:333))
        (PORT datad (331:331:331) (331:331:331))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1066w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (692:692:692))
        (PORT datab (935:935:935) (935:935:935))
        (PORT datac (699:699:699) (699:699:699))
        (PORT datad (694:694:694) (694:694:694))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (1996:1996:1996) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2571:2571:2571))
        (PORT d[1] (2664:2664:2664) (2664:2664:2664))
        (PORT d[2] (1813:1813:1813) (1813:1813:1813))
        (PORT d[3] (1598:1598:1598) (1598:1598:1598))
        (PORT d[4] (2074:2074:2074) (2074:2074:2074))
        (PORT d[5] (1613:1613:1613) (1613:1613:1613))
        (PORT d[6] (1251:1251:1251) (1251:1251:1251))
        (PORT d[7] (1255:1255:1255) (1255:1255:1255))
        (PORT d[8] (1549:1549:1549) (1549:1549:1549))
        (PORT d[9] (1471:1471:1471) (1471:1471:1471))
        (PORT d[10] (1823:1823:1823) (1823:1823:1823))
        (PORT d[11] (3605:3605:3605) (3605:3605:3605))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT d[0] (1997:1997:1997) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3411:3411:3411))
        (PORT clk (1648:1648:1648) (1648:1648:1648))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3446:3446:3446))
        (PORT d[1] (3446:3446:3446) (3446:3446:3446))
        (PORT d[2] (3446:3446:3446) (3446:3446:3446))
        (PORT d[3] (3385:3385:3385) (3385:3385:3385))
        (PORT d[4] (3446:3446:3446) (3446:3446:3446))
        (PORT d[5] (3213:3213:3213) (3213:3213:3213))
        (PORT d[6] (3213:3213:3213) (3213:3213:3213))
        (PORT d[7] (3213:3213:3213) (3213:3213:3213))
        (PORT d[8] (3213:3213:3213) (3213:3213:3213))
        (PORT d[9] (3213:3213:3213) (3213:3213:3213))
        (PORT d[10] (3213:3213:3213) (3213:3213:3213))
        (PORT d[11] (3213:3213:3213) (3213:3213:3213))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1664:1664:1664) (1664:1664:1664))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1873:1873:1873))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode964w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datac (281:281:281) (281:281:281))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1076w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1262:1262:1262))
        (PORT datab (594:594:594) (594:594:594))
        (PORT datac (702:702:702) (702:702:702))
        (PORT datad (775:775:775) (775:775:775))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1621:1621:1621) (1621:1621:1621))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2563:2563:2563))
        (PORT d[1] (2992:2992:2992) (2992:2992:2992))
        (PORT d[2] (2813:2813:2813) (2813:2813:2813))
        (PORT d[3] (2242:2242:2242) (2242:2242:2242))
        (PORT d[4] (3290:3290:3290) (3290:3290:3290))
        (PORT d[5] (4216:4216:4216) (4216:4216:4216))
        (PORT d[6] (2638:2638:2638) (2638:2638:2638))
        (PORT d[7] (2022:2022:2022) (2022:2022:2022))
        (PORT d[8] (3710:3710:3710) (3710:3710:3710))
        (PORT d[9] (4480:4480:4480) (4480:4480:4480))
        (PORT d[10] (4224:4224:4224) (4224:4224:4224))
        (PORT d[11] (3718:3718:3718) (3718:3718:3718))
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT d[0] (2210:2210:2210) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2514:2514:2514))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2549:2549:2549))
        (PORT d[1] (2549:2549:2549) (2549:2549:2549))
        (PORT d[2] (2549:2549:2549) (2549:2549:2549))
        (PORT d[3] (2496:2496:2496) (2496:2496:2496))
        (PORT d[4] (2549:2549:2549) (2549:2549:2549))
        (PORT d[5] (2315:2315:2315) (2315:2315:2315))
        (PORT d[6] (2315:2315:2315) (2315:2315:2315))
        (PORT d[7] (2315:2315:2315) (2315:2315:2315))
        (PORT d[8] (2315:2315:2315) (2315:2315:2315))
        (PORT d[9] (2315:2315:2315) (2315:2315:2315))
        (PORT d[10] (2315:2315:2315) (2315:2315:2315))
        (PORT d[11] (2315:2315:2315) (2315:2315:2315))
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1651:1651:1651) (1651:1651:1651))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1444:1444:1444))
        (PORT datab (904:904:904) (904:904:904))
        (PORT datac (413:413:413) (413:413:413))
        (PORT datad (2409:2409:2409) (2409:2409:2409))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (726:726:726) (726:726:726))
        (PORT datac (1213:1213:1213) (1213:1213:1213))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (546:546:546))
        (PORT datac (334:334:334) (334:334:334))
        (PORT datad (334:334:334) (334:334:334))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (704:704:704))
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (265:265:265) (265:265:265))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (657:657:657) (657:657:657))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode1015w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode975w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1272:1272:1272))
        (PORT datab (615:615:615) (615:615:615))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (782:782:782) (782:782:782))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (PORT ena (2337:2337:2337) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2560:2560:2560))
        (PORT d[1] (2950:2950:2950) (2950:2950:2950))
        (PORT d[2] (2435:2435:2435) (2435:2435:2435))
        (PORT d[3] (2734:2734:2734) (2734:2734:2734))
        (PORT d[4] (2686:2686:2686) (2686:2686:2686))
        (PORT d[5] (2246:2246:2246) (2246:2246:2246))
        (PORT d[6] (1913:1913:1913) (1913:1913:1913))
        (PORT d[7] (1907:1907:1907) (1907:1907:1907))
        (PORT d[8] (2238:2238:2238) (2238:2238:2238))
        (PORT d[9] (2126:2126:2126) (2126:2126:2126))
        (PORT d[10] (2085:2085:2085) (2085:2085:2085))
        (PORT d[11] (3199:3199:3199) (3199:3199:3199))
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT ena (2338:2338:2338) (2338:2338:2338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT ena (2338:2338:2338) (2338:2338:2338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (PORT d[0] (2338:2338:2338) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3043:3043:3043))
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3078:3078:3078))
        (PORT d[1] (3078:3078:3078) (3078:3078:3078))
        (PORT d[2] (3078:3078:3078) (3078:3078:3078))
        (PORT d[3] (3033:3033:3033) (3033:3033:3033))
        (PORT d[4] (3078:3078:3078) (3078:3078:3078))
        (PORT d[5] (2866:2866:2866) (2866:2866:2866))
        (PORT d[6] (2866:2866:2866) (2866:2866:2866))
        (PORT d[7] (2866:2866:2866) (2866:2866:2866))
        (PORT d[8] (2866:2866:2866) (2866:2866:2866))
        (PORT d[9] (2866:2866:2866) (2866:2866:2866))
        (PORT d[10] (2866:2866:2866) (2866:2866:2866))
        (PORT d[11] (2866:2866:2866) (2866:2866:2866))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1956:1956:1956))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datad (1567:1567:1567) (1567:1567:1567))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (558:558:558) (558:558:558))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (333:333:333) (333:333:333))
        (PORT datad (254:254:254) (254:254:254))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode943w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1271:1271:1271))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (781:781:781) (781:781:781))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1629:1629:1629) (1629:1629:1629))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2910:2910:2910))
        (PORT d[1] (3274:3274:3274) (3274:3274:3274))
        (PORT d[2] (2489:2489:2489) (2489:2489:2489))
        (PORT d[3] (2452:2452:2452) (2452:2452:2452))
        (PORT d[4] (1803:1803:1803) (1803:1803:1803))
        (PORT d[5] (1574:1574:1574) (1574:1574:1574))
        (PORT d[6] (1305:1305:1305) (1305:1305:1305))
        (PORT d[7] (1246:1246:1246) (1246:1246:1246))
        (PORT d[8] (1243:1243:1243) (1243:1243:1243))
        (PORT d[9] (1551:1551:1551) (1551:1551:1551))
        (PORT d[10] (1826:1826:1826) (1826:1826:1826))
        (PORT d[11] (2901:2901:2901) (2901:2901:2901))
        (PORT clk (1630:1630:1630) (1630:1630:1630))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1630:1630:1630) (1630:1630:1630))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1630:1630:1630) (1630:1630:1630))
        (PORT d[0] (2040:2040:2040) (2040:2040:2040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3758:3758:3758))
        (PORT clk (1643:1643:1643) (1643:1643:1643))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3793:3793:3793))
        (PORT d[1] (3793:3793:3793) (3793:3793:3793))
        (PORT d[2] (3793:3793:3793) (3793:3793:3793))
        (PORT d[3] (3732:3732:3732) (3732:3732:3732))
        (PORT d[4] (3793:3793:3793) (3793:3793:3793))
        (PORT d[5] (3586:3586:3586) (3586:3586:3586))
        (PORT d[6] (3586:3586:3586) (3586:3586:3586))
        (PORT d[7] (3586:3586:3586) (3586:3586:3586))
        (PORT d[8] (3586:3586:3586) (3586:3586:3586))
        (PORT d[9] (3586:3586:3586) (3586:3586:3586))
        (PORT d[10] (3586:3586:3586) (3586:3586:3586))
        (PORT d[11] (3586:3586:3586) (3586:3586:3586))
        (PORT clk (1659:1659:1659) (1659:1659:1659))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1659:1659:1659) (1659:1659:1659))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1868:1868:1868))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1868:1868:1868))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1868:1868:1868))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode913w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (613:613:613) (613:613:613))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT ena (3748:3748:3748) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2538:2538:2538))
        (PORT d[1] (3347:3347:3347) (3347:3347:3347))
        (PORT d[2] (3094:3094:3094) (3094:3094:3094))
        (PORT d[3] (2560:2560:2560) (2560:2560:2560))
        (PORT d[4] (3255:3255:3255) (3255:3255:3255))
        (PORT d[5] (3876:3876:3876) (3876:3876:3876))
        (PORT d[6] (2996:2996:2996) (2996:2996:2996))
        (PORT d[7] (2345:2345:2345) (2345:2345:2345))
        (PORT d[8] (3380:3380:3380) (3380:3380:3380))
        (PORT d[9] (4433:4433:4433) (4433:4433:4433))
        (PORT d[10] (3890:3890:3890) (3890:3890:3890))
        (PORT d[11] (3685:3685:3685) (3685:3685:3685))
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT ena (3749:3749:3749) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT ena (3749:3749:3749) (3749:3749:3749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT d[0] (3749:3749:3749) (3749:3749:3749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2091:2091:2091))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2104:2104:2104))
        (PORT d[1] (2104:2104:2104) (2104:2104:2104))
        (PORT d[2] (2126:2126:2126) (2126:2126:2126))
        (PORT d[3] (1814:1814:1814) (1814:1814:1814))
        (PORT d[4] (2126:2126:2126) (2126:2126:2126))
        (PORT d[5] (1923:1923:1923) (1923:1923:1923))
        (PORT d[6] (1923:1923:1923) (1923:1923:1923))
        (PORT d[7] (1923:1923:1923) (1923:1923:1923))
        (PORT d[8] (1923:1923:1923) (1923:1923:1923))
        (PORT d[9] (1923:1923:1923) (1923:1923:1923))
        (PORT d[10] (1923:1923:1923) (1923:1923:1923))
        (PORT d[11] (1923:1923:1923) (1923:1923:1923))
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1301:1301:1301))
        (PORT datab (891:891:891) (891:891:891))
        (PORT datac (402:402:402) (402:402:402))
        (PORT datad (1442:1442:1442) (1442:1442:1442))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1413:1413:1413))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datac (992:992:992) (992:992:992))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (436:436:436) (436:436:436))
        (PORT datad (264:264:264) (264:264:264))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1611:1611:1611) (1611:1611:1611))
        (PORT ena (3107:3107:3107) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3989:3989:3989))
        (PORT d[1] (4317:4317:4317) (4317:4317:4317))
        (PORT d[2] (3441:3441:3441) (3441:3441:3441))
        (PORT d[3] (3449:3449:3449) (3449:3449:3449))
        (PORT d[4] (3382:3382:3382) (3382:3382:3382))
        (PORT d[5] (4656:4656:4656) (4656:4656:4656))
        (PORT d[6] (3762:3762:3762) (3762:3762:3762))
        (PORT d[7] (3574:3574:3574) (3574:3574:3574))
        (PORT d[8] (3948:3948:3948) (3948:3948:3948))
        (PORT d[9] (4297:4297:4297) (4297:4297:4297))
        (PORT d[10] (3409:3409:3409) (3409:3409:3409))
        (PORT d[11] (2902:2902:2902) (2902:2902:2902))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (3108:3108:3108) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (3108:3108:3108) (3108:3108:3108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT d[0] (3108:3108:3108) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3218:3218:3218))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3232:3232:3232))
        (PORT d[1] (3232:3232:3232) (3232:3232:3232))
        (PORT d[2] (3253:3253:3253) (3253:3253:3253))
        (PORT d[3] (3222:3222:3222) (3222:3222:3222))
        (PORT d[4] (3253:3253:3253) (3253:3253:3253))
        (PORT d[5] (3912:3912:3912) (3912:3912:3912))
        (PORT d[6] (3912:3912:3912) (3912:3912:3912))
        (PORT d[7] (3912:3912:3912) (3912:3912:3912))
        (PORT d[8] (3912:3912:3912) (3912:3912:3912))
        (PORT d[9] (3912:3912:3912) (3912:3912:3912))
        (PORT d[10] (3912:3912:3912) (3912:3912:3912))
        (PORT d[11] (3912:3912:3912) (3912:3912:3912))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1641:1641:1641) (1641:1641:1641))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (2305:2305:2305) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4000:4000:4000))
        (PORT d[1] (3766:3766:3766) (3766:3766:3766))
        (PORT d[2] (3460:3460:3460) (3460:3460:3460))
        (PORT d[3] (3465:3465:3465) (3465:3465:3465))
        (PORT d[4] (3773:3773:3773) (3773:3773:3773))
        (PORT d[5] (4664:4664:4664) (4664:4664:4664))
        (PORT d[6] (3467:3467:3467) (3467:3467:3467))
        (PORT d[7] (3257:3257:3257) (3257:3257:3257))
        (PORT d[8] (3906:3906:3906) (3906:3906:3906))
        (PORT d[9] (4279:4279:4279) (4279:4279:4279))
        (PORT d[10] (3684:3684:3684) (3684:3684:3684))
        (PORT d[11] (2920:2920:2920) (2920:2920:2920))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (2306:2306:2306) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT ena (2306:2306:2306) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (PORT d[0] (2306:2306:2306) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3129:3129:3129))
        (PORT clk (1637:1637:1637) (1637:1637:1637))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3141:3141:3141))
        (PORT d[1] (3141:3141:3141) (3141:3141:3141))
        (PORT d[2] (3164:3164:3164) (3164:3164:3164))
        (PORT d[3] (3131:3131:3131) (3131:3131:3131))
        (PORT d[4] (3164:3164:3164) (3164:3164:3164))
        (PORT d[5] (3927:3927:3927) (3927:3927:3927))
        (PORT d[6] (3927:3927:3927) (3927:3927:3927))
        (PORT d[7] (3927:3927:3927) (3927:3927:3927))
        (PORT d[8] (3927:3927:3927) (3927:3927:3927))
        (PORT d[9] (3927:3927:3927) (3927:3927:3927))
        (PORT d[10] (3927:3927:3927) (3927:3927:3927))
        (PORT d[11] (3927:3927:3927) (3927:3927:3927))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1653:1653:1653) (1653:1653:1653))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode866w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1258:1258:1258))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (701:701:701) (701:701:701))
        (PORT datad (776:776:776) (776:776:776))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1625:1625:1625) (1625:1625:1625))
        (PORT ena (2927:2927:2927) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (3836:3836:3836))
        (PORT d[1] (3640:3640:3640) (3640:3640:3640))
        (PORT d[2] (3393:3393:3393) (3393:3393:3393))
        (PORT d[3] (3178:3178:3178) (3178:3178:3178))
        (PORT d[4] (3137:3137:3137) (3137:3137:3137))
        (PORT d[5] (3305:3305:3305) (3305:3305:3305))
        (PORT d[6] (3421:3421:3421) (3421:3421:3421))
        (PORT d[7] (2893:2893:2893) (2893:2893:2893))
        (PORT d[8] (4068:4068:4068) (4068:4068:4068))
        (PORT d[9] (3562:3562:3562) (3562:3562:3562))
        (PORT d[10] (3537:3537:3537) (3537:3537:3537))
        (PORT d[11] (3617:3617:3617) (3617:3617:3617))
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (2928:2928:2928) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (2928:2928:2928) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT d[0] (2928:2928:2928) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1600:1600:1600) (1600:1600:1600))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3087:3087:3087))
        (PORT clk (1639:1639:1639) (1639:1639:1639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3122:3122:3122))
        (PORT d[1] (3122:3122:3122) (3122:3122:3122))
        (PORT d[2] (3122:3122:3122) (3122:3122:3122))
        (PORT d[3] (3306:3306:3306) (3306:3306:3306))
        (PORT d[4] (3122:3122:3122) (3122:3122:3122))
        (PORT d[5] (3697:3697:3697) (3697:3697:3697))
        (PORT d[6] (3697:3697:3697) (3697:3697:3697))
        (PORT d[7] (3697:3697:3697) (3697:3697:3697))
        (PORT d[8] (3697:3697:3697) (3697:3697:3697))
        (PORT d[9] (3697:3697:3697) (3697:3697:3697))
        (PORT d[10] (3697:3697:3697) (3697:3697:3697))
        (PORT d[11] (3697:3697:3697) (3697:3697:3697))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (2020:2020:2020))
        (PORT datab (1702:1702:1702) (1702:1702:1702))
        (PORT datac (399:399:399) (399:399:399))
        (PORT datad (849:849:849) (849:849:849))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (411:411:411))
        (PORT datab (2042:2042:2042) (2042:2042:2042))
        (PORT datac (1659:1659:1659) (1659:1659:1659))
        (PORT datad (239:239:239) (239:239:239))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (911:911:911) (911:911:911))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (1718:1718:1718) (1718:1718:1718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2580:2580:2580))
        (PORT d[1] (2670:2670:2670) (2670:2670:2670))
        (PORT d[2] (2357:2357:2357) (2357:2357:2357))
        (PORT d[3] (1591:1591:1591) (1591:1591:1591))
        (PORT d[4] (1809:1809:1809) (1809:1809:1809))
        (PORT d[5] (1591:1591:1591) (1591:1591:1591))
        (PORT d[6] (1239:1239:1239) (1239:1239:1239))
        (PORT d[7] (1244:1244:1244) (1244:1244:1244))
        (PORT d[8] (1244:1244:1244) (1244:1244:1244))
        (PORT d[9] (1486:1486:1486) (1486:1486:1486))
        (PORT d[10] (1808:1808:1808) (1808:1808:1808))
        (PORT d[11] (3942:3942:3942) (3942:3942:3942))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1636:1636:1636))
        (PORT d[0] (1719:1719:1719) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3727:3727:3727))
        (PORT clk (1649:1649:1649) (1649:1649:1649))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3762:3762:3762))
        (PORT d[1] (3762:3762:3762) (3762:3762:3762))
        (PORT d[2] (3762:3762:3762) (3762:3762:3762))
        (PORT d[3] (3695:3695:3695) (3695:3695:3695))
        (PORT d[4] (3762:3762:3762) (3762:3762:3762))
        (PORT d[5] (3235:3235:3235) (3235:3235:3235))
        (PORT d[6] (3235:3235:3235) (3235:3235:3235))
        (PORT d[7] (3235:3235:3235) (3235:3235:3235))
        (PORT d[8] (3235:3235:3235) (3235:3235:3235))
        (PORT d[9] (3235:3235:3235) (3235:3235:3235))
        (PORT d[10] (3235:3235:3235) (3235:3235:3235))
        (PORT d[11] (3235:3235:3235) (3235:3235:3235))
        (PORT clk (1665:1665:1665) (1665:1665:1665))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1665:1665:1665) (1665:1665:1665))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1874:1874:1874))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (261:261:261))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (399:399:399) (399:399:399))
        (PORT datad (967:967:967) (967:967:967))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode933w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (613:613:613) (613:613:613))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (603:603:603) (603:603:603))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1614:1614:1614) (1614:1614:1614))
        (PORT ena (2299:2299:2299) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3490:3490:3490))
        (PORT d[1] (3379:3379:3379) (3379:3379:3379))
        (PORT d[2] (2455:2455:2455) (2455:2455:2455))
        (PORT d[3] (2421:2421:2421) (2421:2421:2421))
        (PORT d[4] (2357:2357:2357) (2357:2357:2357))
        (PORT d[5] (1878:1878:1878) (1878:1878:1878))
        (PORT d[6] (1560:1560:1560) (1560:1560:1560))
        (PORT d[7] (1568:1568:1568) (1568:1568:1568))
        (PORT d[8] (1565:1565:1565) (1565:1565:1565))
        (PORT d[9] (1805:1805:1805) (1805:1805:1805))
        (PORT d[10] (4424:4424:4424) (4424:4424:4424))
        (PORT d[11] (2580:2580:2580) (2580:2580:2580))
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT ena (2300:2300:2300) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT ena (2300:2300:2300) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1615:1615:1615))
        (PORT d[0] (2300:2300:2300) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1589:1589:1589))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4066:4066:4066))
        (PORT clk (1628:1628:1628) (1628:1628:1628))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4101:4101:4101))
        (PORT d[1] (4101:4101:4101) (4101:4101:4101))
        (PORT d[2] (4101:4101:4101) (4101:4101:4101))
        (PORT d[3] (4041:4041:4041) (4041:4041:4041))
        (PORT d[4] (4101:4101:4101) (4101:4101:4101))
        (PORT d[5] (3871:3871:3871) (3871:3871:3871))
        (PORT d[6] (3871:3871:3871) (3871:3871:3871))
        (PORT d[7] (3871:3871:3871) (3871:3871:3871))
        (PORT d[8] (3871:3871:3871) (3871:3871:3871))
        (PORT d[9] (3871:3871:3871) (3871:3871:3871))
        (PORT d[10] (3871:3871:3871) (3871:3871:3871))
        (PORT d[11] (3871:3871:3871) (3871:3871:3871))
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1644:1644:1644) (1644:1644:1644))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (3775:3775:3775) (3775:3775:3775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2524:2524:2524))
        (PORT d[1] (3370:3370:3370) (3370:3370:3370))
        (PORT d[2] (2993:2993:2993) (2993:2993:2993))
        (PORT d[3] (2580:2580:2580) (2580:2580:2580))
        (PORT d[4] (2954:2954:2954) (2954:2954:2954))
        (PORT d[5] (3904:3904:3904) (3904:3904:3904))
        (PORT d[6] (3280:3280:3280) (3280:3280:3280))
        (PORT d[7] (2364:2364:2364) (2364:2364:2364))
        (PORT d[8] (3085:3085:3085) (3085:3085:3085))
        (PORT d[9] (3883:3883:3883) (3883:3883:3883))
        (PORT d[10] (3884:3884:3884) (3884:3884:3884))
        (PORT d[11] (3400:3400:3400) (3400:3400:3400))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (3776:3776:3776) (3776:3776:3776))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT ena (3776:3776:3776) (3776:3776:3776))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1606:1606:1606) (1606:1606:1606))
        (PORT d[0] (3776:3776:3776) (3776:3776:3776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (1811:1811:1811))
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1846:1846:1846))
        (PORT d[1] (1846:1846:1846) (1846:1846:1846))
        (PORT d[2] (1846:1846:1846) (1846:1846:1846))
        (PORT d[3] (1512:1512:1512) (1512:1512:1512))
        (PORT d[4] (1846:1846:1846) (1846:1846:1846))
        (PORT d[5] (1603:1603:1603) (1603:1603:1603))
        (PORT d[6] (1603:1603:1603) (1603:1603:1603))
        (PORT d[7] (1603:1603:1603) (1603:1603:1603))
        (PORT d[8] (1603:1603:1603) (1603:1603:1603))
        (PORT d[9] (1603:1603:1603) (1603:1603:1603))
        (PORT d[10] (1603:1603:1603) (1603:1603:1603))
        (PORT d[11] (1603:1603:1603) (1603:1603:1603))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1635:1635:1635) (1635:1635:1635))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1993:1993:1993))
        (PORT datab (898:898:898) (898:898:898))
        (PORT datac (395:395:395) (395:395:395))
        (PORT datad (2417:2417:2417) (2417:2417:2417))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (999:999:999))
        (PORT datab (1520:1520:1520) (1520:1520:1520))
        (PORT datac (412:412:412) (412:412:412))
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (281:281:281))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (437:437:437) (437:437:437))
        (PORT datad (259:259:259) (259:259:259))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1604:1604:1604) (1604:1604:1604))
        (PORT ena (2827:2827:2827) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3971:3971:3971))
        (PORT d[1] (4087:4087:4087) (4087:4087:4087))
        (PORT d[2] (3423:3423:3423) (3423:3423:3423))
        (PORT d[3] (3422:3422:3422) (3422:3422:3422))
        (PORT d[4] (3367:3367:3367) (3367:3367:3367))
        (PORT d[5] (3973:3973:3973) (3973:3973:3973))
        (PORT d[6] (3768:3768:3768) (3768:3768:3768))
        (PORT d[7] (3589:3589:3589) (3589:3589:3589))
        (PORT d[8] (3966:3966:3966) (3966:3966:3966))
        (PORT d[9] (4795:4795:4795) (4795:4795:4795))
        (PORT d[10] (3674:3674:3674) (3674:3674:3674))
        (PORT d[11] (2884:2884:2884) (2884:2884:2884))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2828:2828:2828) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT ena (2828:2828:2828) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1605:1605:1605) (1605:1605:1605))
        (PORT d[0] (2828:2828:2828) (2828:2828:2828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3263:3263:3263))
        (PORT clk (1618:1618:1618) (1618:1618:1618))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3298:3298:3298))
        (PORT d[1] (3298:3298:3298) (3298:3298:3298))
        (PORT d[2] (3298:3298:3298) (3298:3298:3298))
        (PORT d[3] (3237:3237:3237) (3237:3237:3237))
        (PORT d[4] (3298:3298:3298) (3298:3298:3298))
        (PORT d[5] (3894:3894:3894) (3894:3894:3894))
        (PORT d[6] (3894:3894:3894) (3894:3894:3894))
        (PORT d[7] (3894:3894:3894) (3894:3894:3894))
        (PORT d[8] (3894:3894:3894) (3894:3894:3894))
        (PORT d[9] (3894:3894:3894) (3894:3894:3894))
        (PORT d[10] (3894:3894:3894) (3894:3894:3894))
        (PORT d[11] (3894:3894:3894) (3894:3894:3894))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1634:1634:1634) (1634:1634:1634))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1622:1622:1622) (1622:1622:1622))
        (PORT ena (2940:2940:2940) (2940:2940:2940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3843:3843:3843))
        (PORT d[1] (3377:3377:3377) (3377:3377:3377))
        (PORT d[2] (3378:3378:3378) (3378:3378:3378))
        (PORT d[3] (3159:3159:3159) (3159:3159:3159))
        (PORT d[4] (3118:3118:3118) (3118:3118:3118))
        (PORT d[5] (3295:3295:3295) (3295:3295:3295))
        (PORT d[6] (3484:3484:3484) (3484:3484:3484))
        (PORT d[7] (2919:2919:2919) (2919:2919:2919))
        (PORT d[8] (4054:4054:4054) (4054:4054:4054))
        (PORT d[9] (3552:3552:3552) (3552:3552:3552))
        (PORT d[10] (3530:3530:3530) (3530:3530:3530))
        (PORT d[11] (3569:3569:3569) (3569:3569:3569))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (2941:2941:2941) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT ena (2941:2941:2941) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1623:1623:1623))
        (PORT d[0] (2941:2941:2941) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1597:1597:1597) (1597:1597:1597))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3329:3329:3329))
        (PORT clk (1636:1636:1636) (1636:1636:1636))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3364:3364:3364))
        (PORT d[1] (3364:3364:3364) (3364:3364:3364))
        (PORT d[2] (3364:3364:3364) (3364:3364:3364))
        (PORT d[3] (3053:3053:3053) (3053:3053:3053))
        (PORT d[4] (3364:3364:3364) (3364:3364:3364))
        (PORT d[5] (3390:3390:3390) (3390:3390:3390))
        (PORT d[6] (3390:3390:3390) (3390:3390:3390))
        (PORT d[7] (3390:3390:3390) (3390:3390:3390))
        (PORT d[8] (3390:3390:3390) (3390:3390:3390))
        (PORT d[9] (3390:3390:3390) (3390:3390:3390))
        (PORT d[10] (3390:3390:3390) (3390:3390:3390))
        (PORT d[11] (3390:3390:3390) (3390:3390:3390))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2010:2010:2010))
        (PORT datab (1695:1695:1695) (1695:1695:1695))
        (PORT datac (409:409:409) (409:409:409))
        (PORT datad (857:857:857) (857:857:857))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1695:1695:1695))
        (PORT datab (1992:1992:1992) (1992:1992:1992))
        (PORT datad (244:244:244) (244:244:244))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1612:1612:1612) (1612:1612:1612))
        (PORT ena (2327:2327:2327) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2541:2541:2541))
        (PORT d[1] (2908:2908:2908) (2908:2908:2908))
        (PORT d[2] (2401:2401:2401) (2401:2401:2401))
        (PORT d[3] (2443:2443:2443) (2443:2443:2443))
        (PORT d[4] (2155:2155:2155) (2155:2155:2155))
        (PORT d[5] (2217:2217:2217) (2217:2217:2217))
        (PORT d[6] (1885:1885:1885) (1885:1885:1885))
        (PORT d[7] (1953:1953:1953) (1953:1953:1953))
        (PORT d[8] (2199:2199:2199) (2199:2199:2199))
        (PORT d[9] (2430:2430:2430) (2430:2430:2430))
        (PORT d[10] (2468:2468:2468) (2468:2468:2468))
        (PORT d[11] (3683:3683:3683) (3683:3683:3683))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (2328:2328:2328) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT ena (2328:2328:2328) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1613:1613:1613))
        (PORT d[0] (2328:2328:2328) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2481:2481:2481))
        (PORT clk (1626:1626:1626) (1626:1626:1626))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2516:2516:2516))
        (PORT d[1] (2516:2516:2516) (2516:2516:2516))
        (PORT d[2] (2516:2516:2516) (2516:2516:2516))
        (PORT d[3] (2481:2481:2481) (2481:2481:2481))
        (PORT d[4] (2516:2516:2516) (2516:2516:2516))
        (PORT d[5] (2879:2879:2879) (2879:2879:2879))
        (PORT d[6] (2879:2879:2879) (2879:2879:2879))
        (PORT d[7] (2879:2879:2879) (2879:2879:2879))
        (PORT d[8] (2879:2879:2879) (2879:2879:2879))
        (PORT d[9] (2879:2879:2879) (2879:2879:2879))
        (PORT d[10] (2879:2879:2879) (2879:2879:2879))
        (PORT d[11] (2879:2879:2879) (2879:2879:2879))
        (PORT clk (1642:1642:1642) (1642:1642:1642))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1642:1642:1642) (1642:1642:1642))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (733:733:733))
        (PORT datab (1266:1266:1266) (1266:1266:1266))
        (PORT datac (404:404:404) (404:404:404))
        (PORT datad (853:853:853) (853:853:853))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|decode_a\|w_anode964w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1271:1271:1271))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (781:781:781) (781:781:781))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1632:1632:1632) (1632:1632:1632))
        (PORT ena (2777:2777:2777) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (3832:3832:3832))
        (PORT d[1] (3726:3726:3726) (3726:3726:3726))
        (PORT d[2] (3782:3782:3782) (3782:3782:3782))
        (PORT d[3] (3494:3494:3494) (3494:3494:3494))
        (PORT d[4] (3453:3453:3453) (3453:3453:3453))
        (PORT d[5] (3700:3700:3700) (3700:3700:3700))
        (PORT d[6] (3430:3430:3430) (3430:3430:3430))
        (PORT d[7] (3213:3213:3213) (3213:3213:3213))
        (PORT d[8] (3867:3867:3867) (3867:3867:3867))
        (PORT d[9] (3916:3916:3916) (3916:3916:3916))
        (PORT d[10] (3874:3874:3874) (3874:3874:3874))
        (PORT d[11] (3244:3244:3244) (3244:3244:3244))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1633:1633:1633))
        (PORT d[0] (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2024:2024:2024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1607:1607:1607))
        (IOPATH (posedge clk) q (297:297:297) (297:297:297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3228:3228:3228))
        (PORT clk (1646:1646:1646) (1646:1646:1646))
        (PORT ena (644:644:644) (644:644:644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3263:3263:3263))
        (PORT d[1] (3263:3263:3263) (3263:3263:3263))
        (PORT d[2] (3263:3263:3263) (3263:3263:3263))
        (PORT d[3] (3203:3203:3203) (3203:3203:3203))
        (PORT d[4] (3263:3263:3263) (3263:3263:3263))
        (PORT d[5] (4021:4021:4021) (4021:4021:4021))
        (PORT d[6] (4021:4021:4021) (4021:4021:4021))
        (PORT d[7] (4021:4021:4021) (4021:4021:4021))
        (PORT d[8] (4021:4021:4021) (4021:4021:4021))
        (PORT d[9] (4021:4021:4021) (4021:4021:4021))
        (PORT d[10] (4021:4021:4021) (4021:4021:4021))
        (PORT d[11] (4021:4021:4021) (4021:4021:4021))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (312:312:312) (312:312:312))
        (PORT clk (1662:1662:1662) (1662:1662:1662))
        (PORT ena (660:660:660) (660:660:660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1662:1662:1662) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|ram_block2a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1369:1369:1369))
        (PORT datab (1641:1641:1641) (1641:1641:1641))
        (PORT datac (409:409:409) (409:409:409))
        (PORT datad (858:858:858) (858:858:858))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (695:695:695))
        (PORT datac (553:553:553) (553:553:553))
        (PORT datad (1168:1168:1168) (1168:1168:1168))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datab (341:341:341) (341:341:341))
        (PORT datad (254:254:254) (254:254:254))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|VideoMemory\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (681:681:681) (681:681:681))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (315:315:315))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1003:1003:1003))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|xCounter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (403:403:403))
        (PORT datac (718:718:718) (718:718:718))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_HS1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (498:498:498))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (750:750:750) (750:750:750))
        (PORT datad (513:513:513) (513:513:513))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (245:245:245) (245:245:245))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_HS1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (245:245:245) (245:245:245))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_HS1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1026:1026:1026))
        (PORT datab (536:536:536) (536:536:536))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (244:244:244) (244:244:244))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|VGA_HS1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_HS\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (305:305:305))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|VGA_HS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_VS1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (331:331:331) (331:331:331))
        (PORT datac (521:521:521) (521:521:521))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (242:242:242) (242:242:242))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_VS1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (712:712:712))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (325:325:325) (325:325:325))
        (PORT datad (320:320:320) (320:320:320))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|VGA_VS1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_VS\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (726:726:726) (726:726:726))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|VGA_VS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1553:1553:1553))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|xCounter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (714:714:714) (714:714:714))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|xCounter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1550:1550:1550))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (1550:1550:1550) (1550:1550:1550))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_BLANK1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (771:771:771))
        (PORT datab (537:537:537) (537:537:537))
        (PORT datac (769:769:769) (769:769:769))
        (PORT datad (1006:1006:1006) (1006:1006:1006))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_VS1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (560:560:560) (560:560:560))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\VGA\|controller\|VGA_BLANK1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (248:248:248))
        (PORT datac (701:701:701) (701:701:701))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|VGA_BLANK1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\VGA\|controller\|VGA_BLANK\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (PORT sdata (676:676:676) (676:676:676))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\VGA\|mypll\|altpll_component\|_clk0\~clkctrl_e_coe_vga_VGA_CLK\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (254:254:254) (254:254:254))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2642:2642:2642) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2632:2632:2632) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2818:2818:2818) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[10\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[11\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2612:2612:2612) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[12\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[13\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2622:2622:2622) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[14\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[15\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[16\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[17\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[18\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[19\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2642:2642:2642) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[20\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[21\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2632:2632:2632) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[22\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2642:2642:2642) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[23\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2622:2622:2622) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[24\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[25\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2642:2642:2642) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[26\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[27\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2632:2632:2632) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[28\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[29\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[30\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2662:2662:2662) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_readdata\[31\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\avs_s1_waitrequest\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2642:2642:2642) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2662:2662:2662) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2818:2818:2818) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_LEDG\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3548:3548:3548) (3548:3548:3548))
        (IOPATH datain padio (2622:2622:2622) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3124:3124:3124) (3124:3124:3124))
        (IOPATH datain padio (2818:2818:2818) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2398:2398:2398) (2398:2398:2398))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2387:2387:2387) (2387:2387:2387))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3115:3115:3115) (3115:3115:3115))
        (IOPATH datain padio (2818:2818:2818) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3816:3816:3816) (3816:3816:3816))
        (IOPATH datain padio (2632:2632:2632) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3212:3212:3212) (3212:3212:3212))
        (IOPATH datain padio (2662:2662:2662) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2918:2918:2918) (2918:2918:2918))
        (IOPATH datain padio (2672:2672:2672) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3132:3132:3132) (3132:3132:3132))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_R\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2693:2693:2693) (2693:2693:2693))
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1957:1957:1957) (1957:1957:1957))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2261:2261:2261) (2261:2261:2261))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1957:1957:1957) (1957:1957:1957))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2261:2261:2261) (2261:2261:2261))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2261:2261:2261) (2261:2261:2261))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1957:1957:1957) (1957:1957:1957))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2261:2261:2261) (2261:2261:2261))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1957:1957:1957) (1957:1957:1957))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2253:2253:2253) (2253:2253:2253))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_G\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2253:2253:2253) (2253:2253:2253))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[0\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3111:3111:3111) (3111:3111:3111))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[1\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3559:3559:3559) (3559:3559:3559))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[2\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3423:3423:3423) (3423:3423:3423))
        (IOPATH datain padio (2662:2662:2662) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[3\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3175:3175:3175) (3175:3175:3175))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[4\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3395:3395:3395) (3395:3395:3395))
        (IOPATH datain padio (2632:2632:2632) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[5\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3515:3515:3515) (3515:3515:3515))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[6\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3429:3429:3429) (3429:3429:3429))
        (IOPATH datain padio (2632:2632:2632) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[7\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3111:3111:3111) (3111:3111:3111))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[8\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3034:3034:3034) (3034:3034:3034))
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_B\[9\]\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3562:3562:3562) (3562:3562:3562))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_HS\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1864:1864:1864) (1864:1864:1864))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_VS\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1945:1945:1945) (1945:1945:1945))
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_BLANK\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1920:1920:1920) (1920:1920:1920))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_SYNC\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\coe_vga_VGA_CLK\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (604:604:604) (604:604:604))
        (IOPATH datain padio (2622:2622:2622) (2622:2622:2622))
      )
    )
  )
)
