INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/op_resize.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/delay_line.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/cc_compare.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/luts.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult18.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/dsp_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/dsp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/hybrid.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_dist_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_syncmem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm_operation.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/ccm.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/three_input_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/multMxN_lut6.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/sim/mult19.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult19
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_comp.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv_comp.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-307] analyzing entity c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_pkg.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e2_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_pkg.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_rtl.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_comp.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv_comp.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_comp.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_viv_comp.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_lut6_legacy
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_base_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_base_legacy
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_fabric_legacy
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_legacy
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-307] analyzing entity c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/sim/add64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add64
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/op_resize.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/cc_compare.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/luts.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult18.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/dsp_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/dsp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/hybrid.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_dist_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_syncmem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm_operation.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/ccm.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/three_input_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/multMxN_lut6.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/sim/mult32x64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult32x64
