(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_9 (_ BitVec 8)) (Start_1 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (StartBool_2 Bool) (Start_6 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (StartBool_1 Bool))
  ((Start (_ BitVec 8) (y x #b00000000 #b10100101 #b00000001 (bvneg Start_1) (bvmul Start Start_2) (bvurem Start_1 Start_1) (bvshl Start_1 Start_1)))
   (StartBool Bool (false true (not StartBool_2)))
   (Start_9 (_ BitVec 8) (#b00000000 (bvnot Start_2) (bvand Start_5 Start_1) (bvor Start_2 Start_2) (bvmul Start_1 Start) (bvudiv Start_8 Start) (bvurem Start Start)))
   (Start_1 (_ BitVec 8) (#b00000001 (bvneg Start_7) (bvand Start_1 Start_2) (bvor Start_6 Start_1) (bvadd Start_5 Start_4) (bvmul Start_1 Start_8) (bvudiv Start_7 Start_5) (bvurem Start_7 Start_3) (ite StartBool Start_9 Start)))
   (Start_4 (_ BitVec 8) (#b00000001 (bvand Start_6 Start) (bvor Start_8 Start_5) (bvadd Start Start_8) (bvudiv Start_6 Start_6) (bvlshr Start_3 Start_8)))
   (Start_7 (_ BitVec 8) (y (bvnot Start_5) (bvneg Start_1) (bvand Start_7 Start_1) (bvor Start_2 Start_7) (bvshl Start_2 Start_3)))
   (Start_3 (_ BitVec 8) (x y #b00000001 #b00000000 #b10100101 (bvneg Start_2) (bvand Start_6 Start_2) (bvudiv Start_8 Start_6) (bvurem Start_3 Start_8) (bvshl Start_5 Start_8) (ite StartBool Start Start_6)))
   (Start_8 (_ BitVec 8) (#b10100101 x #b00000000 (bvand Start_2 Start) (bvurem Start_8 Start_3)))
   (StartBool_2 Bool (true false (not StartBool) (and StartBool_2 StartBool_2) (bvult Start_8 Start_2)))
   (Start_6 (_ BitVec 8) (#b10100101 #b00000000 y (bvneg Start_4) (bvand Start_1 Start_6) (bvmul Start_6 Start) (bvurem Start_2 Start_7) (bvshl Start_3 Start_5) (bvlshr Start_1 Start_4) (ite StartBool_1 Start_2 Start_2)))
   (Start_5 (_ BitVec 8) (y (bvneg Start_1) (bvshl Start_6 Start_1)))
   (Start_2 (_ BitVec 8) (#b00000000 #b10100101 x #b00000001 (bvnot Start) (bvneg Start_1) (bvand Start Start_1) (bvmul Start_2 Start_1) (bvurem Start_1 Start) (bvshl Start_3 Start_4) (bvlshr Start_3 Start_5)))
   (StartBool_1 Bool (false (not StartBool) (and StartBool_1 StartBool_2) (or StartBool_1 StartBool)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvlshr (bvadd x y) (bvnot y))))

(check-synth)
