

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Nov 24 16:23:41 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fir_prj
* Solution:       base
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.850 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 0.407 us | 0.407 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      121|      121|        11|          -|          -|    11|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      65|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      3|     247|      19|    -|
|Memory           |        0|      -|      64|       6|    0|
|Multiplexer      |        -|      -|       -|     134|    -|
|Register         |        -|      -|     183|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     494|     224|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |fir_mul_32s_32s_3bkb_U1  |fir_mul_32s_32s_3bkb  |        0|      3|  247|  19|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      3|  247|  19|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |acc_fu_169_p2        |     +    |      0|  0|  39|          32|          32|
    |grp_fu_126_p2        |     +    |      0|  0|  15|           5|           2|
    |icmp_ln61_fu_145_p2  |   icmp   |      0|  0|  11|           5|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  65|          42|          35|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_0_reg_91        |   9|          2|   32|         64|
    |ap_NS_fsm           |  56|         13|    1|         13|
    |data_0_reg_116      |   9|          2|   32|         64|
    |grp_fu_126_p0       |  15|          3|    5|         15|
    |i_0_reg_104         |   9|          2|    5|         10|
    |shift_reg_address0  |  21|          4|    4|         16|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 134|         29|  111|        278|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |acc_0_reg_91       |  32|   0|   32|          0|
    |ap_CS_fsm          |  12|   0|   12|          0|
    |c_load_reg_213     |  32|   0|   32|          0|
    |data_0_reg_116     |  32|   0|   32|          0|
    |i_0_reg_104        |   5|   0|    5|          0|
    |i_reg_208          |   5|   0|    5|          0|
    |icmp_ln61_reg_189  |   1|   0|    1|          0|
    |mul_ln68_reg_218   |  32|   0|   32|          0|
    |sext_ln60_reg_180  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 183|   0|  183|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

