#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fcead704740 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x600003edb9f0_0 .var "A", 7 0;
v0x600003edb180_0 .var "B", 7 0;
v0x600003eda910_0 .net "Y", 7 0, L_0x600003ddce60;  1 drivers
v0x600003eda0a0_0 .var "carry_in", 0 0;
v0x600003ed9830_0 .net "carry_out", 0 0, L_0x600003ddcfa0;  1 drivers
S_0x7fceae904f00 .scope module, "adder" "Adder" 2 8, 3 30 0, S_0x7fcead704740;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 8 "Y";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x600003edfc30_0 .net "A", 7 0, v0x600003edb9f0_0;  1 drivers
v0x600003edfcc0_0 .net "B", 7 0, v0x600003edb180_0;  1 drivers
v0x600003edfd50_0 .net "Y", 7 0, L_0x600003ddce60;  alias, 1 drivers
v0x600003edfde0_0 .net "carry", 7 0, L_0x600003ddcf00;  1 drivers
v0x600003edfe70_0 .net "carry_in", 0 0, v0x600003eda0a0_0;  1 drivers
v0x600003edff00_0 .net "carry_out", 0 0, L_0x600003ddcfa0;  alias, 1 drivers
L_0x600003ddc000 .part v0x600003edb9f0_0, 0, 1;
L_0x600003ddc0a0 .part v0x600003edb180_0, 0, 1;
L_0x600003ddc140 .part v0x600003edb9f0_0, 1, 1;
L_0x600003ddc1e0 .part v0x600003edb180_0, 1, 1;
L_0x600003ddc280 .part L_0x600003ddcf00, 0, 1;
L_0x600003ddc320 .part v0x600003edb9f0_0, 2, 1;
L_0x600003ddc3c0 .part v0x600003edb180_0, 2, 1;
L_0x600003ddc460 .part L_0x600003ddcf00, 1, 1;
L_0x600003ddc500 .part v0x600003edb9f0_0, 3, 1;
L_0x600003ddc5a0 .part v0x600003edb180_0, 3, 1;
L_0x600003ddc640 .part L_0x600003ddcf00, 2, 1;
L_0x600003ddc6e0 .part v0x600003edb9f0_0, 4, 1;
L_0x600003ddc780 .part v0x600003edb180_0, 4, 1;
L_0x600003ddc820 .part L_0x600003ddcf00, 3, 1;
L_0x600003ddc8c0 .part v0x600003edb9f0_0, 5, 1;
L_0x600003ddc960 .part v0x600003edb180_0, 5, 1;
L_0x600003ddca00 .part L_0x600003ddcf00, 4, 1;
L_0x600003ddcaa0 .part v0x600003edb9f0_0, 6, 1;
L_0x600003ddcb40 .part v0x600003edb180_0, 6, 1;
L_0x600003ddcc80 .part L_0x600003ddcf00, 5, 1;
L_0x600003ddcd20 .part v0x600003edb9f0_0, 7, 1;
L_0x600003ddcbe0 .part v0x600003edb180_0, 7, 1;
L_0x600003ddcdc0 .part L_0x600003ddcf00, 6, 1;
LS_0x600003ddce60_0_0 .concat8 [ 1 1 1 1], L_0x6000027d8850, L_0x6000027d8cb0, L_0x6000027d9110, L_0x6000027d9570;
LS_0x600003ddce60_0_4 .concat8 [ 1 1 1 1], L_0x6000027d99d0, L_0x6000027d9ea0, L_0x6000027da290, L_0x6000027da6f0;
L_0x600003ddce60 .concat8 [ 4 4 0 0], LS_0x600003ddce60_0_0, LS_0x600003ddce60_0_4;
LS_0x600003ddcf00_0_0 .concat8 [ 1 1 1 1], L_0x6000027d8620, L_0x6000027d8a80, L_0x6000027d8ee0, L_0x6000027d9340;
LS_0x600003ddcf00_0_4 .concat8 [ 1 1 1 1], L_0x6000027d97a0, L_0x6000027d9c70, L_0x6000027da060, L_0x6000027da4c0;
L_0x600003ddcf00 .concat8 [ 4 4 0 0], LS_0x600003ddcf00_0_0, LS_0x600003ddcf00_0_4;
L_0x600003ddcfa0 .part L_0x600003ddcf00, 7, 1;
S_0x7fceae905070 .scope module, "add0" "FAdder" 3 39, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027d8460 .functor AND 1, L_0x600003ddc000, L_0x600003ddc0a0, C4<1>, C4<1>;
L_0x6000027d84d0 .functor AND 1, L_0x600003ddc0a0, v0x600003eda0a0_0, C4<1>, C4<1>;
L_0x6000027d8540 .functor OR 1, L_0x6000027d8460, L_0x6000027d84d0, C4<0>, C4<0>;
L_0x6000027d85b0 .functor AND 1, v0x600003eda0a0_0, L_0x600003ddc000, C4<1>, C4<1>;
L_0x6000027d8620 .functor OR 1, L_0x6000027d8540, L_0x6000027d85b0, C4<0>, C4<0>;
L_0x6000027d8690 .functor OR 1, L_0x600003ddc000, L_0x600003ddc0a0, C4<0>, C4<0>;
L_0x6000027d8700 .functor OR 1, L_0x6000027d8690, v0x600003eda0a0_0, C4<0>, C4<0>;
L_0x6000027d8770 .functor XOR 1, L_0x600003ddc000, L_0x600003ddc0a0, C4<0>, C4<0>;
L_0x6000027d87e0 .functor XOR 1, L_0x6000027d8770, v0x600003eda0a0_0, C4<0>, C4<0>;
L_0x6000027d8850 .functor AND 1, L_0x6000027d8700, L_0x6000027d87e0, C4<1>, C4<1>;
v0x600003edc1b0_0 .net "A", 0 0, L_0x600003ddc000;  1 drivers
v0x600003edc240_0 .net "B", 0 0, L_0x600003ddc0a0;  1 drivers
v0x600003edc2d0_0 .net "C", 0 0, v0x600003eda0a0_0;  alias, 1 drivers
v0x600003edc360_0 .net "C1", 0 0, L_0x6000027d8620;  1 drivers
v0x600003edc3f0_0 .net "Y", 0 0, L_0x6000027d8850;  1 drivers
v0x600003edc480_0 .net *"_ivl_0", 0 0, L_0x6000027d8460;  1 drivers
v0x600003edc510_0 .net *"_ivl_10", 0 0, L_0x6000027d8690;  1 drivers
v0x600003edc5a0_0 .net *"_ivl_12", 0 0, L_0x6000027d8700;  1 drivers
v0x600003edc630_0 .net *"_ivl_14", 0 0, L_0x6000027d8770;  1 drivers
v0x600003edc6c0_0 .net *"_ivl_16", 0 0, L_0x6000027d87e0;  1 drivers
v0x600003edc750_0 .net *"_ivl_2", 0 0, L_0x6000027d84d0;  1 drivers
v0x600003edc7e0_0 .net *"_ivl_4", 0 0, L_0x6000027d8540;  1 drivers
v0x600003edc870_0 .net *"_ivl_6", 0 0, L_0x6000027d85b0;  1 drivers
S_0x7fceae9041b0 .scope module, "add1" "FAdder" 3 40, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027d88c0 .functor AND 1, L_0x600003ddc140, L_0x600003ddc1e0, C4<1>, C4<1>;
L_0x6000027d8930 .functor AND 1, L_0x600003ddc1e0, L_0x600003ddc280, C4<1>, C4<1>;
L_0x6000027d89a0 .functor OR 1, L_0x6000027d88c0, L_0x6000027d8930, C4<0>, C4<0>;
L_0x6000027d8a10 .functor AND 1, L_0x600003ddc280, L_0x600003ddc140, C4<1>, C4<1>;
L_0x6000027d8a80 .functor OR 1, L_0x6000027d89a0, L_0x6000027d8a10, C4<0>, C4<0>;
L_0x6000027d8af0 .functor OR 1, L_0x600003ddc140, L_0x600003ddc1e0, C4<0>, C4<0>;
L_0x6000027d8b60 .functor OR 1, L_0x6000027d8af0, L_0x600003ddc280, C4<0>, C4<0>;
L_0x6000027d8bd0 .functor XOR 1, L_0x600003ddc140, L_0x600003ddc1e0, C4<0>, C4<0>;
L_0x6000027d8c40 .functor XOR 1, L_0x6000027d8bd0, L_0x600003ddc280, C4<0>, C4<0>;
L_0x6000027d8cb0 .functor AND 1, L_0x6000027d8b60, L_0x6000027d8c40, C4<1>, C4<1>;
v0x600003edc900_0 .net "A", 0 0, L_0x600003ddc140;  1 drivers
v0x600003edc990_0 .net "B", 0 0, L_0x600003ddc1e0;  1 drivers
v0x600003edca20_0 .net "C", 0 0, L_0x600003ddc280;  1 drivers
v0x600003edcab0_0 .net "C1", 0 0, L_0x6000027d8a80;  1 drivers
v0x600003edcb40_0 .net "Y", 0 0, L_0x6000027d8cb0;  1 drivers
v0x600003edcbd0_0 .net *"_ivl_0", 0 0, L_0x6000027d88c0;  1 drivers
v0x600003edcc60_0 .net *"_ivl_10", 0 0, L_0x6000027d8af0;  1 drivers
v0x600003edccf0_0 .net *"_ivl_12", 0 0, L_0x6000027d8b60;  1 drivers
v0x600003edcd80_0 .net *"_ivl_14", 0 0, L_0x6000027d8bd0;  1 drivers
v0x600003edce10_0 .net *"_ivl_16", 0 0, L_0x6000027d8c40;  1 drivers
v0x600003edcea0_0 .net *"_ivl_2", 0 0, L_0x6000027d8930;  1 drivers
v0x600003edcf30_0 .net *"_ivl_4", 0 0, L_0x6000027d89a0;  1 drivers
v0x600003edcfc0_0 .net *"_ivl_6", 0 0, L_0x6000027d8a10;  1 drivers
S_0x7fceae904320 .scope module, "add2" "FAdder" 3 41, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027d8d20 .functor AND 1, L_0x600003ddc320, L_0x600003ddc3c0, C4<1>, C4<1>;
L_0x6000027d8d90 .functor AND 1, L_0x600003ddc3c0, L_0x600003ddc460, C4<1>, C4<1>;
L_0x6000027d8e00 .functor OR 1, L_0x6000027d8d20, L_0x6000027d8d90, C4<0>, C4<0>;
L_0x6000027d8e70 .functor AND 1, L_0x600003ddc460, L_0x600003ddc320, C4<1>, C4<1>;
L_0x6000027d8ee0 .functor OR 1, L_0x6000027d8e00, L_0x6000027d8e70, C4<0>, C4<0>;
L_0x6000027d8f50 .functor OR 1, L_0x600003ddc320, L_0x600003ddc3c0, C4<0>, C4<0>;
L_0x6000027d8fc0 .functor OR 1, L_0x6000027d8f50, L_0x600003ddc460, C4<0>, C4<0>;
L_0x6000027d9030 .functor XOR 1, L_0x600003ddc320, L_0x600003ddc3c0, C4<0>, C4<0>;
L_0x6000027d90a0 .functor XOR 1, L_0x6000027d9030, L_0x600003ddc460, C4<0>, C4<0>;
L_0x6000027d9110 .functor AND 1, L_0x6000027d8fc0, L_0x6000027d90a0, C4<1>, C4<1>;
v0x600003edd050_0 .net "A", 0 0, L_0x600003ddc320;  1 drivers
v0x600003edd0e0_0 .net "B", 0 0, L_0x600003ddc3c0;  1 drivers
v0x600003edd170_0 .net "C", 0 0, L_0x600003ddc460;  1 drivers
v0x600003edd200_0 .net "C1", 0 0, L_0x6000027d8ee0;  1 drivers
v0x600003edd290_0 .net "Y", 0 0, L_0x6000027d9110;  1 drivers
v0x600003edd320_0 .net *"_ivl_0", 0 0, L_0x6000027d8d20;  1 drivers
v0x600003edd3b0_0 .net *"_ivl_10", 0 0, L_0x6000027d8f50;  1 drivers
v0x600003edd440_0 .net *"_ivl_12", 0 0, L_0x6000027d8fc0;  1 drivers
v0x600003edd4d0_0 .net *"_ivl_14", 0 0, L_0x6000027d9030;  1 drivers
v0x600003edd560_0 .net *"_ivl_16", 0 0, L_0x6000027d90a0;  1 drivers
v0x600003edd5f0_0 .net *"_ivl_2", 0 0, L_0x6000027d8d90;  1 drivers
v0x600003edd680_0 .net *"_ivl_4", 0 0, L_0x6000027d8e00;  1 drivers
v0x600003edd710_0 .net *"_ivl_6", 0 0, L_0x6000027d8e70;  1 drivers
S_0x7fceae904490 .scope module, "add3" "FAdder" 3 42, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027d9180 .functor AND 1, L_0x600003ddc500, L_0x600003ddc5a0, C4<1>, C4<1>;
L_0x6000027d91f0 .functor AND 1, L_0x600003ddc5a0, L_0x600003ddc640, C4<1>, C4<1>;
L_0x6000027d9260 .functor OR 1, L_0x6000027d9180, L_0x6000027d91f0, C4<0>, C4<0>;
L_0x6000027d92d0 .functor AND 1, L_0x600003ddc640, L_0x600003ddc500, C4<1>, C4<1>;
L_0x6000027d9340 .functor OR 1, L_0x6000027d9260, L_0x6000027d92d0, C4<0>, C4<0>;
L_0x6000027d93b0 .functor OR 1, L_0x600003ddc500, L_0x600003ddc5a0, C4<0>, C4<0>;
L_0x6000027d9420 .functor OR 1, L_0x6000027d93b0, L_0x600003ddc640, C4<0>, C4<0>;
L_0x6000027d9490 .functor XOR 1, L_0x600003ddc500, L_0x600003ddc5a0, C4<0>, C4<0>;
L_0x6000027d9500 .functor XOR 1, L_0x6000027d9490, L_0x600003ddc640, C4<0>, C4<0>;
L_0x6000027d9570 .functor AND 1, L_0x6000027d9420, L_0x6000027d9500, C4<1>, C4<1>;
v0x600003edd7a0_0 .net "A", 0 0, L_0x600003ddc500;  1 drivers
v0x600003edd830_0 .net "B", 0 0, L_0x600003ddc5a0;  1 drivers
v0x600003edd8c0_0 .net "C", 0 0, L_0x600003ddc640;  1 drivers
v0x600003edd950_0 .net "C1", 0 0, L_0x6000027d9340;  1 drivers
v0x600003edd9e0_0 .net "Y", 0 0, L_0x6000027d9570;  1 drivers
v0x600003edda70_0 .net *"_ivl_0", 0 0, L_0x6000027d9180;  1 drivers
v0x600003eddb00_0 .net *"_ivl_10", 0 0, L_0x6000027d93b0;  1 drivers
v0x600003eddb90_0 .net *"_ivl_12", 0 0, L_0x6000027d9420;  1 drivers
v0x600003eddc20_0 .net *"_ivl_14", 0 0, L_0x6000027d9490;  1 drivers
v0x600003eddcb0_0 .net *"_ivl_16", 0 0, L_0x6000027d9500;  1 drivers
v0x600003eddd40_0 .net *"_ivl_2", 0 0, L_0x6000027d91f0;  1 drivers
v0x600003edddd0_0 .net *"_ivl_4", 0 0, L_0x6000027d9260;  1 drivers
v0x600003edde60_0 .net *"_ivl_6", 0 0, L_0x6000027d92d0;  1 drivers
S_0x7fceae904600 .scope module, "add4" "FAdder" 3 43, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027d95e0 .functor AND 1, L_0x600003ddc6e0, L_0x600003ddc780, C4<1>, C4<1>;
L_0x6000027d9650 .functor AND 1, L_0x600003ddc780, L_0x600003ddc820, C4<1>, C4<1>;
L_0x6000027d96c0 .functor OR 1, L_0x6000027d95e0, L_0x6000027d9650, C4<0>, C4<0>;
L_0x6000027d9730 .functor AND 1, L_0x600003ddc820, L_0x600003ddc6e0, C4<1>, C4<1>;
L_0x6000027d97a0 .functor OR 1, L_0x6000027d96c0, L_0x6000027d9730, C4<0>, C4<0>;
L_0x6000027d9810 .functor OR 1, L_0x600003ddc6e0, L_0x600003ddc780, C4<0>, C4<0>;
L_0x6000027d9880 .functor OR 1, L_0x6000027d9810, L_0x600003ddc820, C4<0>, C4<0>;
L_0x6000027d98f0 .functor XOR 1, L_0x600003ddc6e0, L_0x600003ddc780, C4<0>, C4<0>;
L_0x6000027d9960 .functor XOR 1, L_0x6000027d98f0, L_0x600003ddc820, C4<0>, C4<0>;
L_0x6000027d99d0 .functor AND 1, L_0x6000027d9880, L_0x6000027d9960, C4<1>, C4<1>;
v0x600003eddef0_0 .net "A", 0 0, L_0x600003ddc6e0;  1 drivers
v0x600003eddf80_0 .net "B", 0 0, L_0x600003ddc780;  1 drivers
v0x600003ede010_0 .net "C", 0 0, L_0x600003ddc820;  1 drivers
v0x600003ede0a0_0 .net "C1", 0 0, L_0x6000027d97a0;  1 drivers
v0x600003ede130_0 .net "Y", 0 0, L_0x6000027d99d0;  1 drivers
v0x600003ede1c0_0 .net *"_ivl_0", 0 0, L_0x6000027d95e0;  1 drivers
v0x600003ede250_0 .net *"_ivl_10", 0 0, L_0x6000027d9810;  1 drivers
v0x600003ede2e0_0 .net *"_ivl_12", 0 0, L_0x6000027d9880;  1 drivers
v0x600003ede370_0 .net *"_ivl_14", 0 0, L_0x6000027d98f0;  1 drivers
v0x600003ede400_0 .net *"_ivl_16", 0 0, L_0x6000027d9960;  1 drivers
v0x600003ede490_0 .net *"_ivl_2", 0 0, L_0x6000027d9650;  1 drivers
v0x600003ede520_0 .net *"_ivl_4", 0 0, L_0x6000027d96c0;  1 drivers
v0x600003ede5b0_0 .net *"_ivl_6", 0 0, L_0x6000027d9730;  1 drivers
S_0x7fceae904770 .scope module, "add5" "FAdder" 3 44, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027d9ab0 .functor AND 1, L_0x600003ddc8c0, L_0x600003ddc960, C4<1>, C4<1>;
L_0x6000027d9b20 .functor AND 1, L_0x600003ddc960, L_0x600003ddca00, C4<1>, C4<1>;
L_0x6000027d9b90 .functor OR 1, L_0x6000027d9ab0, L_0x6000027d9b20, C4<0>, C4<0>;
L_0x6000027d9c00 .functor AND 1, L_0x600003ddca00, L_0x600003ddc8c0, C4<1>, C4<1>;
L_0x6000027d9c70 .functor OR 1, L_0x6000027d9b90, L_0x6000027d9c00, C4<0>, C4<0>;
L_0x6000027d9ce0 .functor OR 1, L_0x600003ddc8c0, L_0x600003ddc960, C4<0>, C4<0>;
L_0x6000027d9d50 .functor OR 1, L_0x6000027d9ce0, L_0x600003ddca00, C4<0>, C4<0>;
L_0x6000027d9dc0 .functor XOR 1, L_0x600003ddc8c0, L_0x600003ddc960, C4<0>, C4<0>;
L_0x6000027d9e30 .functor XOR 1, L_0x6000027d9dc0, L_0x600003ddca00, C4<0>, C4<0>;
L_0x6000027d9ea0 .functor AND 1, L_0x6000027d9d50, L_0x6000027d9e30, C4<1>, C4<1>;
v0x600003ede640_0 .net "A", 0 0, L_0x600003ddc8c0;  1 drivers
v0x600003ede6d0_0 .net "B", 0 0, L_0x600003ddc960;  1 drivers
v0x600003ede760_0 .net "C", 0 0, L_0x600003ddca00;  1 drivers
v0x600003ede7f0_0 .net "C1", 0 0, L_0x6000027d9c70;  1 drivers
v0x600003ede880_0 .net "Y", 0 0, L_0x6000027d9ea0;  1 drivers
v0x600003ede910_0 .net *"_ivl_0", 0 0, L_0x6000027d9ab0;  1 drivers
v0x600003ede9a0_0 .net *"_ivl_10", 0 0, L_0x6000027d9ce0;  1 drivers
v0x600003edea30_0 .net *"_ivl_12", 0 0, L_0x6000027d9d50;  1 drivers
v0x600003edeac0_0 .net *"_ivl_14", 0 0, L_0x6000027d9dc0;  1 drivers
v0x600003edeb50_0 .net *"_ivl_16", 0 0, L_0x6000027d9e30;  1 drivers
v0x600003edebe0_0 .net *"_ivl_2", 0 0, L_0x6000027d9b20;  1 drivers
v0x600003edec70_0 .net *"_ivl_4", 0 0, L_0x6000027d9b90;  1 drivers
v0x600003eded00_0 .net *"_ivl_6", 0 0, L_0x6000027d9c00;  1 drivers
S_0x7fceae9048e0 .scope module, "add6" "FAdder" 3 45, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027d9a40 .functor AND 1, L_0x600003ddcaa0, L_0x600003ddcb40, C4<1>, C4<1>;
L_0x6000027d9f10 .functor AND 1, L_0x600003ddcb40, L_0x600003ddcc80, C4<1>, C4<1>;
L_0x6000027d9f80 .functor OR 1, L_0x6000027d9a40, L_0x6000027d9f10, C4<0>, C4<0>;
L_0x6000027d9ff0 .functor AND 1, L_0x600003ddcc80, L_0x600003ddcaa0, C4<1>, C4<1>;
L_0x6000027da060 .functor OR 1, L_0x6000027d9f80, L_0x6000027d9ff0, C4<0>, C4<0>;
L_0x6000027da0d0 .functor OR 1, L_0x600003ddcaa0, L_0x600003ddcb40, C4<0>, C4<0>;
L_0x6000027da140 .functor OR 1, L_0x6000027da0d0, L_0x600003ddcc80, C4<0>, C4<0>;
L_0x6000027da1b0 .functor XOR 1, L_0x600003ddcaa0, L_0x600003ddcb40, C4<0>, C4<0>;
L_0x6000027da220 .functor XOR 1, L_0x6000027da1b0, L_0x600003ddcc80, C4<0>, C4<0>;
L_0x6000027da290 .functor AND 1, L_0x6000027da140, L_0x6000027da220, C4<1>, C4<1>;
v0x600003eded90_0 .net "A", 0 0, L_0x600003ddcaa0;  1 drivers
v0x600003edee20_0 .net "B", 0 0, L_0x600003ddcb40;  1 drivers
v0x600003edeeb0_0 .net "C", 0 0, L_0x600003ddcc80;  1 drivers
v0x600003edef40_0 .net "C1", 0 0, L_0x6000027da060;  1 drivers
v0x600003edefd0_0 .net "Y", 0 0, L_0x6000027da290;  1 drivers
v0x600003edf060_0 .net *"_ivl_0", 0 0, L_0x6000027d9a40;  1 drivers
v0x600003edf0f0_0 .net *"_ivl_10", 0 0, L_0x6000027da0d0;  1 drivers
v0x600003edf180_0 .net *"_ivl_12", 0 0, L_0x6000027da140;  1 drivers
v0x600003edf210_0 .net *"_ivl_14", 0 0, L_0x6000027da1b0;  1 drivers
v0x600003edf2a0_0 .net *"_ivl_16", 0 0, L_0x6000027da220;  1 drivers
v0x600003edf330_0 .net *"_ivl_2", 0 0, L_0x6000027d9f10;  1 drivers
v0x600003edf3c0_0 .net *"_ivl_4", 0 0, L_0x6000027d9f80;  1 drivers
v0x600003edf450_0 .net *"_ivl_6", 0 0, L_0x6000027d9ff0;  1 drivers
S_0x7fceae905500 .scope module, "add7" "FAdder" 3 46, 3 17 0, S_0x7fceae904f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Y";
    .port_info 4 /OUTPUT 1 "C1";
L_0x6000027da300 .functor AND 1, L_0x600003ddcd20, L_0x600003ddcbe0, C4<1>, C4<1>;
L_0x6000027da370 .functor AND 1, L_0x600003ddcbe0, L_0x600003ddcdc0, C4<1>, C4<1>;
L_0x6000027da3e0 .functor OR 1, L_0x6000027da300, L_0x6000027da370, C4<0>, C4<0>;
L_0x6000027da450 .functor AND 1, L_0x600003ddcdc0, L_0x600003ddcd20, C4<1>, C4<1>;
L_0x6000027da4c0 .functor OR 1, L_0x6000027da3e0, L_0x6000027da450, C4<0>, C4<0>;
L_0x6000027da530 .functor OR 1, L_0x600003ddcd20, L_0x600003ddcbe0, C4<0>, C4<0>;
L_0x6000027da5a0 .functor OR 1, L_0x6000027da530, L_0x600003ddcdc0, C4<0>, C4<0>;
L_0x6000027da610 .functor XOR 1, L_0x600003ddcd20, L_0x600003ddcbe0, C4<0>, C4<0>;
L_0x6000027da680 .functor XOR 1, L_0x6000027da610, L_0x600003ddcdc0, C4<0>, C4<0>;
L_0x6000027da6f0 .functor AND 1, L_0x6000027da5a0, L_0x6000027da680, C4<1>, C4<1>;
v0x600003edf4e0_0 .net "A", 0 0, L_0x600003ddcd20;  1 drivers
v0x600003edf570_0 .net "B", 0 0, L_0x600003ddcbe0;  1 drivers
v0x600003edf600_0 .net "C", 0 0, L_0x600003ddcdc0;  1 drivers
v0x600003edf690_0 .net "C1", 0 0, L_0x6000027da4c0;  1 drivers
v0x600003edf720_0 .net "Y", 0 0, L_0x6000027da6f0;  1 drivers
v0x600003edf7b0_0 .net *"_ivl_0", 0 0, L_0x6000027da300;  1 drivers
v0x600003edf840_0 .net *"_ivl_10", 0 0, L_0x6000027da530;  1 drivers
v0x600003edf8d0_0 .net *"_ivl_12", 0 0, L_0x6000027da5a0;  1 drivers
v0x600003edf960_0 .net *"_ivl_14", 0 0, L_0x6000027da610;  1 drivers
v0x600003edf9f0_0 .net *"_ivl_16", 0 0, L_0x6000027da680;  1 drivers
v0x600003edfa80_0 .net *"_ivl_2", 0 0, L_0x6000027da370;  1 drivers
v0x600003edfb10_0 .net *"_ivl_4", 0 0, L_0x6000027da3e0;  1 drivers
v0x600003edfba0_0 .net *"_ivl_6", 0 0, L_0x6000027da450;  1 drivers
    .scope S_0x7fcead704740;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "testrun.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fcead704740 {0 0 0};
    %pushi/vec4 94, 0, 8;
    %store/vec4 v0x600003edb9f0_0, 0, 8;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0x600003edb180_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003eda0a0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 20 "$display", "%d + %d = %d, carry = %b", v0x600003edb9f0_0, v0x600003edb180_0, v0x600003eda910_0, v0x600003ed9830_0 {0 0 0};
    %pushi/vec4 234, 0, 8;
    %store/vec4 v0x600003edb9f0_0, 0, 8;
    %pushi/vec4 212, 0, 8;
    %store/vec4 v0x600003edb180_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003eda0a0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 27 "$display", "In decimal: %d + %d + 1 = %d, carry = %b", v0x600003edb9f0_0, v0x600003edb180_0, v0x600003eda910_0, v0x600003ed9830_0 {0 0 0};
    %vpi_call 2 28 "$display", "In binary: %b + %b + 1 = %b, carry = %b", v0x600003edb9f0_0, v0x600003edb180_0, v0x600003eda910_0, v0x600003ed9830_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "8bitAdder.v";
