

================================================================
== Vitis HLS Report for 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'
================================================================
* Date:           Wed Jul 16 18:22:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  5.091 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       47|       47|  0.239 us|  0.239 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_Stage2  |       45|       45|        15|          1|          1|    32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m45 = alloca i32 1"   --->   Operation 18 'alloca' 'm45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_s1_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specperformance_ln523 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:523]   --->   Operation 36 'specperformance' 'specperformance_ln523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %m45"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln523 = br void %fpga_resource_hint.VITIS_LOOP_527_1.15" [FFT.cpp:523]   --->   Operation 38 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m45_load = load i8 %m45" [FFT.cpp:523]   --->   Operation 39 'load' 'm45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %m45_load, i32 2, i32 6" [FFT.cpp:523]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] ( I:1.46ns O:1.46ns )   --->   "%data_s1_stream_vector_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_s1_stream_vector" [FFT.cpp:526]   --->   Operation 41 'read' 'data_s1_stream_vector_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln526 = trunc i256 %data_s1_stream_vector_read" [FFT.cpp:526]   --->   Operation 42 'trunc' 'trunc_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln526_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 32, i32 63" [FFT.cpp:526]   --->   Operation 43 'partselect' 'trunc_ln526_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln526_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 64, i32 95" [FFT.cpp:526]   --->   Operation 44 'partselect' 'trunc_ln526_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln526_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 96, i32 127" [FFT.cpp:526]   --->   Operation 45 'partselect' 'trunc_ln526_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln526_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 128, i32 159" [FFT.cpp:526]   --->   Operation 46 'partselect' 'trunc_ln526_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln526_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 160, i32 191" [FFT.cpp:526]   --->   Operation 47 'partselect' 'trunc_ln526_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln526_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 192, i32 223" [FFT.cpp:526]   --->   Operation 48 'partselect' 'trunc_ln526_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln526_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %data_s1_stream_vector_read, i32 224, i32 255" [FFT.cpp:526]   --->   Operation 49 'partselect' 'trunc_ln526_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%d0 = bitcast i32 %trunc_ln526" [FFT.cpp:526]   --->   Operation 50 'bitcast' 'd0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%d0_9 = bitcast i32 %trunc_ln526_7" [FFT.cpp:526]   --->   Operation 51 'bitcast' 'd0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%d0_10 = bitcast i32 %trunc_ln526_8" [FFT.cpp:526]   --->   Operation 52 'bitcast' 'd0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%d0_11 = bitcast i32 %trunc_ln526_9" [FFT.cpp:526]   --->   Operation 53 'bitcast' 'd0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%d1_25 = bitcast i32 %trunc_ln526_s" [FFT.cpp:526]   --->   Operation 54 'bitcast' 'd1_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%d1_26 = bitcast i32 %trunc_ln526_1" [FFT.cpp:526]   --->   Operation 55 'bitcast' 'd1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%d1 = bitcast i32 %trunc_ln526_2" [FFT.cpp:526]   --->   Operation 56 'bitcast' 'd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%d1_27 = bitcast i32 %trunc_ln526_3" [FFT.cpp:526]   --->   Operation 57 'bitcast' 'd1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [14/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 58 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [14/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 59 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [14/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 60 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [14/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 61 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [14/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 62 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [14/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 63 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [14/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 64 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [14/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 65 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.91ns)   --->   "%m = add i8 %m45_load, i8 4" [FFT.cpp:523]   --->   Operation 66 'add' 'm' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %m, i32 7" [FFT.cpp:523]   --->   Operation 67 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln523 = store i8 %m, i8 %m45" [FFT.cpp:523]   --->   Operation 68 'store' 'store_ln523' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln523 = br i1 %tmp, void %fpga_resource_hint.VITIS_LOOP_527_1.15, void %FFT_Stage2_vectorstreamIn_arrayOut_parametize.exit" [FFT.cpp:523]   --->   Operation 69 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 70 [13/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 70 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [13/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 71 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [13/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 72 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [13/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 73 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [13/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 74 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [13/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 75 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [13/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 76 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [13/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 77 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.38>
ST_3 : Operation 78 [12/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 78 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [12/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 79 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [12/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 80 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [12/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 81 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [12/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 82 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [12/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 83 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [12/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 84 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [12/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 85 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.38>
ST_4 : Operation 86 [11/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 86 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [11/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 87 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [11/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 88 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [11/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 89 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [11/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 90 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [11/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 91 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [11/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 92 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [11/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 93 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.38>
ST_5 : Operation 94 [10/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 94 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [10/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 95 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [10/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 96 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [10/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 97 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [10/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 98 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [10/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 99 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [10/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 100 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [10/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 101 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.38>
ST_6 : Operation 102 [9/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 102 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [9/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 103 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [9/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 104 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [9/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 105 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [9/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 106 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [9/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 107 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [9/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 108 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [9/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 109 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.38>
ST_7 : Operation 110 [8/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 110 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [8/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 111 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [8/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 112 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [8/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 113 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [8/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 114 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [8/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 115 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [8/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 116 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [8/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 117 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.38>
ST_8 : Operation 118 [7/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 118 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [7/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 119 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [7/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 120 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [7/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 121 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [7/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 122 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [7/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 123 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [7/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 124 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [7/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 125 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.38>
ST_9 : Operation 126 [6/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 126 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [6/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 127 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [6/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 128 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [6/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 129 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [6/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 130 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [6/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 131 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [6/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 132 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [6/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 133 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.38>
ST_10 : Operation 134 [5/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 134 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [5/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 135 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [5/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 136 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [5/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 137 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [5/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 138 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [5/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 139 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [5/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 140 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [5/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 141 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.38>
ST_11 : Operation 142 [4/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 142 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [4/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 143 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [4/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 144 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [4/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 145 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [4/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 146 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [4/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 147 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [4/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 148 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [4/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 149 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.38>
ST_12 : Operation 150 [3/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 150 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [3/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 151 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [3/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 152 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [3/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 153 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [3/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 154 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [3/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 155 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [3/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 156 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [3/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 157 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.38>
ST_13 : Operation 158 [2/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 158 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [2/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 159 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [2/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 160 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [2/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 161 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [2/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 162 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [2/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 163 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [2/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 164 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [2/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 165 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.38>
ST_14 : Operation 166 [1/14] (3.38ns)   --->   "%d2_real = fadd i32 %d0, i32 %d1_25" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 166 'fadd' 'd2_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:470->FFT.cpp:537]   --->   Operation 167 'specfucore' 'specfucore_ln470' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/14] (3.38ns)   --->   "%d2_imag = fadd i32 %d0_9, i32 %d1_26" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 168 'fadd' 'd2_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:471->FFT.cpp:537]   --->   Operation 169 'specfucore' 'specfucore_ln471' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/14] (3.38ns)   --->   "%d3_real = fsub i32 %d0, i32 %d1_25" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 170 'fsub' 'd3_real' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:472->FFT.cpp:537]   --->   Operation 171 'specfucore' 'specfucore_ln472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/14] (3.38ns)   --->   "%d3_imag = fsub i32 %d0_9, i32 %d1_26" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 172 'fsub' 'd3_imag' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:473->FFT.cpp:537]   --->   Operation 173 'specfucore' 'specfucore_ln473' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/14] (3.38ns)   --->   "%d2_real_6 = fadd i32 %d0_10, i32 %d1_27" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 174 'fadd' 'd2_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:470->FFT.cpp:538]   --->   Operation 175 'specfucore' 'specfucore_ln470' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/14] (3.38ns)   --->   "%d2_imag_6 = fsub i32 %d0_11, i32 %d1" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 176 'fsub' 'd2_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:471->FFT.cpp:538]   --->   Operation 177 'specfucore' 'specfucore_ln471' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/14] (3.38ns)   --->   "%d3_real_6 = fsub i32 %d0_10, i32 %d1_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 178 'fsub' 'd3_real_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:472->FFT.cpp:538]   --->   Operation 179 'specfucore' 'specfucore_ln472' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/14] (3.38ns)   --->   "%d3_imag_6 = fadd i32 %d0_11, i32 %d1" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 180 'fadd' 'd3_imag_6' <Predicate = true> <Delay = 3.38> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 13> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:473->FFT.cpp:538]   --->   Operation 181 'specfucore' 'specfucore_ln473' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:0]   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln523 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:523]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [FFT.cpp:523]   --->   Operation 184 'specloopname' 'specloopname_ln523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specperformance_ln524 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:524]   --->   Operation 185 'specperformance' 'specperformance_ln524' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i5 %lshr_ln" [FFT.cpp:523]   --->   Operation 186 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [FFT.cpp:476->FFT.cpp:537]   --->   Operation 187 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin9_i" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 188 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [FFT.cpp:477->FFT.cpp:537]   --->   Operation 189 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin7_i" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 190 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [FFT.cpp:478->FFT.cpp:537]   --->   Operation 191 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin5_i" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 192 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [FFT.cpp:479->FFT.cpp:537]   --->   Operation 193 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin3_i" [FFT.cpp:480->FFT.cpp:537]   --->   Operation 194 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [FFT.cpp:476->FFT.cpp:538]   --->   Operation 195 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin1_i" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 196 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [FFT.cpp:477->FFT.cpp:538]   --->   Operation 197 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin_i" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 198 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [FFT.cpp:478->FFT.cpp:538]   --->   Operation 199 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin13_i" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 200 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [FFT.cpp:479->FFT.cpp:538]   --->   Operation 201 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin11_i" [FFT.cpp:480->FFT.cpp:538]   --->   Operation 202 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0, i64 0, i64 %zext_ln523" [FFT.cpp:539]   --->   Operation 203 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_0, i64 0, i64 %zext_ln523" [FFT.cpp:539]   --->   Operation 204 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_2, i64 0, i64 %zext_ln523" [FFT.cpp:540]   --->   Operation 205 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_2, i64 0, i64 %zext_ln523" [FFT.cpp:540]   --->   Operation 206 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_1, i64 0, i64 %zext_ln523" [FFT.cpp:541]   --->   Operation 207 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_1, i64 0, i64 %zext_ln523" [FFT.cpp:541]   --->   Operation 208 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_3, i64 0, i64 %zext_ln523" [FFT.cpp:542]   --->   Operation 209 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_1_3, i64 0, i64 %zext_ln523" [FFT.cpp:542]   --->   Operation 210 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln539 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:539]   --->   Operation 211 'store' 'store_ln539' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 212 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln540 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:540]   --->   Operation 212 'store' 'store_ln540' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 213 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln541 = store i32 %d2_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:541]   --->   Operation 213 'store' 'store_ln541' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 214 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln542 = store i32 %d3_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:542]   --->   Operation 214 'store' 'store_ln542' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 215 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln539 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:539]   --->   Operation 215 'store' 'store_ln539' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 216 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln540 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:540]   --->   Operation 216 'store' 'store_ln540' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 217 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln541 = store i32 %d2_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:541]   --->   Operation 217 'store' 'store_ln541' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 218 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln542 = store i32 %d3_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:542]   --->   Operation 218 'store' 'store_ln542' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 89 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 219 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 219 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'm45' [29]  (1.588 ns)
	'load' operation 8 bit ('m45_load', FFT.cpp:523) on local variable 'm45' [32]  (0.000 ns)
	'add' operation 8 bit ('m', FFT.cpp:523) [104]  (1.915 ns)
	'store' operation 0 bit ('store_ln523', FFT.cpp:523) of variable 'm', FFT.cpp:523 on local variable 'm45' [106]  (1.588 ns)

 <State 2>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 3>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 4>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 5>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 6>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 7>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 8>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 9>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 10>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 11>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 12>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 13>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 14>: 3.384ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:477->FFT.cpp:537) [57]  (3.384 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr', FFT.cpp:539) [88]  (0.000 ns)
	'store' operation 0 bit ('store_ln539', FFT.cpp:539) of variable 'd2_real', FFT.cpp:477->FFT.cpp:537 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_0_0_0' [96]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
