// Header Section
// VHDL testbench memorySys_TB
// Generated by HDLGen, Github https://github.com/abishek-bupathi/HDLGen
// Reference: https://tinyurl.com/vicilogicVHDLTips 
// Component Name : memorySys
// Title          : 2 x 4-digit memory array write/read and bank select mux
// Description    : refer to component hdl model fro function description and signal dictionary
// Author(s)      : Fearghal Morgan
// Company        : University of Galway
// Email          : fearghal.morgan@universityofgalway.ie
// Date           : 02/04/2023

module memorySys_TB();

// testbench signal declarations
integer testNo; // aids locating test in simulation waveform
reg endOfSim; // assert at end of simulation to highlight simuation done. Stops clk signal generation.

// Typically use the same signal names as in the Verilog module
reg clk;
reg rst;

reg selMemBankToBeWritten;
reg we;
reg add;
reg dIn;
wire dOut;
reg ce;
reg selMemBankToBeRead;

parameter  period = 20; // 20 ns

initial clk = 1'b1;
initial endOfSim = 1'b0;
 
// Generate clk signal, if sequential component, and endOfSim is 0.
always # (period/2.0) if (~endOfSim) clk = ~ clk;

memorySys UUT
	(
	.clk (clk), 
	.rst (rst), 
	.selMemBankToBeWritten (selMemBankToBeWritten), 
	.we (we), 
	.add (add), 
	.dIn (dIn), 
	.dOut (dOut), 
	.ce (ce), 
	.selMemBankToBeRead (selMemBankToBeRead)
	);

initial
begin
	// Apply default INPUT signal values. Do not assign output signals (generated by the UUT) here
	// Each stimulus signal change occurs 0.2*period after the active low-to-high clk edge
	testNo <= 0;
	selMemBankToBeWritten = 1'b0;
	we = 1'b0;
	add = 21'b0;
	dIn = 41'b0;
	ce = 1'b0;
	selMemBankToBeRead = 1'b0;
	rst    <= 1'b1;
	@(posedge clk);
	rst   <= 1'b0;
	repeat (2)
	@(posedge clk);
	// include testbench stimulus sequence here, i.e, input signal combinations and intervals (wait for n*period)
	// Use new testNo for each test set, to aid locating test on simualtion waveform
	testNo <= 1;

	// include testbench stimulus sequence here. Use new testNo for each test set
// manually added code START
// manually added code END

	endOfSim = 1'b1; // assert to stop clk signal generation

end
endmodule