INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:29:38 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 Buffer_6/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 2.057ns (33.034%)  route 4.170ns (66.966%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5132, unset)         0.672     0.672    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_6/oehb1/data_reg_reg[4]/Q
                         net (fo=5, unplaced)         0.609     1.490    add_17/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.859 r  add_17/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.867    add_17/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.927 r  add_17/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.927    add_17/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.987 r  add_17/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.987    add_17/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.047 r  add_17/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.047    add_17/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.267 f  add_17/data_reg_reg[20]_i_2/O[1]
                         net (fo=4, unplaced)         0.476     2.743    add_17/data_reg_reg[30][17]
                         LUT2 (Prop_lut2_I0_O)        0.155     2.898 r  add_17/Memory_reg_0_7_0_5_i_11__0/O
                         net (fo=1, unplaced)         0.000     2.898    icmp_18/Memory_reg_0_7_0_5_i_2_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     3.195 r  icmp_18/Memory_reg_0_7_0_5_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.195    icmp_18/Memory_reg_0_7_0_5_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     3.344 f  icmp_18/Memory_reg_0_7_0_5_i_2/CO[2]
                         net (fo=14, unplaced)        0.390     3.734    Buffer_9/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I1_O)        0.160     3.894 r  Buffer_9/fifo/i__i_1__4/O
                         net (fo=1, unplaced)         0.340     4.234    store_1/join_write/allPValidAndGate/tmp_we0
                         LUT4 (Prop_lut4_I3_O)        0.053     4.287 r  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=70, unplaced)        0.431     4.718    Buffer_1/oehb1/reg_value_reg_0
                         LUT5 (Prop_lut5_I1_O)        0.053     4.771 f  Buffer_1/oehb1/reg_value_i_2__32/O
                         net (fo=4, unplaced)         0.364     5.135    Buffer_5/oehb1/reg_value_reg
                         LUT6 (Prop_lut6_I3_O)        0.053     5.188 r  Buffer_5/oehb1/reg_value_i_2__21/O
                         net (fo=8, unplaced)         0.378     5.566    fork_3/generateBlocks[0].regblock/Buffer_9_nReadyArray_0
                         LUT6 (Prop_lut6_I2_O)        0.053     5.619 f  fork_3/generateBlocks[0].regblock/reg_value_i_2__7/O
                         net (fo=10, unplaced)        0.383     6.002    forkC_14/generateBlocks[2].regblock/forkStop_2
                         LUT6 (Prop_lut6_I2_O)        0.053     6.055 f  forkC_14/generateBlocks[2].regblock/full_reg_i_3__7/O
                         net (fo=7, unplaced)         0.375     6.430    fork_1/generateBlocks[2].regblock/reg_value_reg_4
                         LUT6 (Prop_lut6_I0_O)        0.053     6.483 r  fork_1/generateBlocks[2].regblock/data_reg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.416     6.899    Buffer_6/oehb1/data_reg_reg[0]_3[0]
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5132, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -2.595    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.141 ; gain = 221.871 ; free physical = 30997 ; free virtual = 228507
