Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.17 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.17 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: tri_level_sync_generator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : tri_level_sync_generator.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : tri_level_sync_generator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/TRI_LEVEL_SYNC_GENERATOR is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd
WARNING:HDLParsers:3215 - Unit work/TRI_LEVEL_SYNC_GENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd
WARNING:HDLParsers:3215 - Unit work/FREERUNNING_REFERENCE is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../freerun_ref.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../freerun_ref.vhd
WARNING:HDLParsers:3215 - Unit work/FREERUNNING_REFERENCE/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../freerun_ref.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../freerun_ref.vhd
WARNING:HDLParsers:3215 - Unit work/SYNCGENERATOR is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../syncgenerator.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../syncgenerator.vhd
WARNING:HDLParsers:3215 - Unit work/SYNCGENERATOR/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../syncgenerator.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../syncgenerator.vhd
WARNING:HDLParsers:3215 - Unit work/TRI_LEVEL_TIMER is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../Tri_level_timer.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_timer.vhd
WARNING:HDLParsers:3215 - Unit work/TRI_LEVEL_TIMER/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../Tri_level_timer.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_timer.vhd
WARNING:HDLParsers:3215 - Unit work/SYNC_STATEMACHINE is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../sync_statemachine.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../sync_statemachine.vhd
WARNING:HDLParsers:3215 - Unit work/SYNC_STATEMACHINE/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../sync_statemachine.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../sync_statemachine.vhd
WARNING:HDLParsers:3215 - Unit work/ANALOG_LEVELS is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../analog_levels.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../analog_levels.vhd
WARNING:HDLParsers:3215 - Unit work/ANALOG_LEVELS/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../analog_levels.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../analog_levels.vhd
WARNING:HDLParsers:3215 - Unit work/SERIAL_INTERFACE is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../serial_interface.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../serial_interface.vhd
WARNING:HDLParsers:3215 - Unit work/SERIAL_INTERFACE/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../serial_interface.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../serial_interface.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_TIMING is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../genlock_timing.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../genlock_timing.vhd
WARNING:HDLParsers:3215 - Unit work/GENLOCK_TIMING/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../genlock_timing.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../genlock_timing.vhd
WARNING:HDLParsers:3215 - Unit work/PHASEDELAY_COUNT is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../phasedelay_count.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../phasedelay_count.vhd
WARNING:HDLParsers:3215 - Unit work/PHASEDELAY_COUNT/BEHAVIORAL is now defined in a different file: was F:/PT8611/Xilinx/fpga_version/v5.03_nof27.03/Tri_level_sync_generator/../phasedelay_count.vhd, now is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../phasedelay_count.vhd
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../phasedelay_count.vhd in Library work.
Architecture behavioral of Entity phasedelay_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../genlock_timing.vhd in Library work.
Entity <genlock_timing> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../syncgenerator.vhd in Library work.
Architecture behavioral of Entity syncgenerator is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../freerun_ref.vhd in Library work.
Architecture behavioral of Entity freerunning_reference is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd in Library work.
Architecture behavioral of Entity tri_level_sync_generator is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 244: Unconnected output port 'tp' of component 'freerunning_reference'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 252: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 258: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 264: Generating a Black Box for component <bufgmux>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd line 270: Generating a Black Box for component <bufgmux>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <syncgenerator> (Architecture <behavioral>).
Entity <syncgenerator> analyzed. Unit <syncgenerator> generated.

Analyzing Entity <genlock_timing> (Architecture <behavioral>).
Entity <genlock_timing> analyzed. Unit <genlock_timing> generated.

Analyzing Entity <phasedelay_count> (Architecture <behavioral>).
Entity <phasedelay_count> analyzed. Unit <phasedelay_count> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <freerunning_reference> (Architecture <behavioral>).
Entity <freerunning_reference> analyzed. Unit <freerunning_reference> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <phasedelay_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../phasedelay_count.vhd.
    Found 1-bit register for signal <sync_delayed>.
    Found 24-bit comparator equal for signal <$n0004> created at line 160.
    Found 1-bit register for signal <counter_active>.
    Found 24-bit register for signal <delay_count>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <phasedelay_count> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0032> created at line 206.
    Found 11-bit comparator equal for signal <$n0041> created at line 342.
    Found 11-bit adder for signal <$n0047> created at line 207.
    Found 2-bit adder for signal <$n0049> created at line 225.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 1-bit register for signal <pulse_type>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../serial_interface.vhd.
WARNING:Xst:1778 - Inout <sync_mode> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<8:6>> is assigned but never used.
WARNING:Xst:1778 - Inout <spl_div<4:0>> is assigned but never used.
    Found 2-bit register for signal <sync_mode>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <new_delay>.
    Found 1-bit register for signal <scan_method>.
    Found 1-bit register for signal <sysclk_sel>.
    Found 10-bit register for signal <spl_div>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <genlock_timing>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../genlock_timing.vhd.
WARNING:Xst:1780 - Signal <delay1> is never used or assigned.
WARNING:Xst:1780 - Signal <delay2> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | f148 (falling_edge)                            |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait_for_sync                                  |
    | Power Up State     | wait_for_sync                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit comparator not equal for signal <$n0023> created at line 195.
    Found 24-bit comparator equal for signal <$n0024> created at line 195.
    Found 24-bit register for signal <delay>.
    Found 1-bit register for signal <genlock_ok>.
    Found 1-bit register for signal <greset_unmask>.
    Found 1-bit register for signal <intern_sync>.
    Found 1-bit register for signal <start_counter>.
    Found 1-bit register for signal <temp_sync>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <genlock_timing> synthesized.


Synthesizing Unit <freerunning_reference>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../freerun_ref.vhd.
WARNING:Xst:1780 - Signal <div2> is never used or assigned.
    Found 1-bit register for signal <ref2398>.
    Found 1-bit register for signal <ref24>.
    Found 1-bit register for signal <ref30>.
    Found 4-bit up counter for signal <div16>.
    Found 1-bit register for signal <f74>.
    Found 24-bit up counter for signal <ref2398_cnt>.
    Found 21-bit up counter for signal <ref24_cnt>.
    Found 21-bit up counter for signal <ref30_cnt>.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <freerunning_reference> synthesized.


Synthesizing Unit <syncgenerator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../syncgenerator.vhd.
WARNING:Xst:646 - Signal <frame_db> is assigned but never used.
WARNING:Xst:646 - Signal <linebegin> is assigned but never used.
WARNING:Xst:646 - Signal <pulsetype> is assigned but never used.
WARNING:Xst:646 - Signal <statecounter> is assigned but never used.
WARNING:Xst:646 - Signal <divsig> is assigned but never used.
WARNING:Xst:646 - Signal <divclk> is assigned but never used.
WARNING:Xst:646 - Signal <sync_t> is assigned but never used.
WARNING:Xst:646 - Signal <clksync> is assigned but never used.
WARNING:Xst:646 - Signal <linemid> is assigned but never used.
WARNING:Xst:646 - Signal <delay_cmp> is assigned but never used.
WARNING:Xst:646 - Signal <delaycount> is assigned but never used.
WARNING:Xst:646 - Signal <frameclock> is assigned but never used.
WARNING:Xst:646 - Signal <noofpulses> is assigned but never used.
WARNING:Xst:646 - Signal <dlycnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <f74_db> is assigned but never used.
WARNING:Xst:646 - Signal <internsync> is assigned but never used.
WARNING:Xst:646 - Signal <sync> is assigned but never used.
WARNING:Xst:646 - Signal <lineclock> is assigned but never used.
WARNING:Xst:646 - Signal <smclk> is assigned but never used.
WARNING:Xst:646 - Signal <linie> is assigned but never used.
WARNING:Xst:646 - Signal <spldivdowncount> is assigned but never used.
WARNING:Xst:646 - Signal <lpfbit> is assigned but never used.
WARNING:Xst:646 - Signal <spldivcnt_active> is assigned but never used.
WARNING:Xst:646 - Signal <state_db> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <f4_free>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <syncgenerator> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/v5.03_nof27/Tri_level_sync_generator/../Tri_level_Sync_Generator.vhd.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:647 - Input <p0> is never used.
WARNING:Xst:647 - Input <p1> is never used.
WARNING:Xst:1306 - Output <ext2_out> is never assigned.
WARNING:Xst:1306 - Output <spare> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <ext3_out> is never assigned.
WARNING:Xst:1306 - Output <ext4_out> is never assigned.
WARNING:Xst:646 - Signal <tp1<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp2<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp3<6:0>> is assigned but never used.
WARNING:Xst:646 - Signal <tp4<6:0>> is assigned but never used.
    Found 2-bit addsub for signal <$n0013>.
    Found 3-bit up counter for signal <flashcount>.
    Found 1-bit register for signal <updown>.
    Found 2-bit register for signal <which_led>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <tri_level_sync_generator> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 13
 11-bit adder                      : 4
 6-bit subtractor                  : 4
 2-bit addsub                      : 1
 2-bit adder                       : 4
# Counters                         : 17
 24-bit up counter                 : 1
 21-bit up counter                 : 2
 6-bit up counter                  : 4
 3-bit up counter                  : 1
 4-bit up counter                  : 5
 10-bit down counter               : 4
# Registers                        : 542
 2-bit register                    : 5
 1-bit register                    : 521
 11-bit register                   : 4
 6-bit register                    : 4
 3-bit register                    : 4
 4-bit register                    : 4
# Comparators                      : 20
 24-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 11-bit comparator not equal       : 4
 24-bit comparator equal           : 8
# Multiplexers                     : 16
 1-bit 4-to-1 multiplexer          : 4
 1-bit 2-to-1 multiplexer          : 4
 10-bit 2-to-1 multiplexer         : 4
 4-bit 2-to-1 multiplexer          : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1988 - Unit <genlock_timing>: instances <Mcompar__n0024>, <Mcompar__n0023> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_4> are dual, second instance is removed
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0041>, <Mcompar__n0032> of unit <LPM_COMPARE_3> and unit <LPM_COMPARE_2> are dual, second instance is removed

Optimizing unit <tri_level_sync_generator> ...

Optimizing unit <phasedelay_count> ...

Optimizing unit <genlock_timing> ...

Optimizing unit <serial_interface> ...

Optimizing unit <freerunning_reference> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <syncgenerator> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator4_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator3_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator2_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_lvlsample_db> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_1> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_0> is unconnected in block <tri_level_sync_generator>.
WARNING:Xst:1291 - FF/Latch <trilevel_syncgenerator1_TLTimer_statemachine_state_db_2> is unconnected in block <tri_level_sync_generator>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_sync_generator, actual ratio is 53.
FlipFlop trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_1 has been replicated 2 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_5 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_0 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_3 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_4 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator4_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator3_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator2_sif_bitptr_2 has been replicated 1 time(s)
FlipFlop trilevel_syncgenerator1_sif_bitptr_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tri_level_sync_generator.ngr
Top Level Output File Name         : tri_level_sync_generator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 77

Macro Statistics :
# Registers                        : 491
#      1-bit register              : 457
#      11-bit register             : 4
#      2-bit register              : 5
#      3-bit register              : 21
#      6-bit register              : 4
# Multiplexers                     : 16
#      1-bit 4-to-1 multiplexer    : 4
#      2-to-1 multiplexer          : 12
# Adders/Subtractors               : 8
#      11-bit adder                : 4
#      6-bit subtractor            : 4
# Comparators                      : 20
#      11-bit comparator equal     : 4
#      11-bit comparator not equal : 4
#      24-bit comparator equal     : 8
#      24-bit comparator not equal : 4
# Xors                             : 1
#      1-bit xor3                  : 1

Cell Usage :
# BELS                             : 2243
#      GND                         : 1
#      LUT1                        : 332
#      LUT2                        : 144
#      LUT2_L                      : 4
#      LUT3                        : 168
#      LUT3_D                      : 4
#      LUT3_L                      : 32
#      LUT4                        : 853
#      LUT4_D                      : 19
#      LUT4_L                      : 175
#      MUXCY                       : 299
#      MUXF5                       : 24
#      VCC                         : 1
#      XORCY                       : 187
# FlipFlops/Latches                : 796
#      FDC                         : 136
#      FDC_1                       : 96
#      FDCE                        : 99
#      FDCE_1                      : 112
#      FDCP                        : 56
#      FDCPE                       : 4
#      FDE                         : 116
#      FDP                         : 10
#      FDP_1                       : 17
#      FDPE                        : 12
#      FDPE_1                      : 56
#      FDR                         : 70
#      FDR_1                       : 9
#      FDSE                        : 3
# Clock Buffers                    : 6
#      BUFGMUX                     : 4
#      BUFGP                       : 2
# IO Buffers                       : 42
#      IBUF                        : 11
#      IBUFG                       : 2
#      OBUF                        : 29
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                     955  out of   1920    49%  
 Number of Slice Flip Flops:           796  out of   3840    20%  
 Number of 4 input LUTs:              1731  out of   3840    45%  
 Number of bonded IOBs:                 42  out of    141    29%  
 Number of GCLKs:                        6  out of      8    75%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f8g                                | BUFGP                  | 6     |
trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q| NONE                   | 17    |
freerunningformat_verticalsync_div16_3:Q| NONE                   | 44    |
freerunningformat_verticalsync_f74:Q| NONE                   | 25    |
f1484                              | IBUFG                  | 79    |
f1485                              | IBUFG                  | 82    |
trilevel_syncgenerator4_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
sck                                | BUFGP                  | 212   |
trilevel_syncgenerator4_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator4_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator4_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator3_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator3_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator3_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator2_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator2_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator2_TLTimer_line_clock:Q| NONE                   | 13    |
trilevel_syncgenerator2_TLTimer_f148_div:Q| NONE                   | 19    |
trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q| NONE                   | 9     |
trilevel_syncgenerator1_Genlock_start_counter:Q| NONE                   | 25    |
trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q| NONE                   | 1     |
trilevel_syncgenerator1_TLTimer_frame_clock:Q| NONE                   | 3     |
trilevel_syncgenerator1_TLTimer_line_clock:Q| NONE                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.462ns (Maximum Frequency: 118.175MHz)
   Minimum input arrival time before clock: 7.261ns
   Maximum output required time after clock: 8.851ns
   Maximum combinational path delay: 9.270ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f8g'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            which_led_0 (FF)
  Destination:       updown (FF)
  Source Clock:      f8g rising
  Destination Clock: f8g falling

  Data Path: which_led_0 to updown
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.720   0.688  which_led_0 (which_led_0)
     LUT3:I0->O            1   0.551   0.000  _n00051 (_n0005)
     FDP_1:D                   0.203          updown
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q'
Delay:               3.085ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_state_FFd1 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_statemachine_sync (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q rising
  Destination Clock: trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_state_FFd1 to trilevel_syncgenerator1_TLTimer_statemachine_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.720   0.960  trilevel_syncgenerator1_TLTimer_statemachine_state_FFd1 (trilevel_syncgenerator1_TLTimer_statemachine_state_FFd1)
     LUT3_L:I0->LO         1   0.551   0.100  trilevel_syncgenerator1_TLTimer_statemachine__n0018_SW0 (N36161)
     LUT4_L:I3->LO         1   0.551   0.000  trilevel_syncgenerator1_TLTimer_statemachine__n0018 (trilevel_syncgenerator1_TLTimer_statemachine__n0018)
     FDC_1:D                   0.203          trilevel_syncgenerator1_TLTimer_statemachine_sync
    ----------------------------------------
    Total                      3.085ns (2.025ns logic, 1.060ns route)
                                       (65.6% logic, 34.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q'
Delay:               3.120ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_state_FFd1 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_statemachine_sync (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q rising
  Destination Clock: trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_state_FFd1 to trilevel_syncgenerator2_TLTimer_statemachine_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.720   0.995  trilevel_syncgenerator2_TLTimer_statemachine_state_FFd1 (trilevel_syncgenerator2_TLTimer_statemachine_state_FFd1)
     LUT3_L:I0->LO         1   0.551   0.100  trilevel_syncgenerator2_TLTimer_statemachine__n0018_SW0 (N36115)
     LUT4_L:I3->LO         1   0.551   0.000  trilevel_syncgenerator2_TLTimer_statemachine__n0018 (trilevel_syncgenerator2_TLTimer_statemachine__n0018)
     FDC_1:D                   0.203          trilevel_syncgenerator2_TLTimer_statemachine_sync
    ----------------------------------------
    Total                      3.120ns (2.025ns logic, 1.095ns route)
                                       (64.9% logic, 35.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q'
Delay:               3.050ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_state_FFd1 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_statemachine_sync (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q rising
  Destination Clock: trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_state_FFd1 to trilevel_syncgenerator3_TLTimer_statemachine_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.720   0.925  trilevel_syncgenerator3_TLTimer_statemachine_state_FFd1 (trilevel_syncgenerator3_TLTimer_statemachine_state_FFd1)
     LUT3_L:I0->LO         1   0.551   0.100  trilevel_syncgenerator3_TLTimer_statemachine__n0018_SW0 (N36069)
     LUT4_L:I3->LO         1   0.551   0.000  trilevel_syncgenerator3_TLTimer_statemachine__n0018 (trilevel_syncgenerator3_TLTimer_statemachine__n0018)
     FDC_1:D                   0.203          trilevel_syncgenerator3_TLTimer_statemachine_sync
    ----------------------------------------
    Total                      3.050ns (2.025ns logic, 1.025ns route)
                                       (66.4% logic, 33.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q'
Delay:               3.050ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator4_TLTimer_statemachine_state_FFd1 (FF)
  Destination:       trilevel_syncgenerator4_TLTimer_statemachine_sync (FF)
  Source Clock:      trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q rising
  Destination Clock: trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q falling

  Data Path: trilevel_syncgenerator4_TLTimer_statemachine_state_FFd1 to trilevel_syncgenerator4_TLTimer_statemachine_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.720   0.925  trilevel_syncgenerator4_TLTimer_statemachine_state_FFd1 (trilevel_syncgenerator4_TLTimer_statemachine_state_FFd1)
     LUT3_L:I0->LO         1   0.551   0.100  trilevel_syncgenerator4_TLTimer_statemachine__n0018_SW0 (N36023)
     LUT4_L:I3->LO         1   0.551   0.000  trilevel_syncgenerator4_TLTimer_statemachine__n0018 (trilevel_syncgenerator4_TLTimer_statemachine__n0018)
     FDC_1:D                   0.203          trilevel_syncgenerator4_TLTimer_statemachine_sync
    ----------------------------------------
    Total                      3.050ns (2.025ns logic, 1.025ns route)
                                       (66.4% logic, 33.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'freerunningformat_verticalsync_div16_3:Q'
Delay:               6.392ns (Levels of Logic = 4)
  Source:            freerunningformat_verticalsync_ref24_cnt_10 (FF)
  Destination:       freerunningformat_verticalsync_ref24_cnt_20 (FF)
  Source Clock:      freerunningformat_verticalsync_div16_3:Q rising
  Destination Clock: freerunningformat_verticalsync_div16_3:Q rising

  Data Path: freerunningformat_verticalsync_ref24_cnt_10 to freerunningformat_verticalsync_ref24_cnt_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.465  freerunningformat_verticalsync_ref24_cnt_10 (freerunningformat_verticalsync_ref24_cnt_10)
     LUT3:I0->O            1   0.551   0.240  freerunningformat_verticalsync_Ker2134024 (CHOICE2686)
     LUT4:I3->O            2   0.551   0.465  freerunningformat_verticalsync_Ker2134033 (freerunningformat_verticalsync_N21342)
     LUT4_D:I0->LO         1   0.551   0.100  freerunningformat_verticalsync__n000735 (N49505)
     LUT2:I0->O           21   0.551   1.172  freerunningformat_verticalsync__n00061 (freerunningformat_verticalsync__n0006)
     FDR:R                     1.026          freerunningformat_verticalsync_ref24_cnt_0
    ----------------------------------------
    Total                      6.392ns (3.950ns logic, 2.442ns route)
                                       (61.8% logic, 38.2% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'freerunningformat_verticalsync_f74:Q'
Delay:               5.959ns (Levels of Logic = 3)
  Source:            freerunningformat_verticalsync_ref2398_cnt_3 (FF)
  Destination:       freerunningformat_verticalsync_ref2398_cnt_23 (FF)
  Source Clock:      freerunningformat_verticalsync_f74:Q rising
  Destination Clock: freerunningformat_verticalsync_f74:Q rising

  Data Path: freerunningformat_verticalsync_ref2398_cnt_3 to freerunningformat_verticalsync_ref2398_cnt_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.465  freerunningformat_verticalsync_ref2398_cnt_3 (freerunningformat_verticalsync_ref2398_cnt_3)
     LUT4:I0->O            1   0.551   0.240  freerunningformat_verticalsync_Ker2134512 (CHOICE2695)
     LUT4:I1->O            3   0.551   0.577  freerunningformat_verticalsync_Ker2134533 (freerunningformat_verticalsync_N21347)
     LUT4:I0->O           24   0.551   1.278  freerunningformat_verticalsync__n00091 (freerunningformat_verticalsync__n0009)
     FDR:R                     1.026          freerunningformat_verticalsync_ref2398_cnt_0
    ----------------------------------------
    Total                      5.959ns (3.399ns logic, 2.560ns route)
                                       (57.0% logic, 43.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1484'
Delay:               3.101ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed (FF)
  Destination:       trilevel_syncgenerator4_TLTimer_div_1 (FF)
  Source Clock:      f1484 rising
  Destination Clock: f1484 falling

  Data Path: trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator4_TLTimer_div_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.240  trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed (trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed)
     LUT3_D:I2->O         11   0.551   0.836  trilevel_syncgenerator4_tsg_reset41 (trilevel_syncgenerator4_tp<3>)
     LUT4_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator4_TLTimer_div_Mmux__n0001_Result<1>1 (trilevel_syncgenerator4_TLTimer_div__n0001<1>)
     FDCP:D                    0.203          trilevel_syncgenerator4_TLTimer_div_1
    ----------------------------------------
    Total                      3.101ns (2.025ns logic, 1.076ns route)
                                       (65.3% logic, 34.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1485'
Delay:               3.101ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_div_1 (FF)
  Source Clock:      f1485 rising
  Destination Clock: f1485 falling

  Data Path: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed to trilevel_syncgenerator3_TLTimer_div_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.240  trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed (trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed)
     LUT3_D:I2->O         11   0.551   0.836  trilevel_syncgenerator3_tsg_reset41 (trilevel_syncgenerator3_tp<3>)
     LUT4_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator3_TLTimer_div_Mmux__n0001_Result<1>1 (trilevel_syncgenerator3_TLTimer_div__n0001<1>)
     FDCP:D                    0.203          trilevel_syncgenerator3_TLTimer_div_1
    ----------------------------------------
    Total                      3.101ns (2.025ns logic, 1.076ns route)
                                       (65.3% logic, 34.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator4_Genlock_start_counter:Q'
Delay:               5.815ns (Levels of Logic = 14)
  Source:            trilevel_syncgenerator4_Genlock_delay_0 (FF)
  Destination:       trilevel_syncgenerator4_Genlock_delay_19 (FF)
  Source Clock:      trilevel_syncgenerator4_Genlock_start_counter:Q rising
  Destination Clock: trilevel_syncgenerator4_Genlock_start_counter:Q rising

  Data Path: trilevel_syncgenerator4_Genlock_delay_0 to trilevel_syncgenerator4_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.240  trilevel_syncgenerator4_Genlock_delay_0 (trilevel_syncgenerator4_Genlock_delay_0)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator4_Genlock_Eq_stagelut (trilevel_syncgenerator4_Genlock_N17541)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy (trilevel_syncgenerator4_Genlock_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_0 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_1 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_2 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_3 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo4)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_4 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo5)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_5 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo6)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_6 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo7)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_7 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo8)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_8 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo9)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_9 (trilevel_syncgenerator4_Genlock_Eq_stage_cyo10)
     MUXCY:CI->O           2   0.303   0.465  trilevel_syncgenerator4_Genlock_Eq_stagecy_rn_10 (trilevel_syncgenerator4_Genlock__n0024)
     LUT4:I1->O           23   0.551   1.243  trilevel_syncgenerator4_Genlock__n00131 (trilevel_syncgenerator4_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator4_Genlock_delay_21
    ----------------------------------------
    Total                      5.815ns (3.867ns logic, 1.948ns route)
                                       (66.5% logic, 33.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q'
Delay:               2.742ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator4_Genlock_genlock_ok (FF)
  Destination:       trilevel_syncgenerator4_Genlock_genlock_ok (FF)
  Source Clock:      trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q rising
  Destination Clock: trilevel_syncgenerator4_Genlock_delay_cnt_sync_delayed_1:Q rising

  Data Path: trilevel_syncgenerator4_Genlock_genlock_ok to trilevel_syncgenerator4_Genlock_genlock_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.629  trilevel_syncgenerator4_Genlock_genlock_ok (trilevel_syncgenerator4_Genlock_genlock_ok)
     LUT4:I0->O            1   0.551   0.240  trilevel_syncgenerator4_Genlock__n00801 (trilevel_syncgenerator4_Genlock__n0080)
     FDCE:CE                   0.602          trilevel_syncgenerator4_Genlock_genlock_ok
    ----------------------------------------
    Total                      2.742ns (1.873ns logic, 0.869ns route)
                                       (68.3% logic, 31.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'sck'
Delay:               4.231ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator4_sif_bitptr_4 (FF)
  Destination:       trilevel_syncgenerator4_sif_phasedelay_19 (FF)
  Source Clock:      sck rising
  Destination Clock: sck falling

  Data Path: trilevel_syncgenerator4_sif_bitptr_4 to trilevel_syncgenerator4_sif_phasedelay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.102  trilevel_syncgenerator4_sif_bitptr_4 (trilevel_syncgenerator4_sif_bitptr_4)
     LUT4_D:I0->O          2   0.551   0.465  trilevel_syncgenerator4_sif__n01701_SW0 (N48305)
     LUT4:I2->O            1   0.551   0.240  trilevel_syncgenerator4_sif__n01701 (trilevel_syncgenerator4_sif__n0170)
     FDCE_1:CE                 0.602          trilevel_syncgenerator4_sif_phasedelay_19
    ----------------------------------------
    Total                      4.231ns (2.424ns logic, 1.807ns route)
                                       (57.3% logic, 42.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator4_TLTimer_frame_clock:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator4_TLTimer_frame_0 (FF)
  Destination:       trilevel_syncgenerator4_TLTimer_frame_cond (FF)
  Source Clock:      trilevel_syncgenerator4_TLTimer_frame_clock:Q rising
  Destination Clock: trilevel_syncgenerator4_TLTimer_frame_clock:Q falling

  Data Path: trilevel_syncgenerator4_TLTimer_frame_0 to trilevel_syncgenerator4_TLTimer_frame_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator4_TLTimer_frame_0 (trilevel_syncgenerator4_TLTimer_frame_0)
     LUT3:I0->O            1   0.551   0.000  trilevel_syncgenerator4_TLTimer__n00281 (trilevel_syncgenerator4_TLTimer__n0028)
     FDC_1:D                   0.203          trilevel_syncgenerator4_TLTimer_frame_cond
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator4_TLTimer_line_clock:Q'
Delay:               4.213ns (Levels of Logic = 7)
  Source:            trilevel_syncgenerator4_TLTimer_line_1 (FF)
  Destination:       trilevel_syncgenerator4_TLTimer_line_cond (FF)
  Source Clock:      trilevel_syncgenerator4_TLTimer_line_clock:Q falling
  Destination Clock: trilevel_syncgenerator4_TLTimer_line_clock:Q rising

  Data Path: trilevel_syncgenerator4_TLTimer_line_1 to trilevel_syncgenerator4_TLTimer_line_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.720   0.777  trilevel_syncgenerator4_TLTimer_line_1 (trilevel_syncgenerator4_TLTimer_line_1)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator4_TLTimer_Eq_stagelut (trilevel_syncgenerator4_TLTimer_N17631)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator4_TLTimer_Eq_stagecy (trilevel_syncgenerator4_TLTimer_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_TLTimer_Eq_stagecy_rn_0 (trilevel_syncgenerator4_TLTimer_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_TLTimer_Eq_stagecy_rn_1 (trilevel_syncgenerator4_TLTimer_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_TLTimer_Eq_stagecy_rn_2 (trilevel_syncgenerator4_TLTimer_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator4_TLTimer_Eq_stagecy_rn_3 (trilevel_syncgenerator4_TLTimer_Eq_stage_cyo4)
     MUXCY:CI->O          14   0.281   0.925  trilevel_syncgenerator4_TLTimer_Eq_stagecy_rn_4 (trilevel_syncgenerator4_TLTimer__n0041)
     FDC:D                     0.203          trilevel_syncgenerator4_TLTimer_line_cond
    ----------------------------------------
    Total                      4.213ns (2.511ns logic, 1.702ns route)
                                       (59.6% logic, 40.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator4_TLTimer_f148_div:Q'
Delay:               3.231ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator4_TLTimer_spldiv_downcount_0 (FF)
  Destination:       trilevel_syncgenerator4_TLTimer_line_mid (FF)
  Source Clock:      trilevel_syncgenerator4_TLTimer_f148_div:Q falling
  Destination Clock: trilevel_syncgenerator4_TLTimer_f148_div:Q rising

  Data Path: trilevel_syncgenerator4_TLTimer_spldiv_downcount_0 to trilevel_syncgenerator4_TLTimer_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.720   0.577  trilevel_syncgenerator4_TLTimer_spldiv_downcount_0 (trilevel_syncgenerator4_TLTimer_spldiv_downcount_0)
     LUT4_D:I0->O          4   0.551   0.629  trilevel_syncgenerator4_TLTimer_Ker231681 (trilevel_syncgenerator4_TLTimer_N23170)
     LUT3_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator4_TLTimer__n002335 (trilevel_syncgenerator4_TLTimer__n0023)
     FDC:D                     0.203          trilevel_syncgenerator4_TLTimer_line_mid
    ----------------------------------------
    Total                      3.231ns (2.025ns logic, 1.206ns route)
                                       (62.7% logic, 37.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator4_TLTimer_statemachine_dac_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator4_TLTimer_statemachine_dac_tsg_out_1 (FF)
  Source Clock:      trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q rising
  Destination Clock: trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator4_TLTimer_statemachine_dac_state_FFd5 to trilevel_syncgenerator4_TLTimer_statemachine_dac_tsg_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   0.688  trilevel_syncgenerator4_TLTimer_statemachine_dac_state_FFd5 (trilevel_syncgenerator4_TLTimer_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator4_TLTimer_statemachine_dac_state_Out21 (trilevel_syncgenerator4_TLTimer_statemachine_dac__n0007<1>)
     FDP_1:D                   0.203          trilevel_syncgenerator4_TLTimer_statemachine_dac_tsg_out_1
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg_out_0 (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q rising
  Destination Clock: trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5 to trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   0.688  trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5 (trilevel_syncgenerator1_TLTimer_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator1_TLTimer_statemachine_dac_state_Out21 (trilevel_syncgenerator1_TLTimer_statemachine_dac__n0007<1>)
     FDP_1:D                   0.203          trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg_out_1
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_Genlock_start_counter:Q'
Delay:               5.815ns (Levels of Logic = 14)
  Source:            trilevel_syncgenerator3_Genlock_delay_0 (FF)
  Destination:       trilevel_syncgenerator3_Genlock_delay_19 (FF)
  Source Clock:      trilevel_syncgenerator3_Genlock_start_counter:Q rising
  Destination Clock: trilevel_syncgenerator3_Genlock_start_counter:Q rising

  Data Path: trilevel_syncgenerator3_Genlock_delay_0 to trilevel_syncgenerator3_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.240  trilevel_syncgenerator3_Genlock_delay_0 (trilevel_syncgenerator3_Genlock_delay_0)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator3_Genlock_Eq_stagelut (trilevel_syncgenerator3_Genlock_N17541)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy (trilevel_syncgenerator3_Genlock_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_0 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_1 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_2 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_3 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo4)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_4 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo5)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_5 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo6)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_6 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo7)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_7 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo8)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_8 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo9)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_9 (trilevel_syncgenerator3_Genlock_Eq_stage_cyo10)
     MUXCY:CI->O           2   0.303   0.465  trilevel_syncgenerator3_Genlock_Eq_stagecy_rn_10 (trilevel_syncgenerator3_Genlock__n0024)
     LUT4:I1->O           23   0.551   1.243  trilevel_syncgenerator3_Genlock__n00131 (trilevel_syncgenerator3_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator3_Genlock_delay_21
    ----------------------------------------
    Total                      5.815ns (3.867ns logic, 1.948ns route)
                                       (66.5% logic, 33.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q'
Delay:               2.742ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_Genlock_genlock_ok (FF)
  Destination:       trilevel_syncgenerator3_Genlock_genlock_ok (FF)
  Source Clock:      trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q rising
  Destination Clock: trilevel_syncgenerator3_Genlock_delay_cnt_sync_delayed_1:Q rising

  Data Path: trilevel_syncgenerator3_Genlock_genlock_ok to trilevel_syncgenerator3_Genlock_genlock_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.629  trilevel_syncgenerator3_Genlock_genlock_ok (trilevel_syncgenerator3_Genlock_genlock_ok)
     LUT4:I0->O            1   0.551   0.240  trilevel_syncgenerator3_Genlock__n00801 (trilevel_syncgenerator3_Genlock__n0080)
     FDCE:CE                   0.602          trilevel_syncgenerator3_Genlock_genlock_ok
    ----------------------------------------
    Total                      2.742ns (1.873ns logic, 0.869ns route)
                                       (68.3% logic, 31.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_f148_div:Q'
Delay:               3.231ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator1_TLTimer_spldiv_downcount_0 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_line_mid (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_f148_div:Q falling
  Destination Clock: trilevel_syncgenerator1_TLTimer_f148_div:Q rising

  Data Path: trilevel_syncgenerator1_TLTimer_spldiv_downcount_0 to trilevel_syncgenerator1_TLTimer_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.720   0.577  trilevel_syncgenerator1_TLTimer_spldiv_downcount_0 (trilevel_syncgenerator1_TLTimer_spldiv_downcount_0)
     LUT4_D:I0->O          4   0.551   0.629  trilevel_syncgenerator1_TLTimer_Ker231681 (trilevel_syncgenerator1_TLTimer_N23170)
     LUT3_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator1_TLTimer__n002335 (trilevel_syncgenerator1_TLTimer__n0023)
     FDC:D                     0.203          trilevel_syncgenerator1_TLTimer_line_mid
    ----------------------------------------
    Total                      3.231ns (2.025ns logic, 1.206ns route)
                                       (62.7% logic, 37.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_frame_clock:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_frame_0 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_frame_cond (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_frame_clock:Q rising
  Destination Clock: trilevel_syncgenerator3_TLTimer_frame_clock:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_frame_0 to trilevel_syncgenerator3_TLTimer_frame_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator3_TLTimer_frame_0 (trilevel_syncgenerator3_TLTimer_frame_0)
     LUT3:I0->O            1   0.551   0.000  trilevel_syncgenerator3_TLTimer__n00281 (trilevel_syncgenerator3_TLTimer__n0028)
     FDC_1:D                   0.203          trilevel_syncgenerator3_TLTimer_frame_cond
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_line_clock:Q'
Delay:               4.213ns (Levels of Logic = 7)
  Source:            trilevel_syncgenerator3_TLTimer_line_1 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_line_cond (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_line_clock:Q falling
  Destination Clock: trilevel_syncgenerator3_TLTimer_line_clock:Q rising

  Data Path: trilevel_syncgenerator3_TLTimer_line_1 to trilevel_syncgenerator3_TLTimer_line_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.720   0.777  trilevel_syncgenerator3_TLTimer_line_1 (trilevel_syncgenerator3_TLTimer_line_1)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator3_TLTimer_Eq_stagelut (trilevel_syncgenerator3_TLTimer_N17631)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator3_TLTimer_Eq_stagecy (trilevel_syncgenerator3_TLTimer_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Eq_stagecy_rn_0 (trilevel_syncgenerator3_TLTimer_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Eq_stagecy_rn_1 (trilevel_syncgenerator3_TLTimer_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Eq_stagecy_rn_2 (trilevel_syncgenerator3_TLTimer_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator3_TLTimer_Eq_stagecy_rn_3 (trilevel_syncgenerator3_TLTimer_Eq_stage_cyo4)
     MUXCY:CI->O          14   0.281   0.925  trilevel_syncgenerator3_TLTimer_Eq_stagecy_rn_4 (trilevel_syncgenerator3_TLTimer__n0041)
     FDC:D                     0.203          trilevel_syncgenerator3_TLTimer_line_cond
    ----------------------------------------
    Total                      4.213ns (2.511ns logic, 1.702ns route)
                                       (59.6% logic, 40.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_f148_div:Q'
Delay:               3.231ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator3_TLTimer_spldiv_downcount_0 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_line_mid (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_f148_div:Q falling
  Destination Clock: trilevel_syncgenerator3_TLTimer_f148_div:Q rising

  Data Path: trilevel_syncgenerator3_TLTimer_spldiv_downcount_0 to trilevel_syncgenerator3_TLTimer_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.720   0.577  trilevel_syncgenerator3_TLTimer_spldiv_downcount_0 (trilevel_syncgenerator3_TLTimer_spldiv_downcount_0)
     LUT4_D:I0->O          4   0.551   0.629  trilevel_syncgenerator3_TLTimer_Ker231681 (trilevel_syncgenerator3_TLTimer_N23170)
     LUT3_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator3_TLTimer__n002335 (trilevel_syncgenerator3_TLTimer__n0023)
     FDC:D                     0.203          trilevel_syncgenerator3_TLTimer_line_mid
    ----------------------------------------
    Total                      3.231ns (2.025ns logic, 1.206ns route)
                                       (62.7% logic, 37.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg_out_1 (FF)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q rising
  Destination Clock: trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5 to trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   0.688  trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5 (trilevel_syncgenerator3_TLTimer_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator3_TLTimer_statemachine_dac_state_Out21 (trilevel_syncgenerator3_TLTimer_statemachine_dac__n0007<1>)
     FDP_1:D                   0.203          trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg_out_1
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_Genlock_start_counter:Q'
Delay:               5.815ns (Levels of Logic = 14)
  Source:            trilevel_syncgenerator2_Genlock_delay_0 (FF)
  Destination:       trilevel_syncgenerator2_Genlock_delay_19 (FF)
  Source Clock:      trilevel_syncgenerator2_Genlock_start_counter:Q rising
  Destination Clock: trilevel_syncgenerator2_Genlock_start_counter:Q rising

  Data Path: trilevel_syncgenerator2_Genlock_delay_0 to trilevel_syncgenerator2_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.240  trilevel_syncgenerator2_Genlock_delay_0 (trilevel_syncgenerator2_Genlock_delay_0)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator2_Genlock_Eq_stagelut (trilevel_syncgenerator2_Genlock_N17541)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy (trilevel_syncgenerator2_Genlock_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_0 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_1 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_2 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_3 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo4)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_4 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo5)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_5 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo6)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_6 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo7)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_7 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo8)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_8 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo9)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_9 (trilevel_syncgenerator2_Genlock_Eq_stage_cyo10)
     MUXCY:CI->O           2   0.303   0.465  trilevel_syncgenerator2_Genlock_Eq_stagecy_rn_10 (trilevel_syncgenerator2_Genlock__n0024)
     LUT4:I1->O           23   0.551   1.243  trilevel_syncgenerator2_Genlock__n00131 (trilevel_syncgenerator2_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator2_Genlock_delay_21
    ----------------------------------------
    Total                      5.815ns (3.867ns logic, 1.948ns route)
                                       (66.5% logic, 33.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q'
Delay:               2.742ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_Genlock_genlock_ok (FF)
  Destination:       trilevel_syncgenerator2_Genlock_genlock_ok (FF)
  Source Clock:      trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q rising
  Destination Clock: trilevel_syncgenerator2_Genlock_delay_cnt_sync_delayed_1:Q rising

  Data Path: trilevel_syncgenerator2_Genlock_genlock_ok to trilevel_syncgenerator2_Genlock_genlock_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.629  trilevel_syncgenerator2_Genlock_genlock_ok (trilevel_syncgenerator2_Genlock_genlock_ok)
     LUT4:I0->O            1   0.551   0.240  trilevel_syncgenerator2_Genlock__n00801 (trilevel_syncgenerator2_Genlock__n0080)
     FDCE:CE                   0.602          trilevel_syncgenerator2_Genlock_genlock_ok
    ----------------------------------------
    Total                      2.742ns (1.873ns logic, 0.869ns route)
                                       (68.3% logic, 31.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_frame_clock:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_frame_0 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_frame_cond (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_frame_clock:Q rising
  Destination Clock: trilevel_syncgenerator2_TLTimer_frame_clock:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_frame_0 to trilevel_syncgenerator2_TLTimer_frame_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator2_TLTimer_frame_0 (trilevel_syncgenerator2_TLTimer_frame_0)
     LUT3:I0->O            1   0.551   0.000  trilevel_syncgenerator2_TLTimer__n00281 (trilevel_syncgenerator2_TLTimer__n0028)
     FDC_1:D                   0.203          trilevel_syncgenerator2_TLTimer_frame_cond
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_line_clock:Q'
Delay:               4.213ns (Levels of Logic = 7)
  Source:            trilevel_syncgenerator2_TLTimer_line_1 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_line_cond (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_line_clock:Q falling
  Destination Clock: trilevel_syncgenerator2_TLTimer_line_clock:Q rising

  Data Path: trilevel_syncgenerator2_TLTimer_line_1 to trilevel_syncgenerator2_TLTimer_line_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.720   0.777  trilevel_syncgenerator2_TLTimer_line_1 (trilevel_syncgenerator2_TLTimer_line_1)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator2_TLTimer_Eq_stagelut (trilevel_syncgenerator2_TLTimer_N17631)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator2_TLTimer_Eq_stagecy (trilevel_syncgenerator2_TLTimer_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Eq_stagecy_rn_0 (trilevel_syncgenerator2_TLTimer_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Eq_stagecy_rn_1 (trilevel_syncgenerator2_TLTimer_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Eq_stagecy_rn_2 (trilevel_syncgenerator2_TLTimer_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator2_TLTimer_Eq_stagecy_rn_3 (trilevel_syncgenerator2_TLTimer_Eq_stage_cyo4)
     MUXCY:CI->O          14   0.281   0.925  trilevel_syncgenerator2_TLTimer_Eq_stagecy_rn_4 (trilevel_syncgenerator2_TLTimer__n0041)
     FDC:D                     0.203          trilevel_syncgenerator2_TLTimer_line_cond
    ----------------------------------------
    Total                      4.213ns (2.511ns logic, 1.702ns route)
                                       (59.6% logic, 40.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_f148_div:Q'
Delay:               3.231ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator2_TLTimer_spldiv_downcount_0 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_line_mid (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_f148_div:Q falling
  Destination Clock: trilevel_syncgenerator2_TLTimer_f148_div:Q rising

  Data Path: trilevel_syncgenerator2_TLTimer_spldiv_downcount_0 to trilevel_syncgenerator2_TLTimer_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.720   0.577  trilevel_syncgenerator2_TLTimer_spldiv_downcount_0 (trilevel_syncgenerator2_TLTimer_spldiv_downcount_0)
     LUT4_D:I0->O          4   0.551   0.629  trilevel_syncgenerator2_TLTimer_Ker231681 (trilevel_syncgenerator2_TLTimer_N23170)
     LUT3_L:I0->LO         1   0.551   0.000  trilevel_syncgenerator2_TLTimer__n002335 (trilevel_syncgenerator2_TLTimer__n0023)
     FDC:D                     0.203          trilevel_syncgenerator2_TLTimer_line_mid
    ----------------------------------------
    Total                      3.231ns (2.025ns logic, 1.206ns route)
                                       (62.7% logic, 37.3% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q'
Delay:               2.162ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5 (FF)
  Destination:       trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg_out_1 (FF)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q rising
  Destination Clock: trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5 to trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   0.688  trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5 (trilevel_syncgenerator2_TLTimer_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator2_TLTimer_statemachine_dac_state_Out21 (trilevel_syncgenerator2_TLTimer_statemachine_dac__n0007<1>)
     FDP_1:D                   0.203          trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg_out_1
    ----------------------------------------
    Total                      2.162ns (1.474ns logic, 0.688ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_Genlock_start_counter:Q'
Delay:               5.815ns (Levels of Logic = 14)
  Source:            trilevel_syncgenerator1_Genlock_delay_0 (FF)
  Destination:       trilevel_syncgenerator1_Genlock_delay_19 (FF)
  Source Clock:      trilevel_syncgenerator1_Genlock_start_counter:Q rising
  Destination Clock: trilevel_syncgenerator1_Genlock_start_counter:Q rising

  Data Path: trilevel_syncgenerator1_Genlock_delay_0 to trilevel_syncgenerator1_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.240  trilevel_syncgenerator1_Genlock_delay_0 (trilevel_syncgenerator1_Genlock_delay_0)
     LUT4:I0->O            1   0.551   0.000  trilevel_syncgenerator1_Genlock_Eq_stagelut (trilevel_syncgenerator1_Genlock_N17541)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy (trilevel_syncgenerator1_Genlock_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_0 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_1 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_2 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_3 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo4)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_4 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo5)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_5 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo6)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_6 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo7)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_7 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo8)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_8 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo9)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_9 (trilevel_syncgenerator1_Genlock_Eq_stage_cyo10)
     MUXCY:CI->O           2   0.303   0.465  trilevel_syncgenerator1_Genlock_Eq_stagecy_rn_10 (trilevel_syncgenerator1_Genlock__n0024)
     LUT4:I1->O           23   0.551   1.243  trilevel_syncgenerator1_Genlock__n00131 (trilevel_syncgenerator1_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator1_Genlock_delay_21
    ----------------------------------------
    Total                      5.815ns (3.867ns logic, 1.948ns route)
                                       (66.5% logic, 33.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q'
Delay:               2.742ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_Genlock_genlock_ok (FF)
  Destination:       trilevel_syncgenerator1_Genlock_genlock_ok (FF)
  Source Clock:      trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q rising
  Destination Clock: trilevel_syncgenerator1_Genlock_delay_cnt_sync_delayed_1:Q rising

  Data Path: trilevel_syncgenerator1_Genlock_genlock_ok to trilevel_syncgenerator1_Genlock_genlock_ok
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.629  trilevel_syncgenerator1_Genlock_genlock_ok (trilevel_syncgenerator1_Genlock_genlock_ok)
     LUT4:I0->O            1   0.551   0.240  trilevel_syncgenerator1_Genlock__n00801 (trilevel_syncgenerator1_Genlock__n0080)
     FDCE:CE                   0.602          trilevel_syncgenerator1_Genlock_genlock_ok
    ----------------------------------------
    Total                      2.742ns (1.873ns logic, 0.869ns route)
                                       (68.3% logic, 31.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_frame_clock:Q'
Delay:               2.051ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_frame_0 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_frame_cond (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_frame_clock:Q rising
  Destination Clock: trilevel_syncgenerator1_TLTimer_frame_clock:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_frame_0 to trilevel_syncgenerator1_TLTimer_frame_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   0.577  trilevel_syncgenerator1_TLTimer_frame_0 (trilevel_syncgenerator1_TLTimer_frame_0)
     LUT3:I0->O            1   0.551   0.000  trilevel_syncgenerator1_TLTimer__n00281 (trilevel_syncgenerator1_TLTimer__n0028)
     FDC_1:D                   0.203          trilevel_syncgenerator1_TLTimer_frame_cond
    ----------------------------------------
    Total                      2.051ns (1.474ns logic, 0.577ns route)
                                       (71.9% logic, 28.1% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'trilevel_syncgenerator1_TLTimer_line_clock:Q'
Delay:               4.213ns (Levels of Logic = 7)
  Source:            trilevel_syncgenerator1_TLTimer_line_1 (FF)
  Destination:       trilevel_syncgenerator1_TLTimer_line_cond (FF)
  Source Clock:      trilevel_syncgenerator1_TLTimer_line_clock:Q falling
  Destination Clock: trilevel_syncgenerator1_TLTimer_line_clock:Q rising

  Data Path: trilevel_syncgenerator1_TLTimer_line_1 to trilevel_syncgenerator1_TLTimer_line_cond
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.720   0.777  trilevel_syncgenerator1_TLTimer_line_1 (trilevel_syncgenerator1_TLTimer_line_1)
     LUT3_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator1_TLTimer_Eq_stagelut (trilevel_syncgenerator1_TLTimer_N17631)
     MUXCY:S->O            1   0.500   0.000  trilevel_syncgenerator1_TLTimer_Eq_stagecy (trilevel_syncgenerator1_TLTimer_Eq_stage_cyo)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Eq_stagecy_rn_0 (trilevel_syncgenerator1_TLTimer_Eq_stage_cyo1)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Eq_stagecy_rn_1 (trilevel_syncgenerator1_TLTimer_Eq_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Eq_stagecy_rn_2 (trilevel_syncgenerator1_TLTimer_Eq_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  trilevel_syncgenerator1_TLTimer_Eq_stagecy_rn_3 (trilevel_syncgenerator1_TLTimer_Eq_stage_cyo4)
     MUXCY:CI->O          14   0.281   0.925  trilevel_syncgenerator1_TLTimer_Eq_stagecy_rn_4 (trilevel_syncgenerator1_TLTimer__n0041)
     FDC:D                     0.203          trilevel_syncgenerator1_TLTimer_line_cond
    ----------------------------------------
    Total                      4.213ns (2.511ns logic, 1.702ns route)
                                       (59.6% logic, 40.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1484'
Offset:              7.261ns (Levels of Logic = 4)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator4_TLTimer_div_1 (FF)
  Destination Clock: f1484 falling

  Data Path: mreset to trilevel_syncgenerator4_TLTimer_div_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT3:I0->O           29   0.551   1.318  trilevel_syncgenerator2_tsg_reset30 (CHOICE2999)
     LUT3_D:I0->O         11   0.551   0.836  trilevel_syncgenerator2_tsg_reset41 (trilevel_syncgenerator2_tp<3>)
     LUT4_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator2_TLTimer_div_Mmux__n0001_Result<1>1 (trilevel_syncgenerator2_TLTimer_div__n0001<1>)
     FDCP:D                    0.203          trilevel_syncgenerator2_TLTimer_div_1
    ----------------------------------------
    Total                      7.261ns (3.786ns logic, 3.475ns route)
                                       (52.1% logic, 47.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'freerunningformat_verticalsync_f74:Q'
Offset:              6.106ns (Levels of Logic = 2)
  Source:            mreset (PAD)
  Destination:       freerunningformat_verticalsync_ref2398_cnt_23 (FF)
  Destination Clock: freerunningformat_verticalsync_f74:Q rising

  Data Path: mreset to freerunningformat_verticalsync_ref2398_cnt_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT4:I3->O           24   0.551   1.278  freerunningformat_verticalsync__n00091 (freerunningformat_verticalsync__n0009)
     FDR:R                     1.026          freerunningformat_verticalsync_ref2398_cnt_0
    ----------------------------------------
    Total                      6.106ns (3.507ns logic, 2.599ns route)
                                       (57.4% logic, 42.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'freerunningformat_verticalsync_div16_3:Q'
Offset:              6.000ns (Levels of Logic = 2)
  Source:            mreset (PAD)
  Destination:       freerunningformat_verticalsync_ref30_cnt_20 (FF)
  Destination Clock: freerunningformat_verticalsync_div16_3:Q rising

  Data Path: mreset to freerunningformat_verticalsync_ref30_cnt_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT2:I1->O           21   0.551   1.172  freerunningformat_verticalsync__n00121 (freerunningformat_verticalsync__n0012)
     FDR:R                     1.026          freerunningformat_verticalsync_ref30_cnt_0
    ----------------------------------------
    Total                      6.000ns (3.507ns logic, 2.493ns route)
                                       (58.4% logic, 41.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1485'
Offset:              7.261ns (Levels of Logic = 4)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator3_TLTimer_div_1 (FF)
  Destination Clock: f1485 falling

  Data Path: mreset to trilevel_syncgenerator3_TLTimer_div_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT3:I0->O           29   0.551   1.318  trilevel_syncgenerator3_tsg_reset30 (CHOICE2985)
     LUT3_D:I0->O         11   0.551   0.836  trilevel_syncgenerator3_tsg_reset41 (trilevel_syncgenerator3_tp<3>)
     LUT4_L:I2->LO         1   0.551   0.000  trilevel_syncgenerator3_TLTimer_div_Mmux__n0001_Result<1>1 (trilevel_syncgenerator3_TLTimer_div__n0001<1>)
     FDCP:D                    0.203          trilevel_syncgenerator3_TLTimer_div_1
    ----------------------------------------
    Total                      7.261ns (3.786ns logic, 3.475ns route)
                                       (52.1% logic, 47.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator4_Genlock_start_counter:Q'
Offset:              5.668ns (Levels of Logic = 2)
  Source:            cs4 (PAD)
  Destination:       trilevel_syncgenerator4_Genlock_delay_19 (FF)
  Destination Clock: trilevel_syncgenerator4_Genlock_start_counter:Q rising

  Data Path: cs4 to trilevel_syncgenerator4_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            53   1.930   1.342  cs4_IBUF (cs4_IBUF)
     LUT4:I2->O           23   0.551   1.243  trilevel_syncgenerator4_Genlock__n00131 (trilevel_syncgenerator4_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator4_Genlock_delay_21
    ----------------------------------------
    Total                      5.668ns (3.083ns logic, 2.585ns route)
                                       (54.4% logic, 45.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'sck'
Offset:              5.681ns (Levels of Logic = 3)
  Source:            cs4 (PAD)
  Destination:       trilevel_syncgenerator4_sif_phasedelay_19 (FF)
  Destination Clock: sck falling

  Data Path: cs4 to trilevel_syncgenerator4_sif_phasedelay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            53   1.930   1.342  cs4_IBUF (cs4_IBUF)
     LUT4_D:I3->O          2   0.551   0.465  trilevel_syncgenerator4_sif__n01701_SW0 (N48305)
     LUT4:I2->O            1   0.551   0.240  trilevel_syncgenerator4_sif__n01701 (trilevel_syncgenerator4_sif__n0170)
     FDCE_1:CE                 0.602          trilevel_syncgenerator4_sif_phasedelay_19
    ----------------------------------------
    Total                      5.681ns (3.634ns logic, 2.047ns route)
                                       (64.0% logic, 36.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q'
Offset:              3.853ns (Levels of Logic = 1)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator1_TLTimer_statemachine_state_counter_5 (FF)
  Destination Clock: trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q rising

  Data Path: mreset to trilevel_syncgenerator1_TLTimer_statemachine_state_counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     FDE:CE                    0.602          trilevel_syncgenerator1_TLTimer_statemachine_state_counter_4
    ----------------------------------------
    Total                      3.853ns (2.532ns logic, 1.321ns route)
                                       (65.7% logic, 34.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator4_TLTimer_f148_div:Q'
Offset:              7.261ns (Levels of Logic = 4)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator4_TLTimer_spldiv_downcount_9 (FF)
  Destination Clock: trilevel_syncgenerator4_TLTimer_f148_div:Q falling

  Data Path: mreset to trilevel_syncgenerator4_TLTimer_spldiv_downcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT3:I0->O           29   0.551   1.318  trilevel_syncgenerator4_tsg_reset30 (CHOICE2971)
     LUT3_D:I0->O         11   0.551   0.836  trilevel_syncgenerator4_tsg_reset41 (trilevel_syncgenerator4_tp<3>)
     LUT4:I1->O            3   0.551   0.000  trilevel_syncgenerator4_TLTimer_spldiv_downcount_Mmux__n0001_Result<5>1 (trilevel_syncgenerator4_TLTimer_spldiv_downcount__n0001<5>)
     FDCP:D                    0.203          trilevel_syncgenerator4_TLTimer_spldiv_downcount_5
    ----------------------------------------
    Total                      7.261ns (3.786ns logic, 3.475ns route)
                                       (52.1% logic, 47.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q'
Offset:              3.853ns (Levels of Logic = 1)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator4_TLTimer_statemachine_state_counter_0 (FF)
  Destination Clock: trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q rising

  Data Path: mreset to trilevel_syncgenerator4_TLTimer_statemachine_state_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     FDE:CE                    0.602          trilevel_syncgenerator4_TLTimer_statemachine_state_counter_4
    ----------------------------------------
    Total                      3.853ns (2.532ns logic, 1.321ns route)
                                       (65.7% logic, 34.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator3_Genlock_start_counter:Q'
Offset:              5.670ns (Levels of Logic = 2)
  Source:            cs3 (PAD)
  Destination:       trilevel_syncgenerator3_Genlock_delay_19 (FF)
  Destination Clock: trilevel_syncgenerator3_Genlock_start_counter:Q rising

  Data Path: cs3 to trilevel_syncgenerator3_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.930   1.344  cs3_IBUF (cs3_IBUF)
     LUT4:I2->O           23   0.551   1.243  trilevel_syncgenerator3_Genlock__n00131 (trilevel_syncgenerator3_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator3_Genlock_delay_21
    ----------------------------------------
    Total                      5.670ns (3.083ns logic, 2.587ns route)
                                       (54.4% logic, 45.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator3_TLTimer_f148_div:Q'
Offset:              7.261ns (Levels of Logic = 4)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator3_TLTimer_spldiv_downcount_9 (FF)
  Destination Clock: trilevel_syncgenerator3_TLTimer_f148_div:Q falling

  Data Path: mreset to trilevel_syncgenerator3_TLTimer_spldiv_downcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT3:I0->O           29   0.551   1.318  trilevel_syncgenerator3_tsg_reset30 (CHOICE2985)
     LUT3_D:I0->O         11   0.551   0.836  trilevel_syncgenerator3_tsg_reset41 (trilevel_syncgenerator3_tp<3>)
     LUT4:I1->O            3   0.551   0.000  trilevel_syncgenerator3_TLTimer_spldiv_downcount_Mmux__n0001_Result<5>1 (trilevel_syncgenerator3_TLTimer_spldiv_downcount__n0001<5>)
     FDCP:D                    0.203          trilevel_syncgenerator3_TLTimer_spldiv_downcount_5
    ----------------------------------------
    Total                      7.261ns (3.786ns logic, 3.475ns route)
                                       (52.1% logic, 47.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q'
Offset:              3.853ns (Levels of Logic = 1)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator3_TLTimer_statemachine_state_counter_0 (FF)
  Destination Clock: trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q rising

  Data Path: mreset to trilevel_syncgenerator3_TLTimer_statemachine_state_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     FDE:CE                    0.602          trilevel_syncgenerator3_TLTimer_statemachine_state_counter_4
    ----------------------------------------
    Total                      3.853ns (2.532ns logic, 1.321ns route)
                                       (65.7% logic, 34.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator2_Genlock_start_counter:Q'
Offset:              5.667ns (Levels of Logic = 2)
  Source:            cs2 (PAD)
  Destination:       trilevel_syncgenerator2_Genlock_delay_19 (FF)
  Destination Clock: trilevel_syncgenerator2_Genlock_start_counter:Q rising

  Data Path: cs2 to trilevel_syncgenerator2_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.930   1.341  cs2_IBUF (cs2_IBUF)
     LUT4:I2->O           23   0.551   1.243  trilevel_syncgenerator2_Genlock__n00131 (trilevel_syncgenerator2_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator2_Genlock_delay_21
    ----------------------------------------
    Total                      5.667ns (3.083ns logic, 2.584ns route)
                                       (54.4% logic, 45.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator2_TLTimer_f148_div:Q'
Offset:              7.261ns (Levels of Logic = 4)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator2_TLTimer_spldiv_downcount_9 (FF)
  Destination Clock: trilevel_syncgenerator2_TLTimer_f148_div:Q falling

  Data Path: mreset to trilevel_syncgenerator2_TLTimer_spldiv_downcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT3:I0->O           29   0.551   1.318  trilevel_syncgenerator2_tsg_reset30 (CHOICE2999)
     LUT3_D:I0->O         11   0.551   0.836  trilevel_syncgenerator2_tsg_reset41 (trilevel_syncgenerator2_tp<3>)
     LUT4:I1->O            3   0.551   0.000  trilevel_syncgenerator2_TLTimer_spldiv_downcount_Mmux__n0001_Result<5>1 (trilevel_syncgenerator2_TLTimer_spldiv_downcount__n0001<5>)
     FDCP:D                    0.203          trilevel_syncgenerator2_TLTimer_spldiv_downcount_5
    ----------------------------------------
    Total                      7.261ns (3.786ns logic, 3.475ns route)
                                       (52.1% logic, 47.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q'
Offset:              3.853ns (Levels of Logic = 1)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator2_TLTimer_statemachine_state_counter_0 (FF)
  Destination Clock: trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q rising

  Data Path: mreset to trilevel_syncgenerator2_TLTimer_statemachine_state_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     FDE:CE                    0.602          trilevel_syncgenerator2_TLTimer_statemachine_state_counter_0
    ----------------------------------------
    Total                      3.853ns (2.532ns logic, 1.321ns route)
                                       (65.7% logic, 34.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator1_Genlock_start_counter:Q'
Offset:              5.670ns (Levels of Logic = 2)
  Source:            cs1 (PAD)
  Destination:       trilevel_syncgenerator1_Genlock_delay_19 (FF)
  Destination Clock: trilevel_syncgenerator1_Genlock_start_counter:Q rising

  Data Path: cs1 to trilevel_syncgenerator1_Genlock_delay_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            55   1.930   1.344  cs1_IBUF (cs1_IBUF)
     LUT4:I2->O           23   0.551   1.243  trilevel_syncgenerator1_Genlock__n00131 (trilevel_syncgenerator1_Genlock__n0013)
     FDE:CE                    0.602          trilevel_syncgenerator1_Genlock_delay_21
    ----------------------------------------
    Total                      5.670ns (3.083ns logic, 2.587ns route)
                                       (54.4% logic, 45.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'trilevel_syncgenerator1_TLTimer_f148_div:Q'
Offset:              7.258ns (Levels of Logic = 4)
  Source:            mreset (PAD)
  Destination:       trilevel_syncgenerator1_TLTimer_spldiv_downcount_9 (FF)
  Destination Clock: trilevel_syncgenerator1_TLTimer_f148_div:Q falling

  Data Path: mreset to trilevel_syncgenerator1_TLTimer_spldiv_downcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.930   1.321  mreset_IBUF (mreset_IBUF)
     LUT3:I0->O           26   0.551   1.315  trilevel_syncgenerator1_tsg_reset30 (CHOICE3013)
     LUT3_D:I0->O         11   0.551   0.836  trilevel_syncgenerator1_tsg_reset41 (trilevel_syncgenerator1_tp<3>)
     LUT4:I1->O            3   0.551   0.000  trilevel_syncgenerator1_TLTimer_spldiv_downcount_Mmux__n0001_Result<5>1 (trilevel_syncgenerator1_TLTimer_spldiv_downcount__n0001<5>)
     FDCP:D                    0.203          trilevel_syncgenerator1_TLTimer_spldiv_downcount_5
    ----------------------------------------
    Total                      7.258ns (3.786ns logic, 3.472ns route)
                                       (52.2% logic, 47.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f8g'
Offset:              7.074ns (Levels of Logic = 2)
  Source:            which_led_0 (FF)
  Destination:       led3 (PAD)
  Source Clock:      f8g rising

  Data Path: which_led_0 to led3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.720   0.688  which_led_0 (which_led_0)
     LUT2:I0->O            1   0.551   0.240  _n00101 (led3_OBUF)
     OBUF:I->O                 4.875          led3_OBUF (led3)
    ----------------------------------------
    Total                      7.074ns (6.146ns logic, 0.928ns route)
                                       (86.9% logic, 13.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q'
Offset:              6.626ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_tsg_ok (FF)
  Destination:       res1 (PAD)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_div_1:Q rising

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_tsg_ok to res1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.720   0.240  trilevel_syncgenerator1_TLTimer_statemachine_tsg_ok (trilevel_syncgenerator1_TLTimer_statemachine_tsg_ok)
     LUT2:I0->O            1   0.551   0.240  res11 (res1_OBUF)
     OBUF:I->O                 4.875          res1_OBUF (res1)
    ----------------------------------------
    Total                      6.626ns (6.146ns logic, 0.480ns route)
                                       (92.8% logic, 7.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q'
Offset:              6.626ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_tsg_ok (FF)
  Destination:       res1 (PAD)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_div_1:Q rising

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_tsg_ok to res1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.720   0.240  trilevel_syncgenerator2_TLTimer_statemachine_tsg_ok (trilevel_syncgenerator2_TLTimer_statemachine_tsg_ok)
     LUT2:I1->O            1   0.551   0.240  res11 (res1_OBUF)
     OBUF:I->O                 4.875          res1_OBUF (res1)
    ----------------------------------------
    Total                      6.626ns (6.146ns logic, 0.480ns route)
                                       (92.8% logic, 7.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q'
Offset:              6.626ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_tsg_ok (FF)
  Destination:       res2 (PAD)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_div_1:Q rising

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_tsg_ok to res2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.720   0.240  trilevel_syncgenerator3_TLTimer_statemachine_tsg_ok (trilevel_syncgenerator3_TLTimer_statemachine_tsg_ok)
     LUT2:I0->O            1   0.551   0.240  res21 (res2_OBUF)
     OBUF:I->O                 4.875          res2_OBUF (res2)
    ----------------------------------------
    Total                      6.626ns (6.146ns logic, 0.480ns route)
                                       (92.8% logic, 7.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q'
Offset:              6.626ns (Levels of Logic = 2)
  Source:            trilevel_syncgenerator4_TLTimer_statemachine_tsg_ok (FF)
  Destination:       res2 (PAD)
  Source Clock:      trilevel_syncgenerator4_TLTimer_statemachine_div_1:Q rising

  Data Path: trilevel_syncgenerator4_TLTimer_statemachine_tsg_ok to res2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.720   0.240  trilevel_syncgenerator4_TLTimer_statemachine_tsg_ok (trilevel_syncgenerator4_TLTimer_statemachine_tsg_ok)
     LUT2:I1->O            1   0.551   0.240  res21 (res2_OBUF)
     OBUF:I->O                 4.875          res2_OBUF (res2)
    ----------------------------------------
    Total                      6.626ns (6.146ns logic, 0.480ns route)
                                       (92.8% logic, 7.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q'
Offset:              5.835ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg_out_3 (FF)
  Destination:       tsg2_out<3> (PAD)
  Source Clock:      trilevel_syncgenerator2_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg_out_3 to tsg2_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.720   0.240  trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg_out_3 (trilevel_syncgenerator2_TLTimer_statemachine_dac_tsg_out_3)
     OBUF:I->O                 4.875          tsg2_out_3_OBUF (tsg2_out<3>)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'sck'
Offset:              8.851ns (Levels of Logic = 4)
  Source:            trilevel_syncgenerator1_sif_spl_div_5 (FF)
  Destination:       ext1_out<3> (PAD)
  Source Clock:      sck falling

  Data Path: trilevel_syncgenerator1_sif_spl_div_5 to ext1_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           5   0.720   0.658  trilevel_syncgenerator1_sif_spl_div_5 (trilevel_syncgenerator1_sif_spl_div_5)
     LUT3:I0->O            1   0.551   0.240  trilevel_syncgenerator1_Mmux_f4_free_inst_mux_f5_0_SW0 (N48052)
     LUT4:I3->O            1   0.551   0.240  trilevel_syncgenerator1_Mmux_f4_free_inst_mux_f5_0 (trilevel_syncgenerator1_f4_free)
     LUT3:I1->O            2   0.551   0.465  trilevel_syncgenerator1__n0022 (ext1_out_3_OBUF)
     OBUF:I->O                 4.875          ext1_out_3_OBUF (ext1_out<3>)
    ----------------------------------------
    Total                      8.851ns (7.248ns logic, 1.603ns route)
                                       (81.9% logic, 18.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'freerunningformat_verticalsync_f74:Q'
Offset:              8.031ns (Levels of Logic = 3)
  Source:            freerunningformat_verticalsync_ref2398 (FF)
  Destination:       ext1_out<3> (PAD)
  Source Clock:      freerunningformat_verticalsync_f74:Q rising

  Data Path: freerunningformat_verticalsync_ref2398 to ext1_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             4   0.720   0.629  freerunningformat_verticalsync_ref2398 (freerunningformat_verticalsync_ref2398)
     LUT4:I1->O            1   0.551   0.240  trilevel_syncgenerator3_Mmux_f4_free_inst_mux_f5_0 (trilevel_syncgenerator3_f4_free)
     LUT3:I1->O            2   0.551   0.465  trilevel_syncgenerator3__n0022 (ext1_out_1_OBUF)
     OBUF:I->O                 4.875          ext1_out_1_OBUF (ext1_out<1>)
    ----------------------------------------
    Total                      8.031ns (6.697ns logic, 1.334ns route)
                                       (83.4% logic, 16.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'freerunningformat_verticalsync_div16_3:Q'
Offset:              8.822ns (Levels of Logic = 4)
  Source:            freerunningformat_verticalsync_ref30 (FF)
  Destination:       ext1_out<3> (PAD)
  Source Clock:      freerunningformat_verticalsync_div16_3:Q rising

  Data Path: freerunningformat_verticalsync_ref30 to ext1_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             4   0.720   0.629  freerunningformat_verticalsync_ref30 (freerunningformat_verticalsync_ref30)
     LUT3:I1->O            1   0.551   0.240  trilevel_syncgenerator3_Mmux_f4_free_inst_mux_f5_0_SW0 (N48044)
     LUT4:I3->O            1   0.551   0.240  trilevel_syncgenerator3_Mmux_f4_free_inst_mux_f5_0 (trilevel_syncgenerator3_f4_free)
     LUT3:I1->O            2   0.551   0.465  trilevel_syncgenerator3__n0022 (ext1_out_1_OBUF)
     OBUF:I->O                 4.875          ext1_out_1_OBUF (ext1_out<1>)
    ----------------------------------------
    Total                      8.822ns (7.248ns logic, 1.574ns route)
                                       (82.2% logic, 17.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q'
Offset:              5.835ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg_out_3 (FF)
  Destination:       tsg3_out<3> (PAD)
  Source Clock:      trilevel_syncgenerator3_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg_out_3 to tsg3_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.720   0.240  trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg_out_3 (trilevel_syncgenerator3_TLTimer_statemachine_dac_tsg_out_3)
     OBUF:I->O                 4.875          tsg3_out_3_OBUF (tsg3_out<3>)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q'
Offset:              5.835ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator4_TLTimer_statemachine_dac_tsg_out_3 (FF)
  Destination:       tsg4_out<3> (PAD)
  Source Clock:      trilevel_syncgenerator4_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator4_TLTimer_statemachine_dac_tsg_out_3 to tsg4_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.720   0.240  trilevel_syncgenerator4_TLTimer_statemachine_dac_tsg_out_3 (trilevel_syncgenerator4_TLTimer_statemachine_dac_tsg_out_3)
     OBUF:I->O                 4.875          tsg4_out_3_OBUF (tsg4_out<3>)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q'
Offset:              5.835ns (Levels of Logic = 1)
  Source:            trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg_out_3 (FF)
  Destination:       tsg1_out<3> (PAD)
  Source Clock:      trilevel_syncgenerator1_TLTimer_statemachine_dac_f74:Q falling

  Data Path: trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg_out_3 to tsg1_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.720   0.240  trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg_out_3 (trilevel_syncgenerator1_TLTimer_statemachine_dac_tsg_out_3)
     OBUF:I->O                 4.875          tsg1_out_3_OBUF (tsg1_out<3>)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               9.270ns (Levels of Logic = 4)
  Source:            f4m (PAD)
  Destination:       ext1_out<3> (PAD)

  Data Path: f4m to ext1_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.930   0.658  f4m_IBUF (f4m_IBUF)
     LUT3:I2->O            1   0.551   0.240  trilevel_syncgenerator3__n0022_SW0 (N33397)
     LUT3:I2->O            2   0.551   0.465  trilevel_syncgenerator3__n0022 (ext1_out_1_OBUF)
     OBUF:I->O                 4.875          ext1_out_1_OBUF (ext1_out<1>)
    ----------------------------------------
    Total                      9.270ns (7.907ns logic, 1.363ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
CPU : 30.91 / 32.80 s | Elapsed : 31.00 / 32.00 s
 
--> 

Total memory usage is 95888 kilobytes


