
class VHDL_regen():
   # def __init__(self):
    def architecture(self):
        pass
    def entity(self):
        pass
    def generics(self):
        pass
    def ports(self):
        pass
    def component(self):
        pass
    def implementation(self):
        pass
