$date
	Sun Oct 23 06:08:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#788191
b10000 !
1"
#788194
b10000 &
b10000 %
1$
#788195
0"
#788198
b1000 &
b1000 %
#788202
b100 &
b100 %
#788206
b10 &
b10 %
#788210
b1 &
b1 %
1#
#788214
b0 &
0#
b0 %
0$
#1813687
b1001 !
1"
#1813690
b1001 &
b1001 %
1$
#1813691
0"
#1813694
b11100 &
b11100 %
#1813698
b1110 &
b1110 %
#1813702
b111 &
b111 %
#1813706
b10110 &
b10110 %
#1813710
b1011 &
b1011 %
#1813714
b100010 &
b100010 %
#1813718
b10001 &
b10001 %
#1813722
b110100 &
b110100 %
#1813726
b11010 &
b11010 %
#1813730
b1101 &
b1101 %
#1813734
b101000 &
b101000 %
#1813738
b10100 &
b10100 %
#1813742
b1010 &
b1010 %
#1813746
b101 &
b101 %
#1813750
b10000 &
b10000 %
#1813754
b1000 &
b1000 %
#1813758
b100 &
b100 %
#1813762
b10 &
b10 %
#1813766
b1 &
1#
b1 %
#1813770
b0 &
b0 %
0#
0$
#2827674
b11000 &
b11000 %
1$
b11000 !
1"
#2827675
0"
#2827678
b1100 &
b1100 %
#2827682
b110 &
b110 %
#2827686
b11 &
b11 %
#2827690
b1010 &
b1010 %
#2827694
b101 &
b101 %
#2827698
b10000 &
b10000 %
#2827702
b1000 &
b1000 %
#2827706
b100 &
b100 %
#2827710
b10 &
b10 %
#2827714
b1 &
b1 %
1#
#2827718
b0 &
0#
b0 %
0$
#4500012
