Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Projects\Quadcopter\ADXL345\hdl_prj\edk_prj\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Projects\Quadcopter\ADXL345\hdl_prj\edk_prj\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/hdl_dut_pkg.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing package <hdl_dut_pkg>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/Control_Signals.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <Control_Signals>.
Parsing architecture <rtl> of entity <control_signals>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/rising_edge_detect.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <rising_edge_detect>.
Parsing architecture <rtl> of entity <rising_edge_detect>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/shiftRegister_48.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <shiftRegister_48>.
Parsing architecture <rtl> of entity <shiftregister_48>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/XYZ_shiftRegister.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <XYZ_shiftRegister>.
Parsing architecture <rtl> of entity <xyz_shiftregister>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/Read_X_Y_Z.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <Read_X_Y_Z>.
Parsing architecture <rtl> of entity <read_x_y_z>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/Write.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <Write>.
Parsing architecture <rtl> of entity <write>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/hdl_dut.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <hdl_dut>.
Parsing architecture <rtl> of entity <hdl_dut>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_dut.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <pmodacl_ip_14a_hdl_dut_pcore_dut>.
Parsing architecture <rtl> of entity <pmodacl_ip_14a_hdl_dut_pcore_dut>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module>.
Parsing architecture <rtl> of entity <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_addr_decoder.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <pmodacl_ip_14a_hdl_dut_pcore_addr_decoder>.
Parsing architecture <rtl> of entity <pmodacl_ip_14a_hdl_dut_pcore_addr_decoder>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_axi_lite.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <pmodacl_ip_14a_hdl_dut_pcore_axi_lite>.
Parsing architecture <rtl> of entity <pmodacl_ip_14a_hdl_dut_pcore_axi_lite>.
Parsing VHDL file "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore.vhd" into library pmodacl_ip_14a_hdl_dut_pcore_v1_00_a
Parsing entity <pmodacl_ip_14a_hdl_dut_pcore>.
Parsing architecture <rtl> of entity <pmodacl_ip_14a_hdl_dut_pcore>.
Parsing VHDL file "C:\Projects\Quadcopter\ADXL345\hdl_prj\edk_prj\synthesis\parallel_run\hdl\system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper.vhd" into library work
Parsing entity <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <pmodacl_ip_14a_hdl_dut_pcore> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <pmodacl_ip_14a_hdl_dut_pcore_axi_lite> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <pmodacl_ip_14a_hdl_dut_pcore_addr_decoder> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <pmodacl_ip_14a_hdl_dut_pcore_dut> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <hdl_dut> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <Read_X_Y_Z> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <XYZ_shiftRegister> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <rising_edge_detect> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <shiftRegister_48> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <Write> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

Elaborating entity <Control_Signals> (architecture <rtl>) from library <pmodacl_ip_14a_hdl_dut_pcore_v1_00_a>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
    Related source file is "C:\Projects\Quadcopter\ADXL345\hdl_prj\edk_prj\synthesis\parallel_run\hdl\system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper> synthesized.

Synthesizing Unit <pmodacl_ip_14a_hdl_dut_pcore>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore.vhd".
INFO:Xst:3210 - "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore.vhd" line 169: Output port <ce_out> of the instance <u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pmodacl_ip_14a_hdl_dut_pcore> synthesized.

Synthesizing Unit <pmodacl_ip_14a_hdl_dut_pcore_axi_lite>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_axi_lite.vhd".
    Summary:
	no macro.
Unit <pmodacl_ip_14a_hdl_dut_pcore_axi_lite> synthesized.

Synthesizing Unit <pmodacl_ip_14a_hdl_dut_pcore_addr_decoder>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_addr_decoder.vhd".
WARNING:Xst:647 - Input <rd_enb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <write_reg_axi_enable>.
    Found 16-bit register for signal <read_reg_Y>.
    Found 16-bit register for signal <read_reg_Z>.
    Found 16-bit register for signal <write_reg_CMD>.
    Found 16-bit register for signal <read_reg_X>.
    Found 1-bit register for signal <read_reg_XYZ_Valid>.
    Found 1-bit register for signal <write_reg_CMD_VLD>.
    Found 1-bit tristate buffer for signal <const_z<31>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<30>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<29>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<28>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<27>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<26>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<25>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<24>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<23>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<22>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<21>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<20>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<19>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<18>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<17>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<16>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<15>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<14>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<13>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<12>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<11>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<10>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<9>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<8>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<7>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<6>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<5>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<4>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<3>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<2>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<1>> created at line 110
    Found 1-bit tristate buffer for signal <const_z<0>> created at line 110
    Summary:
	inferred  67 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <pmodacl_ip_14a_hdl_dut_pcore_addr_decoder> synthesized.

Synthesizing Unit <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module.vhd".
WARNING:Xst:647 - Input <AXI4_Lite_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <axi_lite_rstate>.
    Found 8-bit register for signal <axi_lite_wstate>.
    Found 32-bit register for signal <AXI4_Lite_RDATA_tmp>.
    Found 32-bit register for signal <wdata>.
    Found 16-bit register for signal <waddr>.
    Found 1-bit register for signal <wr_enb_1>.
    Found 1-bit register for signal <soft_reset>.
    Found finite state machine <FSM_0> for signal <axi_lite_rstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | AXI4_Lite_ARESETN (negative)                   |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <axi_lite_wstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | AXI4_Lite_ARESETN (negative)                   |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module> synthesized.

Synthesizing Unit <pmodacl_ip_14a_hdl_dut_pcore_dut>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/pmodacl_ip_14a_hdl_dut_pcore_dut.vhd".
    Summary:
	no macro.
Unit <pmodacl_ip_14a_hdl_dut_pcore_dut> synthesized.

Synthesizing Unit <hdl_dut>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/hdl_dut.vhd".
    Found 16-bit register for signal <Unit_Delay_Enabled1_out1>.
    Found 16-bit register for signal <Unit_Delay_Enabled2_out1>.
    Found 16-bit register for signal <Unit_Delay_Enabled3_out1>.
    Found 14-bit register for signal <Unit_Delay_Enabled_out1>.
    Found 1-bit register for signal <Delay4_out1>.
    Found 1-bit register for signal <Delay5_out1>.
    Found 1-bit register for signal <Delay6_out1>.
    Found 1-bit register for signal <Delay7_out1>.
    Summary:
	inferred  66 D-type flip-flop(s).
Unit <hdl_dut> synthesized.

Synthesizing Unit <Read_X_Y_Z>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/Read_X_Y_Z.vhd".
    Found 1-bit register for signal <SCK_reg>.
    Found 1-bit register for signal <SDI_reg>.
    Found 1-bit register for signal <XYZ_Valid_reg>.
    Found 1-bit register for signal <CSn_reg>.
    Found 6-bit register for signal <clock_cnt>.
    Found 3-bit register for signal <is_Read_X_Y_Z>.
    Found 9-bit register for signal <count>.
    Found 1-bit register for signal <READ_SHIFT_reg>.
    Found finite state machine <FSM_2> for signal <is_Read_X_Y_Z>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | in_idle                                        |
    | Power Up State     | in_clocking                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <GND_46_o_GND_46_o_add_74_OUT> created at line 292.
    Found 10-bit adder for signal <GND_46_o_GND_46_o_add_76_OUT> created at line 300.
    Found 1-bit 8-to-1 multiplexer for signal <SCK_reg_next> created at line 108.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Read_X_Y_Z> synthesized.

Synthesizing Unit <XYZ_shiftRegister>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/XYZ_shiftRegister.vhd".
    Summary:
	no macro.
Unit <XYZ_shiftRegister> synthesized.

Synthesizing Unit <rising_edge_detect>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/rising_edge_detect.vhd".
    Found 1-bit register for signal <Unit_Delay1_out1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rising_edge_detect> synthesized.

Synthesizing Unit <shiftRegister_48>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/shiftRegister_48.vhd".
    Found 48-bit register for signal <XYZ_int>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shiftRegister_48> synthesized.

Synthesizing Unit <Write>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/Write.vhd".
    Found 1-bit register for signal <SCK_reg>.
    Found 1-bit register for signal <SDI_reg>.
    Found 1-bit register for signal <CSn_CONV_reg>.
    Found 5-bit register for signal <clock_cnt>.
    Found 3-bit register for signal <is_Write>.
    Found 9-bit register for signal <count>.
    Found finite state machine <FSM_3> for signal <is_Write>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | in_idle                                        |
    | Power Up State     | in_clocking                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <GND_51_o_GND_51_o_add_35_OUT> created at line 229.
    Found 10-bit adder for signal <GND_51_o_GND_51_o_add_51_OUT> created at line 272.
    Found 1-bit 7-to-1 multiplexer for signal <SCK_reg_next> created at line 92.
    Found 1-bit 16-to-1 multiplexer for signal <_n0116> created at line 98.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Write> synthesized.

Synthesizing Unit <Control_Signals>.
    Related source file is "C:/Projects/Quadcopter/ADXL345/hdl_prj/edk_prj/pcores/pmodacl_ip_14a_hdl_dut_pcore_v1_00_a/hdl/vhdl/Control_Signals.vhd".
    Found 1-bit register for signal <Unit_Delay_Enabled_Resettable_zero_delay>.
    Found 1-bit register for signal <Unit_Delay_Enabled_Resettable_switch_delay>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Control_Signals> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 36
 1-bit register                                        : 20
 14-bit register                                       : 1
 16-bit register                                       : 8
 32-bit register                                       : 2
 48-bit register                                       : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 9-bit register                                        : 2
# Multiplexers                                         : 90
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 59
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 14-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 4
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 14
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <waddr_0> of sequential type is unconnected in block <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module>.
WARNING:Xst:2677 - Node <waddr_1> of sequential type is unconnected in block <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 301
 Flip-Flops                                            : 301
# Multiplexers                                         : 102
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 72
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/FSM_0> on signal <axi_lite_rstate[1:1]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 0
 00000001 | 1
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/FSM_1> on signal <axi_lite_wstate[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00
 00000001 | 01
 00000010 | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/FSM_2> on signal <is_Read_X_Y_Z[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 in_clocking       | 000
 in_end            | 001
 in_idle           | 010
 in_read           | 011
 in_read1          | 100
 in_start_adc_rdwr | 101
 in_start_conv     | 110
 in_tconv_delay    | 111
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/FSM_3> on signal <is_Write[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 in_clocking       | 000
 in_end            | 001
 in_end1           | 010
 in_idle           | 011
 in_start_adc_rdwr | 100
 in_start_conv     | 101
 in_tconv_delay    | 110
-------------------------------

Optimizing unit <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper> ...

Optimizing unit <pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module> ...

Optimizing unit <pmodacl_ip_14a_hdl_dut_pcore_addr_decoder> ...

Optimizing unit <hdl_dut> ...

Optimizing unit <Read_X_Y_Z> ...

Optimizing unit <shiftRegister_48> ...

Optimizing unit <Write> ...

Optimizing unit <Control_Signals> ...
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_31> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_30> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_29> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_28> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_27> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_26> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_25> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_24> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_23> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_22> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_21> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_20> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_19> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_18> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_17> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_16> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/wdata_14> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:2677 - Node <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/write_reg_CMD_14> of sequential type is unconnected in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>.
WARNING:Xst:1710 - FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_8> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_7> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_6> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_5> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_4> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/count_8> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/count_7> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/count_6> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/count_5> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/count_4> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Write/clock_cnt_4> (without init value) has a constant value of 0 in block <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_31> in Unit <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper> is equivalent to the following 15 FFs/Latches, which will be removed : <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_30> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_29> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_28> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_27>
   <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_26> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_25> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_24> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_23> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_22> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_21>
   <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_20> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_19> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_18> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_17> <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_16> 
INFO:Xst:2261 - The FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/CSn_reg> in Unit <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/XYZ_Valid_reg> 
INFO:Xst:3203 - The FF/Latch <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/SCK_reg> in Unit <system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_XYZ_shiftRegister/u_rising_edge_detect/Unit_Delay1_out1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 264
 Flip-Flops                                            : 264

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_pmodacl_ip_14a_hdl_dut_pcore_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 207
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 7
#      LUT3                        : 13
#      LUT4                        : 27
#      LUT5                        : 24
#      LUT6                        : 122
#      MUXF7                       : 11
# FlipFlops/Latches                : 264
#      FDC                         : 58
#      FDCE                        : 195
#      FDP                         : 4
#      FDPE                        : 7

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             264  out of  106400     0%  
 Number of Slice LUTs:                  195  out of  53200     0%  
    Number used as Logic:               195  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    344
   Number with an unused Flip Flop:      80  out of    344    23%  
   Number with an unused LUT:           149  out of    344    43%  
   Number of fully used LUT-FF pairs:   115  out of    344    33%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                         122
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                                         | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
AXI4_Lite_ACLK                     | NONE(pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd1)| 117   |
IPCORE_CLK                         | NONE(pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1)                                                            | 147   |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.082ns (Maximum Frequency: 324.465MHz)
   Minimum input arrival time before clock: 2.384ns
   Maximum output required time after clock: 0.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'AXI4_Lite_ACLK'
  Clock period: 3.082ns (frequency: 324.465MHz)
  Total number of paths / destination ports: 1487 / 167
-------------------------------------------------------------------------
Delay:               3.082ns (Levels of Logic = 5)
  Source:            pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr_7 (FF)
  Destination:       pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0 (FF)
  Source Clock:      AXI4_Lite_ACLK rising
  Destination Clock: AXI4_Lite_ACLK rising

  Data Path: pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr_7 to pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.745  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr_7 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/waddr_7)
     LUT5:I0->O            1   0.053   0.000  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1_F (N95)
     MUXF7:I0->O           3   0.214   0.499  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o1)
     LUT5:I3->O           16   0.053   0.700  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o3 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o)
     LUT6:I3->O            2   0.053   0.419  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid114 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/top_data_read<16>)
     LUT6:I5->O            1   0.053   0.000  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid1 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/top_data_read<0>)
     FDCE:D                    0.011          pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0
    ----------------------------------------
    Total                      3.082ns (0.719ns logic, 2.363ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IPCORE_CLK'
  Clock period: 2.919ns (frequency: 342.615MHz)
  Total number of paths / destination ports: 4481 / 197
-------------------------------------------------------------------------
Delay:               2.919ns (Levels of Logic = 3)
  Source:            pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_3 (FF)
  Destination:       pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled3_out1_15 (FF)
  Source Clock:      IPCORE_CLK rising
  Destination Clock: IPCORE_CLK rising

  Data Path: pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_3 to pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled3_out1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_3 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count_3)
     LUT4:I0->O           14   0.053   0.498  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count[8]_GND_46_o_equal_15_o<8>1 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/count[8]_GND_46_o_equal_15_o)
     LUT6:I5->O           51   0.053   0.570  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/u_Read_X_Y_Z/Mmux_XYZ_Valid_reg_next11 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/CSn)
     LUT2:I1->O           48   0.053   0.555  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/enb_XYZ_Valid_1_AND_28_o1 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/enb_XYZ_Valid_1_AND_28_o)
     FDCE:CE                   0.200          pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled2_out1_0
    ----------------------------------------
    Total                      2.919ns (0.641ns logic, 2.278ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AXI4_Lite_ACLK'
  Total number of paths / destination ports: 1885 / 230
-------------------------------------------------------------------------
Offset:              2.384ns (Levels of Logic = 5)
  Source:            AXI4_Lite_ARADDR<7> (PAD)
  Destination:       pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0 (FF)
  Destination Clock: AXI4_Lite_ACLK rising

  Data Path: AXI4_Lite_ARADDR<7> to pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.053   0.000  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1_G (N96)
     MUXF7:I1->O           3   0.217   0.499  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o1 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_XYZ_Valid_INV_5_o1)
     LUT5:I3->O           16   0.053   0.700  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o3 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/decode_sel_Y_INV_3_o)
     LUT6:I3->O            2   0.053   0.419  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid114 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/top_data_read<16>)
     LUT6:I5->O            1   0.053   0.000  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_addr_decoder_inst/Mmux_decode_rd_XYZ_Valid1 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/top_data_read<0>)
     FDCE:D                    0.011          pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_0
    ----------------------------------------
    Total                      2.384ns (0.766ns logic, 1.618ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IPCORE_CLK'
  Total number of paths / destination ports: 295 / 148
-------------------------------------------------------------------------
Offset:              1.172ns (Levels of Logic = 1)
  Source:            IPCORE_RESETN (PAD)
  Destination:       pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1 (FF)
  Destination Clock: IPCORE_CLK rising

  Data Path: IPCORE_RESETN to pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O          213   0.053   0.591  pmodacl_ip_14a_hdl_dut_pcore_0/reset1 (pmodacl_ip_14a_hdl_dut_pcore_0/reset)
     FDCE:CLR                  0.325          pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Unit_Delay_Enabled_out1_0
    ----------------------------------------
    Total                      1.172ns (0.581ns logic, 0.591ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AXI4_Lite_ACLK'
  Total number of paths / destination ports: 38 / 37
-------------------------------------------------------------------------
Offset:              0.847ns (Levels of Logic = 1)
  Source:            pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2 (FF)
  Destination:       AXI4_Lite_AWREADY (PAD)
  Source Clock:      AXI4_Lite_ACLK rising

  Data Path: pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2 to AXI4_Lite_AWREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.282   0.512  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_FSM_FFd2)
     LUT2:I0->O            0   0.053   0.000  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_inst/u_pmodacl_ip_14a_hdl_dut_pcore_axi_lite_module_inst/axi_lite_wstate_axi_lite_output.out01 (AXI4_Lite_AWREADY)
    ----------------------------------------
    Total                      0.847ns (0.335ns logic, 0.512ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IPCORE_CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1 (FF)
  Destination:       PmodJA1_out<2> (PAD)
  Source Clock:      IPCORE_CLK rising

  Data Path: pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1 to PmodJA1_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             0   0.282   0.000  pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1 (pmodacl_ip_14a_hdl_dut_pcore_0/u_pmodacl_ip_14a_hdl_dut_pcore_dut_inst/u_hdl_dut/Delay6_out1)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock AXI4_Lite_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AXI4_Lite_ACLK |    3.082|         |         |         |
IPCORE_CLK     |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IPCORE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AXI4_Lite_ACLK |    2.789|         |         |         |
IPCORE_CLK     |    2.919|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.99 secs
 
--> 

Total memory usage is 413344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    5 (   0 filtered)

