

================================================================
== Vitis HLS Report for 'gps_translation_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Sat Nov 16 22:45:36 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        gps-parser
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  5.825 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        9|  0.300 us|  0.900 us|    3|    9|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        1|        7|         2|          2|          1|  0 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      1|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_str_U  |gps_translation_Pipeline_VITIS_LOOP_23_1_p_str_ROM_AUTO_1R  |        0|  8|   1|    0|     4|    8|     1|           32|
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                            |        0|  8|   1|    0|     4|    8|     1|           32|
    +---------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_94_p2    |         +|   0|  0|  10|           2|           1|
    |add_ln24_fu_109_p2   |         +|   0|  0|  11|           3|           2|
    |icmp_ln23_fu_88_p2   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln24_fu_120_p2  |      icmp|   0|  0|  15|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  46|          15|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_72_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4           |   9|          2|    2|          4|
    |i_fu_38                        |   9|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  59|         13|    8|         17|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |add_ln23_reg_141   |  2|   0|    2|          0|
    |ap_CS_fsm          |  2|   0|    2|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |ap_return_preg     |  1|   0|    1|          0|
    |i_fu_38            |  2|   0|    2|          0|
    |icmp_ln23_reg_137  |  1|   0|    1|          0|
    |merge_reg_68       |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 10|   0|   10|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_return           |  out|    1|  ap_ctrl_hs|  gps_translation_Pipeline_VITIS_LOOP_23_1|  return value|
|msg_shift_address0  |  out|    7|   ap_memory|                                 msg_shift|         array|
|msg_shift_ce0       |  out|    1|   ap_memory|                                 msg_shift|         array|
|msg_shift_q0        |   in|    8|   ap_memory|                                 msg_shift|         array|
+--------------------+-----+-----+------------+------------------------------------------+--------------+

