// Seed: 3291500293
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output tri0 id_2,
    input supply1 id_3
);
  logic id_5 = id_0;
  assign module_1.id_15 = 0;
  final begin : LABEL_0
    id_5 <= -1;
  end
  wire id_6;
  ;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wand id_9,
    input uwire id_10,
    input supply0 id_11,
    output wire id_12,
    output tri0 id_13,
    output tri id_14,
    input wand id_15,
    input tri0 id_16,
    input uwire id_17
);
  tri1 id_19;
  module_0 modCall_1 (
      id_4,
      id_13,
      id_6,
      id_5
  );
  assign id_19 = -1;
endmodule
