 
****************************************
Report : qor
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Thu Dec 22 12:14:40 2022
****************************************


  Timing Path Group 'clk_ext'
  -----------------------------------
  Levels of Logic:             39.000
  Critical Path Length:         6.570
  Critical Path Slack:         13.301
  Critical Path Clk Period:    20.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.010
  Total Hold Violation:        -5.101
  No. of Hold Violations:     517.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         65
  Hierarchical Port Count:       4739
  Leaf Cell Count:              17587
  Buf/Inv Cell Count:            3405
  Buf Cell Count:                 573
  Inv Cell Count:                2832
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     14057
  Sequential Cell Count:         3530
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       32659.520
  Noncombinational Area:    30499.201
  Buf/Inv Area:              3452.160
  Total Buffer Area:          733.440
  Total Inverter Area:       2718.720
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  -----------------------------------
  Cell Area:                63158.721
  Design Area:              63158.721


  Design Rules
  -----------------------------------
  Total Number of Nets:         19357
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hades

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.016
  Logic Optimization:                 1.337
  Mapping Optimization:               9.148
  -----------------------------------------
  Overall Compile Time:              25.963
  Overall Compile Wall Clock Time:   20.744

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.010  TNS: 5.101  Number of Violating Paths: 517

  --------------------------------------------------------------------


1
