<html><body><samp><pre>
<!@TC:1554900320>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHYSLTPSC3208E

# Wed Apr 10 08:45:20 2019

#Implementation: synthesis

<a name=compilerReport31></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1554900320> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport32></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1554900320> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1554900320> | Setting time resolution to ps
@N: : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\OVT_FAILSAFE.vhd:23:7:23:19:@N::@XP_MSG">OVT_FAILSAFE.vhd(23)</a><!@TM:1554900320> | Top entity is set to OVT_FAILSAFE.
File C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\OVT_FAILSAFE.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\OVT_FAILSAFE.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1554900320> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\hdl\OVT_FAILSAFE.vhd:23:7:23:19:@N:CD630:@XP_MSG">OVT_FAILSAFE.vhd(23)</a><!@TM:1554900320> | Synthesizing work.ovt_failsafe.rtl.
Post processing for work.ovt_failsafe.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 08:45:20 2019

###########################################################]
<a name=compilerReport33></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1554900320> | Running in 64-bit mode 
File C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 08:45:20 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 08:45:20 2019

###########################################################]
<a name=compilerReport34></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1554900321> | Running in 64-bit mode 
File C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\synwork\OVT_FAILSAFE_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 10 08:45:21 2019

###########################################################]
# Wed Apr 10 08:45:21 2019

<a name=mapperReport35></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1554900322> | No constraint file specified. 
@L: C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\OVT_FAILSAFE_scck.rpt 
Printing clock  summary report in "C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\OVT_FAILSAFE_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1554900322> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1554900322> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)



<a name=mapperReport36></a>Clock Summary</a>
*****************

Start                      Requested     Requested     Clock        Clock                   Clock
Clock                      Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------
OVT_FAILSAFE|CLK_5M_GL     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     5    
=================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\tomo_laptop\box sync\lv_reg_gen3_dig_cntl_gw\lvregul_dig_cntl\hdl\ovt_failsafe.vhd:49:2:49:4:@W:MT530:@XP_MSG">ovt_failsafe.vhd(49)</a><!@TM:1554900322> | Found inferred clock OVT_FAILSAFE|CLK_5M_GL which controls 5 sequential elements including T_FLT_CNT[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1554900322> | Writing default property annotation file C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\OVT_FAILSAFE.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 10 08:45:22 2019

###########################################################]
# Wed Apr 10 08:45:22 2019

<a name=mapperReport37></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1554900323> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1554900323> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\users\tomo_laptop\box sync\lv_reg_gen3_dig_cntl_gw\lvregul_dig_cntl\hdl\ovt_failsafe.vhd:49:2:49:4:@N:MO230:@XP_MSG">ovt_failsafe.vhd(49)</a><!@TM:1554900323> | Found up-down counter in view:work.OVT_FAILSAFE(rtl) instance T_FLT_CNT[3:0]  

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1554900323> | Promoting Net CLK_5M_GL_c on CLKBUF  CLK_5M_GL_pad  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)



@S |Clock Optimization Summary


<a name=clockReport38></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:CLK_5M_GL@|E:L_T_FAULT@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_5M_GL           port                   5          L_T_FAULT      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

Writing Analyst data base C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\synwork\OVT_FAILSAFE_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1554900323> | Found inferred clock OVT_FAILSAFE|CLK_5M_GL with period 10.00ns. Please declare a user-defined clock on object "p:CLK_5M_GL"</font> 


<a name=timingReport39></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Apr 10 08:45:23 2019
#


Top view:               OVT_FAILSAFE
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1554900323> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1554900323> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary40></a>Performance Summary</a>
*******************


Worst slack in design: 0.808

                           Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock             Frequency     Frequency     Period        Period        Slack     Type         Group              
-----------------------------------------------------------------------------------------------------------------------------
OVT_FAILSAFE|CLK_5M_GL     100.0 MHz     108.8 MHz     10.000        9.192         0.808     inferred     Inferred_clkgroup_0
=============================================================================================================================





<a name=clockRelationships41></a>Clock Relationships</a>
*******************

Clocks                                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------
OVT_FAILSAFE|CLK_5M_GL  OVT_FAILSAFE|CLK_5M_GL  |  10.000      0.808  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo42></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport43></a>Detailed Report for Clock: OVT_FAILSAFE|CLK_5M_GL</a>
====================================



<a name=startingSlack44></a>Starting Points with Worst Slack</a>
********************************

                 Starting                                                       Arrival          
Instance         Reference                  Type       Pin     Net              Time        Slack
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
T_FLT_CNT[2]     OVT_FAILSAFE|CLK_5M_GL     DFN1P0     Q       T_FLT_CNT[2]     0.737       0.808
T_FLT_CNT[0]     OVT_FAILSAFE|CLK_5M_GL     DFN1P0     Q       T_FLT_CNT[0]     0.737       1.017
T_FLT_CNT[1]     OVT_FAILSAFE|CLK_5M_GL     DFN1P0     Q       T_FLT_CNT[1]     0.737       1.232
T_FLT_CNT[3]     OVT_FAILSAFE|CLK_5M_GL     DFN1C0     Q       T_FLT_CNT[3]     0.737       1.420
=================================================================================================


<a name=endingSlack45></a>Ending Points with Worst Slack</a>
******************************

                 Starting                                                                    Required          
Instance         Reference                  Type         Pin     Net                         Time         Slack
                 Clock                                                                                         
---------------------------------------------------------------------------------------------------------------
T_FLT_CNT[0]     OVT_FAILSAFE|CLK_5M_GL     DFN1P0       D       T_FLT_CNT_n0                9.427        0.808
T_FLT_CNT[1]     OVT_FAILSAFE|CLK_5M_GL     DFN1P0       D       T_FLT_CNT_n1                9.427        0.808
T_FLT_CNT[3]     OVT_FAILSAFE|CLK_5M_GL     DFN1C0       D       T_FLT_CNT_n3                9.427        0.808
T_FLT_CNT[2]     OVT_FAILSAFE|CLK_5M_GL     DFN1P0       D       T_FLT_CNT_n2                9.461        1.340
L_T_FAULT        OVT_FAILSAFE|CLK_5M_GL     DFN1E1P0     E       FILTCNT\.un12_t_flt_cnt     9.566        3.757
L_T_FAULT        OVT_FAILSAFE|CLK_5M_GL     DFN1E1P0     D       T_FLT_CNT_i[0]              9.531        6.439
===============================================================================================================



<a name=worstPaths46></a>Worst Path Information</a>
<a href="C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\OVT_FAILSAFE.srr:srsfC:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\OVT_FAILSAFE.srs:fp:18353:20045:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      8.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.808

    Number of logic level(s):                5
    Starting point:                          T_FLT_CNT[2] / Q
    Ending point:                            T_FLT_CNT[0] / D
    The start point is clocked by            OVT_FAILSAFE|CLK_5M_GL [rising] on pin CLK
    The end   point is clocked by            OVT_FAILSAFE|CLK_5M_GL [rising] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                            Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
T_FLT_CNT[2]                    DFN1P0     Q        Out     0.737     0.737       -         
T_FLT_CNT[2]                    Net        -        -       1.279     -           5         
T_FLT_CNT_RNIFFT8_0[3]          NOR2       B        In      -         2.016       -         
T_FLT_CNT_RNIFFT8_0[3]          NOR2       Y        Out     0.646     2.663       -         
FILTCNT\.un3_ms250_clk_en_0     Net        -        -       0.322     -           1         
T_FLT_CNT_RNIQQQH[1]            NOR3A      A        In      -         2.984       -         
T_FLT_CNT_RNIQQQH[1]            NOR3A      Y        Out     0.664     3.648       -         
FILTCNT\.un3_ms250_clk_en       Net        -        -       1.184     -           4         
T_FLT_CNT_RNID13Q1[1]           NOR2A      B        In      -         4.832       -         
T_FLT_CNT_RNID13Q1[1]           NOR2A      Y        Out     0.386     5.217       -         
N_T_FLT_CNT_1_sqmuxa            Net        -        -       0.386     -           2         
MS250_CLK_EN_pad_RNITDJP2       AOI1       C        In      -         5.603       -         
MS250_CLK_EN_pad_RNITDJP2       AOI1       Y        Out     0.525     6.128       -         
N_40                            Net        -        -       1.184     -           4         
T_FLT_CNT_RNO[0]                XOR3       C        In      -         7.312       -         
T_FLT_CNT_RNO[0]                XOR3       Y        Out     0.985     8.297       -         
T_FLT_CNT_n0                    Net        -        -       0.322     -           1         
T_FLT_CNT[0]                    DFN1P0     D        In      -         8.618       -         
============================================================================================
Total path delay (propagation time + setup) of 9.192 is 4.517(49.1%) logic and 4.675(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

--------------------------------------------------------------------------------
Target Part: A3PN250_VQFP100_STD
<a name=cellReport47></a>Report for cell OVT_FAILSAFE.rtl</a>
  Core Cell usage:
              cell count     area count*area
               AO1     1      1.0        1.0
              AO13     1      1.0        1.0
              AO1C     2      1.0        2.0
              AOI1     1      1.0        1.0
             AOI1B     1      1.0        1.0
               GND     1      0.0        0.0
               INV     1      1.0        1.0
              NOR2     1      1.0        1.0
             NOR2A     1      1.0        1.0
             NOR2B     3      1.0        3.0
             NOR3A     1      1.0        1.0
             NOR3C     1      1.0        1.0
              OA1B     1      1.0        1.0
              OR2A     1      1.0        1.0
               OR3     1      1.0        1.0
               VCC     1      0.0        0.0
              XOR3     4      1.0        4.0


            DFN1C0     1      1.0        1.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0     3      1.0        3.0
                   -----          ----------
             TOTAL    28                26.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     3
            OUTBUF     1
                   -----
             TOTAL     5


Core Cells         : 26 of 6144 (0%)
IO Cells           : 5

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 10 08:45:23 2019

###########################################################]

</pre></samp></body></html>
