[["A Vector and Array Multiprocessor Extension of the Sylvan Architecture.", ["Forbes J. Burkowski"], "https://doi.org/10.1145/800015.808160", 8], ["The Pringle Parallel Computer.", ["Alejandro A. Kapauan", "J. Timothy Field", "Dennis Gannon", "Lawrence Snyder"], "https://doi.org/10.1145/800015.808161", 9], ["A State-of-the-Art SIMD Two-Dimensional FFT Array Processor.", ["Mehrad Yasrebi", "G. Jack Lipovski"], "https://doi.org/10.1145/800015.808162", 7], ["The Architecture of REPLICA-A Special-Purpose Computer System for Active Multi-Sensory Perception of 3-Dimensional Objects.", ["Y.-W. Ma", "R. Krishnamurti"], "https://doi.org/10.1145/800015.808163", 8], ["A Generalized Object Display Processor Architecture.", ["Samuel M. Goldwasser"], "https://doi.org/10.1145/800015.808164", 10], ["A Special Purpose LSI Processor Using the DDA Algorithm for Image Transformation.", ["Katsura Kawakami", "Shigeo Shimazaki"], "https://doi.org/10.1145/800015.808165", 7], ["The Status of MANIP-A Multicomputer Architecture for Solving Combinatorial Extremum-Search Problems.", ["Benjamin W. Wah", "Guo-Jie Li", "Chee Fen Yu"], "https://doi.org/10.1145/800015.808166", 8], ["The Schuss Filter: A Processor for Non-Numerical Data Processing.", ["Ruben Gonzalez-Rubio", "Jean Rohmer", "D. Terral"], "https://doi.org/10.1145/800015.808167", 10], ["The Design and Implementation of a VLSI Chess Move Generator.", ["Carl Ebeling", "Andrew J. Palay"], "https://doi.org/10.1145/800015.808168", 7], ["Performance Analysis of Circuit Switching Baseline Interconnection Networks.", ["Manjai Lee", "Chuan-lin Wu"], "https://doi.org/10.1145/800015.808169", 9], ["The Importance of Being Square.", ["Clyde P. Kruskal", "Marc Snir"], "https://doi.org/10.1145/800015.808170", 8], ["Connection Principles for Multipath Packet Switching Networks.", ["Chi-Yuan Chin", "Kai Hwang"], "https://doi.org/10.1145/800015.808171", 10], ["Instruction Issue Logic for Pipelined Supercomputers.", ["Shlomo Weiss", "James E. Smith"], "https://doi.org/10.1145/800015.808172", 9], ["The Reduction of Branch Instruction Execution Overhead Using Structured Control Flow.", ["Robert G. Wedig", "Marc A. Rose"], "https://doi.org/10.1145/800015.808173", 7], ["Fast Execution of Loops With IF Statements.", ["Utpal Banerjee", "Daniel Gajski"], "https://doi.org/10.1145/800015.808174", 7], ["A Parallel Pipelined Relational Query Processor: An Architectural Overview.", ["Daniel Gajski", "Won Kim", "Shinya Fushimi"], "https://doi.org/10.1145/800015.808175", 8], ["An Efficient VLSI Dictionary Machine.", ["Arun K. Somani", "Vinod K. Agarwal"], "https://doi.org/10.1145/800015.808176", 9], ["Dictionary Machines With a Small Number of Processors.", ["Allan L. Fisher"], "https://doi.org/10.1145/800015.808177", 6], ["Experimental Evaluation of On-Chip Microprocessor Cache Memories.", ["Mark D. Hill", "Alan Jay Smith"], "https://doi.org/10.1145/800015.808178", 9], ["The Use of Static Column RAM as a Memory Hierarchy.", ["James R. Goodman", "MenChow Chiang"], "https://doi.org/10.1145/800015.808179", 8], ["The Design of an Object Oriented Architecture.", ["Yutaka Ishikawa", "Mario Tokoro"], "https://doi.org/10.1145/800015.808181", 10], ["Architecture of SOAR: Smalltalk on a RISC.", ["David M. Ungar", "Ricki Blau", "Peter Foley", "A. Dain Samples", "David A. Patterson"], "https://doi.org/10.1145/800015.808182", 10], ["Design of Instruction Set Architectures for Support of High-Level Languages .", ["Pradip Bose", "Edward S. Davidson"], "https://doi.org/10.1145/800015.808183", 9], ["Automatic Synthesis of Systolic Arrays from Uniform Recurrent Equations.", ["Patrice Quinton"], "https://doi.org/10.1145/800015.808184", 7], ["Multi-Dimensional Systolic Networks for Discrete Fourier Transform.", ["Chang Nian Zhang", "David Y. Y. Yun"], "https://doi.org/10.1145/800015.808185", 8], ["Data Broadcasting in Linearly Scheduled Array Processors.", ["Jose A. B. Fortes", "Dan I. Moldovan"], "https://doi.org/10.1145/800015.808186", 8], ["Modular Matrix Multiplication on a Linear Array.", ["I. V. Ramakrishnan", "Peter J. Varman"], "https://doi.org/10.1145/800015.808187", 7], ["Joint Encryption and Error Correction Schemes.", ["T. R. N. Rao"], "https://doi.org/10.1145/800015.808188", 2], ["Unidirectional Error Correction/Detection for VLSI Memory.", ["Bella Bose"], "https://doi.org/10.1145/800015.808189", 3], ["Error-Correcting Codes for Semiconductor Memories.", ["C. L. Chen"], "https://doi.org/10.1145/800015.808190", 3], ["Soft Error Correction for Increased Densities in VLSI Memories.", ["Khaled A. S. Abdel-Ghaffar", "Robert J. McEliece"], "https://doi.org/10.1145/800015.808191", 3], ["Combining Speed with Alpha-Particle Induced Memory Error Tolerance in a Large Boolean Vector Machine (Extended Abstract).", ["Richard M. King", "Robert A. Wagner"], "https://doi.org/10.1145/800015.808192", 3], ["On the Performance of Loosely Coupled Multiprocessors.", ["Laxmi N. Bhuyan"], "https://doi.org/10.1145/800015.808193", 7], ["Scheduling of Tasks for Distributed Processors.", ["Ravi Mehrotra", "Sarosh Talukdar"], "https://doi.org/10.1145/800015.808194", 8], ["Message Repository Definitional Facility: An Architectural Model for Interprocess Communication.", ["Krishna M. Kavi", "Edward W. Banios"], "https://doi.org/10.1145/800015.808195", 8], ["Fault-Secure Algorithms for Multiple-Processor Systems.", ["Prithviraj Banerjee", "Jacob A. Abraham"], "https://doi.org/10.1145/800015.808196", 9], ["Execution of Logic Programs on a Dataflow Architecture.", ["Lubomir Bic"], "https://doi.org/10.1145/800015.808197", 7], ["A High Performance Factoring Machine.", ["Walter G. Rudd", "Duncan A. Buell", "Donald M. Chiarulli"], "https://doi.org/10.1145/800015.808198", 4], ["A Characterization of Processor Performance in the VAX-11/780.", ["Joel S. Emer", "Douglas W. Clark"], "https://doi.org/10.1145/800015.808199", 10], ["The Peripheral Processor PP4 - A Highly Regular VLSI Processor.", ["Wolf-Dietrich Moeller", "Gerd Sandweg"], "https://doi.org/10.1145/800015.808200", 7], ["VLSI Based Design Principles for MIMD Multiprocessor Computers with Distributed Memory Management.", ["Lars Philipson"], "https://doi.org/10.1145/800015.808201", 9], ["Dhiraj K. Pradhan: A Multiprocessor Network Suitable for Single-Chip VLSI Implementation.", ["Maheswara R. Samatham"], "https://doi.org/10.1145/800015.808202", 10], ["Dynamic Decentralized Cache Schemes for MIMD Parallel Processors.", ["Larry Rudolph", "Zary Segall"], "https://doi.org/10.1145/800015.808203", 8], ["A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories.", ["Mark S. Papamarcos", "Janak H. Patel"], "https://doi.org/10.1145/800015.808204", 7], ["An Economical Solution to the Cache Coherence Problem.", ["James K. Archibald", "Jean-Loup Baer"], "https://doi.org/10.1145/800015.808205", 8], ["Cache Hit Ratios With Geometric Task Switch Intervals.", ["Ilkka J. Haikala"], "https://doi.org/10.1145/800015.808206", 8]]