# State graph generated by write_sg 5.0 (compiled 8-Jun-15 at 3:40 AM)
# from <vme_read_write.out> on 18-Jun-15 at 7:20 PM
.model vme_read_write
.inputs  dsr dsw ldtack
.outputs  d dtack lds
.internal  csc0
.state graph
S0001010 csc0- S0000010
S0100000 d+ S0100100
S0110100 ldtack- S0100100
S1001001 ldtack+ S1011001
S0101010 dsw- S0001010
S0010010 ldtack- S0000010
S0010010 dtack- S0010000
S0101101 ldtack+ S0111101
S0011010 ldtack- S0001010
S0011010 csc0- S0010010
S0000010 dtack- S0000000
S0111010 ldtack- S0101010
S0111010 dsw- S0011010
S0111000 dtack+ S0111010
S0111000 ldtack- S0101000
S0010011 lds- S0010010
S0010011 dtack- S0010001
S0010000 dsr+ S1010000
S0010000 dsw+ S0110000
S0010000 ldtack- S0000000
S0110001 d+ S0110101
S0110001 lds- S0110000
S1011001 d+ S1011101
S0000000 dsr+ S1000000
S0000000 dsw+ S0100000
S1000000 csc0+ S1001000
S0011011 lds- S0011010
S0011011 csc0- S0010011
S1010000 ldtack- S1000000
S0110101 lds- S0110100
S0011111 d- S0011011
S0111101 d- S0111001
S1001000 lds+ S1001001
S0110000 d+ S0110100
S0110000 ldtack- S0100000
S0100100 csc0+ S0101100
S0010001 dsr+ S1010001
S0010001 dsw+ S0110001
S0010001 lds- S0010000
S1011111 dsr- S0011111
S1011101 dtack+ S1011111
S0101100 lds+ S0101101
S0101000 dtack+ S0101010
S0111011 lds- S0111010
S0111011 dsw- S0011011
S0111001 dtack+ S0111011
S0111001 lds- S0111000
S1010001 lds- S1010000
.marking {S0000000}
.end
