
*** Running vivado
    with args -log Uart_ETH_smartconnect_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_smartconnect_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_smartconnect_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 413.094 ; gain = 85.836
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_smartconnect_0_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/synth/Uart_ETH_smartconnect_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_NFQSI8' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:766]
INFO: [Synth 8-638] synthesizing module 'bd_5544_one_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_5544_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_one_0' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_5544_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_5544_psr_aclk_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_5544_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_psr_aclk_0' (9#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_5544_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_NFQSI8' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:766]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1BYGAA3' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:810]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00e_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_5544_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00e_0' (25#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_5544_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1BYGAA3' (26#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:810]
INFO: [Synth 8-638] synthesizing module 'bd_5544_m00s2a_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_5544_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_m00s2a_0' (28#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_5544_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00a2s_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_5544_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00a2s_0' (30#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_5544_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_DBF1U0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:1181]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00mmu_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_5544_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00mmu_0' (34#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_5544_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00sic_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_5544_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00sic_0' (37#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_5544_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_s00tr_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_5544_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_s00tr_0' (40#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_5544_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_DBF1U0' (41#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:1181]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_G657GY' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:1786]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sarn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_5544_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (46#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sarn_0' (55#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_5544_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sawn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_5544_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sawn_0' (56#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_5544_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_sbn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_5544_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (56#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_sbn_0' (57#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_5544_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_srn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_5544_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (58#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_srn_0' (59#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_5544_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_5544_swn_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_5544_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_5544_swn_0' (62#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_5544_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_G657GY' (63#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:1786]
INFO: [Synth 8-256] done synthesizing module 'bd_5544' (64#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/bd_0/hdl/bd_5544.v:13]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_smartconnect_0_0' (65#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970231-FIFO_Rx_Integrated/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_smartconnect_0_0/synth/Uart_ETH_smartconnect_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 542.371 ; gain = 215.113
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 542.371 ; gain = 215.113
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1131.910 ; gain = 34.066
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1131.910 ; gain = 804.652
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 166             | RAM32M x 28   | 
|inst/i_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 166             | RAM32M x 28   | 
|inst/i_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M x 5    | 
|inst/i_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
|inst/i_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1131.910 ; gain = 804.652
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1131.910 ; gain = 804.652

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |LUT1    |    50|
|3     |LUT2    |   119|
|4     |LUT3    |   105|
|5     |LUT4    |   684|
|6     |LUT5    |   148|
|7     |LUT6    |   428|
|8     |RAM32M  |    97|
|9     |SRL16   |     1|
|10    |SRLC32E |    50|
|11    |FDR     |     4|
|12    |FDRE    |  1653|
|13    |FDSE    |    52|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1131.910 ; gain = 804.652
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 1131.910 ; gain = 812.371
