--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Sep 15 17:24:06 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 46.681ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \control/PD_CONTROLLER.integral_i8  (from CLK +)
   Destination:    SB_DFF     D              \control/pwm_i1  (to CLK +)

   Delay:                 109.048ns  (25.8% logic, 74.2% route), 69 logic levels.

 Constraint Details:

    109.048ns data_path \control/PD_CONTROLLER.integral_i8 to \control/pwm_i1 violates
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 46.681ns

 Path Details: \control/PD_CONTROLLER.integral_i8 to \control/pwm_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \control/PD_CONTROLLER.integral_i8 (from CLK)
Route         4   e 1.397                                  \control/PD_CONTROLLER.integral[8]
LUT4        ---     0.408             I2 to O              \control/i1_4_lut_adj_427
Route         1   e 1.020                                  \control/n17181
LUT4        ---     0.408             I3 to O              \control/i1_4_lut_adj_433
Route         1   e 1.020                                  \control/n17195
LUT4        ---     0.408             I1 to O              \control/i14465_4_lut
Route         1   e 1.020                                  \control/n17725
LUT4        ---     0.408             I1 to O              \control/i9699_4_lut
Route        32   e 1.713                                  \control/n37
LUT4        ---     0.408             I1 to O              \control/i9166_2_lut
Route         2   e 1.158                                  \control/n1679
LUT4        ---     0.408             I1 to CO             \control/add_545_2
Route         2   e 1.158                                  \control/n14482
LUT4        ---     0.408             CI to CO             \control/add_545_3
Route         2   e 1.158                                  \control/n14483
LUT4        ---     0.408             CI to CO             \control/add_545_4
Route         2   e 1.158                                  \control/n14484
LUT4        ---     0.408             CI to CO             \control/add_545_5
Route         2   e 1.158                                  \control/n14485
LUT4        ---     0.408             CI to CO             \control/add_545_6
Route         2   e 1.158                                  \control/n14486
LUT4        ---     0.408             CI to CO             \control/add_545_7
Route         2   e 1.158                                  \control/n14487
LUT4        ---     0.408             CI to CO             \control/add_545_8
Route         2   e 1.158                                  \control/n14488
LUT4        ---     0.408             CI to CO             \control/add_545_9
Route         2   e 1.158                                  \control/n14489
LUT4        ---     0.408             CI to CO             \control/add_545_10
Route         2   e 1.158                                  \control/n14490
LUT4        ---     0.408             CI to CO             \control/add_545_11
Route         2   e 1.158                                  \control/n14491
LUT4        ---     0.408             CI to CO             \control/add_545_12
Route         2   e 1.158                                  \control/n14492
LUT4        ---     0.408             CI to CO             \control/add_545_13
Route         2   e 1.158                                  \control/n14493
LUT4        ---     0.408             CI to CO             \control/add_545_14
Route         2   e 1.158                                  \control/n14494
LUT4        ---     0.408             CI to CO             \control/add_545_15
Route         2   e 1.158                                  \control/n14495
LUT4        ---     0.408             CI to CO             \control/add_545_16
Route         2   e 1.158                                  \control/n14496
LUT4        ---     0.408             CI to CO             \control/add_545_17
Route         2   e 1.158                                  \control/n14497
LUT4        ---     0.408             CI to CO             \control/add_545_18
Route         2   e 1.158                                  \control/n14498
LUT4        ---     0.408             CI to CO             \control/add_545_19
Route         2   e 1.158                                  \control/n14499
LUT4        ---     0.408             CI to CO             \control/add_545_20
Route         2   e 1.158                                  \control/n14500
LUT4        ---     0.408             CI to CO             \control/add_545_21
Route         2   e 1.158                                  \control/n14501
LUT4        ---     0.408             CI to CO             \control/add_545_22
Route         2   e 1.158                                  \control/n14502
LUT4        ---     0.408             CI to CO             \control/add_545_23
Route         2   e 1.158                                  \control/n14503
LUT4        ---     0.408             CI to CO             \control/add_545_24
Route         2   e 1.158                                  \control/n14504
LUT4        ---     0.408             CI to CO             \control/add_545_25
Route         2   e 1.158                                  \control/n14505
LUT4        ---     0.408             CI to CO             \control/add_545_26
Route         2   e 1.158                                  \control/n14506
LUT4        ---     0.408             CI to CO             \control/add_545_27
Route         2   e 1.158                                  \control/n14507
LUT4        ---     0.408             CI to CO             \control/add_545_28
Route         2   e 1.158                                  \control/n14508
LUT4        ---     0.408             CI to CO             \control/add_545_29
Route         2   e 1.158                                  \control/n14509
LUT4        ---     0.408             CI to CO             \control/add_545_30
Route         2   e 1.158                                  \control/n14510
LUT4        ---     0.408             I3 to O              \control/add_545_31_lut
Route         6   e 1.378                                  \control/PD_CONTROLLER.integral_31__N_1720[29]
LUT4        ---     0.408             I1 to O              \control/i2_2_lut_adj_403
Route         4   e 1.297                                  \control/n5076
LUT4        ---     0.408             I2 to O              \control/i1_2_lut_3_lut
Route         3   e 1.239                                  \control/n17371
LUT4        ---     0.408             I2 to O              \control/i2_2_lut_3_lut
Route         1   e 1.020                                  \control/n7_adj_2118
LUT4        ---     0.408             I0 to O              \control/i5_4_lut
Route         2   e 1.158                                  \control/n5062
LUT4        ---     0.408             I1 to O              \control/add_2330_6_lut
Route         2   e 1.158                                  \control/n5054
LUT4        ---     0.408             I1 to O              \control/add_2329_7_lut
Route         2   e 1.158                                  \control/n5045
LUT4        ---     0.408             I1 to O              \control/add_2328_8_lut
Route         2   e 1.158                                  \control/n5035
LUT4        ---     0.408             I1 to O              \control/add_2327_9_lut
Route         2   e 1.158                                  \control/n5024
LUT4        ---     0.408             I1 to O              \control/add_2326_10_lut
Route         2   e 1.158                                  \control/n5012
LUT4        ---     0.408             I1 to O              \control/add_2325_11_lut
Route         2   e 1.158                                  \control/n4999
LUT4        ---     0.408             I1 to O              \control/add_2324_12_lut
Route         2   e 1.158                                  \control/n4985
LUT4        ---     0.408             I1 to O              \control/add_2323_13_lut
Route         2   e 1.158                                  \control/n4970
LUT4        ---     0.408             I1 to O              \control/add_2322_14_lut
Route         2   e 1.158                                  \control/n4954
LUT4        ---     0.408             I1 to O              \control/add_2321_15_lut
Route         2   e 1.158                                  \control/n4937
LUT4        ---     0.408             I1 to O              \control/add_2320_16_lut
Route         2   e 1.158                                  \control/n4919
LUT4        ---     0.408             I1 to O              \control/add_2319_17_lut
Route         2   e 1.158                                  \control/n4900
LUT4        ---     0.408             I1 to O              \control/add_2318_18_lut
Route         2   e 1.158                                  \control/n4880
LUT4        ---     0.408             I1 to O              \control/add_2317_19_lut
Route         2   e 1.158                                  \control/n4859
LUT4        ---     0.408             I1 to O              \control/add_2316_20_lut
Route         2   e 1.158                                  \control/n4837
LUT4        ---     0.408             I1 to O              \control/add_2315_21_lut
Route         2   e 1.158                                  \control/n4814
LUT4        ---     0.408             I1 to O              \control/add_2314_22_lut
Route         2   e 1.158                                  \control/n4790
LUT4        ---     0.408             I1 to O              \control/add_2313_23_lut
Route         2   e 1.158                                  \control/n4765
LUT4        ---     0.408             I1 to O              \control/add_2312_24_lut
Route         2   e 1.158                                  \control/n4739
LUT4        ---     0.408             I1 to O              \control/add_2311_25_lut
Route         2   e 1.158                                  \control/n4712
LUT4        ---     0.408             I1 to O              \control/add_2310_26_lut
Route         2   e 1.158                                  \control/n4684
LUT4        ---     0.408             I1 to O              \control/add_2309_27_lut
Route         2   e 1.158                                  \control/n4655
LUT4        ---     0.408             I1 to O              \control/add_2308_28_lut
Route         2   e 1.158                                  \control/n4625
LUT4        ---     0.408             I1 to O              \control/add_2307_29_lut
Route         2   e 1.158                                  \control/n4594
LUT4        ---     0.408             I1 to O              \control/add_2277_30_lut
Route         2   e 1.158                                  \control/n336
LUT4        ---     0.408             I0 to CO             \control/add_12_1279_add_1_32
Route         1   e 1.020                                  \control/n14637
LUT4        ---     0.408             I3 to O              \control/add_12_1279_add_1_33_lut
Route         3   e 1.239                                  \control/pwm_31__N_1550[31]
LUT4        ---     0.408             I1 to O              \control/i9238_4_lut
Route        31   e 1.706                                  pwm_31__N_1687
LUT4        ---     0.408             I1 to O              i1_3_lut_adj_464
Route         1   e 1.020                                  n16596
                  --------
                  109.048  (25.8% logic, 74.2% route), 69 logic levels.


Error:  The following path violates requirements by 46.681ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \control/PD_CONTROLLER.integral_i8  (from CLK +)
   Destination:    SB_DFF     D              \control/pwm_i1  (to CLK +)

   Delay:                 109.048ns  (25.8% logic, 74.2% route), 69 logic levels.

 Constraint Details:

    109.048ns data_path \control/PD_CONTROLLER.integral_i8 to \control/pwm_i1 violates
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 46.681ns

 Path Details: \control/PD_CONTROLLER.integral_i8 to \control/pwm_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \control/PD_CONTROLLER.integral_i8 (from CLK)
Route         4   e 1.397                                  \control/PD_CONTROLLER.integral[8]
LUT4        ---     0.408             I2 to O              \control/i1_4_lut_adj_427
Route         1   e 1.020                                  \control/n17181
LUT4        ---     0.408             I3 to O              \control/i1_4_lut_adj_433
Route         1   e 1.020                                  \control/n17195
LUT4        ---     0.408             I1 to O              \control/i14465_4_lut
Route         1   e 1.020                                  \control/n17725
LUT4        ---     0.408             I1 to O              \control/i9699_4_lut
Route        32   e 1.713                                  \control/n37
LUT4        ---     0.408             I1 to O              \control/i9166_2_lut
Route         2   e 1.158                                  \control/n1679
LUT4        ---     0.408             I1 to CO             \control/add_545_2
Route         2   e 1.158                                  \control/n14482
LUT4        ---     0.408             CI to CO             \control/add_545_3
Route         2   e 1.158                                  \control/n14483
LUT4        ---     0.408             CI to CO             \control/add_545_4
Route         2   e 1.158                                  \control/n14484
LUT4        ---     0.408             CI to CO             \control/add_545_5
Route         2   e 1.158                                  \control/n14485
LUT4        ---     0.408             CI to CO             \control/add_545_6
Route         2   e 1.158                                  \control/n14486
LUT4        ---     0.408             CI to CO             \control/add_545_7
Route         2   e 1.158                                  \control/n14487
LUT4        ---     0.408             CI to CO             \control/add_545_8
Route         2   e 1.158                                  \control/n14488
LUT4        ---     0.408             CI to CO             \control/add_545_9
Route         2   e 1.158                                  \control/n14489
LUT4        ---     0.408             CI to CO             \control/add_545_10
Route         2   e 1.158                                  \control/n14490
LUT4        ---     0.408             CI to CO             \control/add_545_11
Route         2   e 1.158                                  \control/n14491
LUT4        ---     0.408             CI to CO             \control/add_545_12
Route         2   e 1.158                                  \control/n14492
LUT4        ---     0.408             CI to CO             \control/add_545_13
Route         2   e 1.158                                  \control/n14493
LUT4        ---     0.408             CI to CO             \control/add_545_14
Route         2   e 1.158                                  \control/n14494
LUT4        ---     0.408             CI to CO             \control/add_545_15
Route         2   e 1.158                                  \control/n14495
LUT4        ---     0.408             CI to CO             \control/add_545_16
Route         2   e 1.158                                  \control/n14496
LUT4        ---     0.408             CI to CO             \control/add_545_17
Route         2   e 1.158                                  \control/n14497
LUT4        ---     0.408             CI to CO             \control/add_545_18
Route         2   e 1.158                                  \control/n14498
LUT4        ---     0.408             CI to CO             \control/add_545_19
Route         2   e 1.158                                  \control/n14499
LUT4        ---     0.408             CI to CO             \control/add_545_20
Route         2   e 1.158                                  \control/n14500
LUT4        ---     0.408             CI to CO             \control/add_545_21
Route         2   e 1.158                                  \control/n14501
LUT4        ---     0.408             CI to CO             \control/add_545_22
Route         2   e 1.158                                  \control/n14502
LUT4        ---     0.408             CI to CO             \control/add_545_23
Route         2   e 1.158                                  \control/n14503
LUT4        ---     0.408             CI to CO             \control/add_545_24
Route         2   e 1.158                                  \control/n14504
LUT4        ---     0.408             CI to CO             \control/add_545_25
Route         2   e 1.158                                  \control/n14505
LUT4        ---     0.408             CI to CO             \control/add_545_26
Route         2   e 1.158                                  \control/n14506
LUT4        ---     0.408             CI to CO             \control/add_545_27
Route         2   e 1.158                                  \control/n14507
LUT4        ---     0.408             CI to CO             \control/add_545_28
Route         2   e 1.158                                  \control/n14508
LUT4        ---     0.408             CI to CO             \control/add_545_29
Route         2   e 1.158                                  \control/n14509
LUT4        ---     0.408             CI to CO             \control/add_545_30
Route         2   e 1.158                                  \control/n14510
LUT4        ---     0.408             I3 to O              \control/add_545_31_lut
Route         6   e 1.378                                  \control/PD_CONTROLLER.integral_31__N_1720[29]
LUT4        ---     0.408             I1 to O              \control/i2_2_lut_adj_403
Route         4   e 1.297                                  \control/n5076
LUT4        ---     0.408             I2 to O              \control/i1_2_lut_3_lut
Route         3   e 1.239                                  \control/n17371
LUT4        ---     0.408             I2 to O              \control/i2_2_lut_3_lut
Route         1   e 1.020                                  \control/n7_adj_2118
LUT4        ---     0.408             I0 to O              \control/i5_4_lut
Route         2   e 1.158                                  \control/n5062
LUT4        ---     0.408             I1 to O              \control/add_2330_6_lut
Route         2   e 1.158                                  \control/n5054
LUT4        ---     0.408             I1 to O              \control/add_2329_7_lut
Route         2   e 1.158                                  \control/n5045
LUT4        ---     0.408             I1 to O              \control/add_2328_8_lut
Route         2   e 1.158                                  \control/n5035
LUT4        ---     0.408             I1 to O              \control/add_2327_9_lut
Route         2   e 1.158                                  \control/n5024
LUT4        ---     0.408             I1 to O              \control/add_2326_10_lut
Route         2   e 1.158                                  \control/n5012
LUT4        ---     0.408             I1 to O              \control/add_2325_11_lut
Route         2   e 1.158                                  \control/n4999
LUT4        ---     0.408             I1 to O              \control/add_2324_12_lut
Route         2   e 1.158                                  \control/n4985
LUT4        ---     0.408             I1 to O              \control/add_2323_13_lut
Route         2   e 1.158                                  \control/n4970
LUT4        ---     0.408             I1 to O              \control/add_2322_14_lut
Route         2   e 1.158                                  \control/n4954
LUT4        ---     0.408             I1 to O              \control/add_2321_15_lut
Route         2   e 1.158                                  \control/n4937
LUT4        ---     0.408             I1 to O              \control/add_2320_16_lut
Route         2   e 1.158                                  \control/n4919
LUT4        ---     0.408             I1 to O              \control/add_2319_17_lut
Route         2   e 1.158                                  \control/n4900
LUT4        ---     0.408             I1 to O              \control/add_2318_18_lut
Route         2   e 1.158                                  \control/n4880
LUT4        ---     0.408             I1 to O              \control/add_2317_19_lut
Route         2   e 1.158                                  \control/n4859
LUT4        ---     0.408             I1 to O              \control/add_2316_20_lut
Route         2   e 1.158                                  \control/n4837
LUT4        ---     0.408             I1 to O              \control/add_2315_21_lut
Route         2   e 1.158                                  \control/n4814
LUT4        ---     0.408             I1 to O              \control/add_2314_22_lut
Route         2   e 1.158                                  \control/n4790
LUT4        ---     0.408             I1 to O              \control/add_2313_23_lut
Route         2   e 1.158                                  \control/n4765
LUT4        ---     0.408             I1 to O              \control/add_2312_24_lut
Route         2   e 1.158                                  \control/n4739
LUT4        ---     0.408             I1 to O              \control/add_2311_25_lut
Route         2   e 1.158                                  \control/n4712
LUT4        ---     0.408             I1 to O              \control/add_2310_26_lut
Route         2   e 1.158                                  \control/n4684
LUT4        ---     0.408             I1 to O              \control/add_2309_27_lut
Route         2   e 1.158                                  \control/n4655
LUT4        ---     0.408             I1 to O              \control/add_2308_28_lut
Route         2   e 1.158                                  \control/n4625
LUT4        ---     0.408             I1 to O              \control/add_2307_29_lut
Route         2   e 1.158                                  \control/n4594
LUT4        ---     0.408             I1 to O              \control/add_2277_30_lut
Route         2   e 1.158                                  \control/n336
LUT4        ---     0.408             I0 to CO             \control/add_12_1279_add_1_32
Route         1   e 1.020                                  \control/n14637
LUT4        ---     0.408             I3 to O              \control/add_12_1279_add_1_33_lut
Route         3   e 1.239                                  \control/pwm_31__N_1550[31]
LUT4        ---     0.408             I1 to O              \control/i1661_4_lut
Route        31   e 1.706                                  n402
LUT4        ---     0.408             I0 to O              i1_3_lut_adj_464
Route         1   e 1.020                                  n16596
                  --------
                  109.048  (25.8% logic, 74.2% route), 69 logic levels.


Error:  The following path violates requirements by 46.681ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFF     C              \control/PD_CONTROLLER.integral_i8  (from CLK +)
   Destination:    SB_DFF     D              \control/pwm_i26  (to CLK +)

   Delay:                 109.048ns  (25.8% logic, 74.2% route), 69 logic levels.

 Constraint Details:

    109.048ns data_path \control/PD_CONTROLLER.integral_i8 to \control/pwm_i26 violates
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 46.681ns

 Path Details: \control/PD_CONTROLLER.integral_i8 to \control/pwm_i26

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \control/PD_CONTROLLER.integral_i8 (from CLK)
Route         4   e 1.397                                  \control/PD_CONTROLLER.integral[8]
LUT4        ---     0.408             I2 to O              \control/i1_4_lut_adj_427
Route         1   e 1.020                                  \control/n17181
LUT4        ---     0.408             I3 to O              \control/i1_4_lut_adj_433
Route         1   e 1.020                                  \control/n17195
LUT4        ---     0.408             I1 to O              \control/i14465_4_lut
Route         1   e 1.020                                  \control/n17725
LUT4        ---     0.408             I1 to O              \control/i9699_4_lut
Route        32   e 1.713                                  \control/n37
LUT4        ---     0.408             I1 to O              \control/i9166_2_lut
Route         2   e 1.158                                  \control/n1679
LUT4        ---     0.408             I1 to CO             \control/add_545_2
Route         2   e 1.158                                  \control/n14482
LUT4        ---     0.408             CI to CO             \control/add_545_3
Route         2   e 1.158                                  \control/n14483
LUT4        ---     0.408             CI to CO             \control/add_545_4
Route         2   e 1.158                                  \control/n14484
LUT4        ---     0.408             CI to CO             \control/add_545_5
Route         2   e 1.158                                  \control/n14485
LUT4        ---     0.408             CI to CO             \control/add_545_6
Route         2   e 1.158                                  \control/n14486
LUT4        ---     0.408             CI to CO             \control/add_545_7
Route         2   e 1.158                                  \control/n14487
LUT4        ---     0.408             CI to CO             \control/add_545_8
Route         2   e 1.158                                  \control/n14488
LUT4        ---     0.408             CI to CO             \control/add_545_9
Route         2   e 1.158                                  \control/n14489
LUT4        ---     0.408             CI to CO             \control/add_545_10
Route         2   e 1.158                                  \control/n14490
LUT4        ---     0.408             CI to CO             \control/add_545_11
Route         2   e 1.158                                  \control/n14491
LUT4        ---     0.408             CI to CO             \control/add_545_12
Route         2   e 1.158                                  \control/n14492
LUT4        ---     0.408             CI to CO             \control/add_545_13
Route         2   e 1.158                                  \control/n14493
LUT4        ---     0.408             CI to CO             \control/add_545_14
Route         2   e 1.158                                  \control/n14494
LUT4        ---     0.408             CI to CO             \control/add_545_15
Route         2   e 1.158                                  \control/n14495
LUT4        ---     0.408             CI to CO             \control/add_545_16
Route         2   e 1.158                                  \control/n14496
LUT4        ---     0.408             CI to CO             \control/add_545_17
Route         2   e 1.158                                  \control/n14497
LUT4        ---     0.408             CI to CO             \control/add_545_18
Route         2   e 1.158                                  \control/n14498
LUT4        ---     0.408             CI to CO             \control/add_545_19
Route         2   e 1.158                                  \control/n14499
LUT4        ---     0.408             CI to CO             \control/add_545_20
Route         2   e 1.158                                  \control/n14500
LUT4        ---     0.408             CI to CO             \control/add_545_21
Route         2   e 1.158                                  \control/n14501
LUT4        ---     0.408             CI to CO             \control/add_545_22
Route         2   e 1.158                                  \control/n14502
LUT4        ---     0.408             CI to CO             \control/add_545_23
Route         2   e 1.158                                  \control/n14503
LUT4        ---     0.408             CI to CO             \control/add_545_24
Route         2   e 1.158                                  \control/n14504
LUT4        ---     0.408             CI to CO             \control/add_545_25
Route         2   e 1.158                                  \control/n14505
LUT4        ---     0.408             CI to CO             \control/add_545_26
Route         2   e 1.158                                  \control/n14506
LUT4        ---     0.408             CI to CO             \control/add_545_27
Route         2   e 1.158                                  \control/n14507
LUT4        ---     0.408             CI to CO             \control/add_545_28
Route         2   e 1.158                                  \control/n14508
LUT4        ---     0.408             CI to CO             \control/add_545_29
Route         2   e 1.158                                  \control/n14509
LUT4        ---     0.408             CI to CO             \control/add_545_30
Route         2   e 1.158                                  \control/n14510
LUT4        ---     0.408             I3 to O              \control/add_545_31_lut
Route         6   e 1.378                                  \control/PD_CONTROLLER.integral_31__N_1720[29]
LUT4        ---     0.408             I1 to O              \control/i2_2_lut_adj_403
Route         4   e 1.297                                  \control/n5076
LUT4        ---     0.408             I2 to O              \control/i1_2_lut_3_lut
Route         3   e 1.239                                  \control/n17371
LUT4        ---     0.408             I2 to O              \control/i2_2_lut_3_lut
Route         1   e 1.020                                  \control/n7_adj_2118
LUT4        ---     0.408             I0 to O              \control/i5_4_lut
Route         2   e 1.158                                  \control/n5062
LUT4        ---     0.408             I1 to O              \control/add_2330_6_lut
Route         2   e 1.158                                  \control/n5054
LUT4        ---     0.408             I1 to O              \control/add_2329_7_lut
Route         2   e 1.158                                  \control/n5045
LUT4        ---     0.408             I1 to O              \control/add_2328_8_lut
Route         2   e 1.158                                  \control/n5035
LUT4        ---     0.408             I1 to O              \control/add_2327_9_lut
Route         2   e 1.158                                  \control/n5024
LUT4        ---     0.408             I1 to O              \control/add_2326_10_lut
Route         2   e 1.158                                  \control/n5012
LUT4        ---     0.408             I1 to O              \control/add_2325_11_lut
Route         2   e 1.158                                  \control/n4999
LUT4        ---     0.408             I1 to O              \control/add_2324_12_lut
Route         2   e 1.158                                  \control/n4985
LUT4        ---     0.408             I1 to O              \control/add_2323_13_lut
Route         2   e 1.158                                  \control/n4970
LUT4        ---     0.408             I1 to O              \control/add_2322_14_lut
Route         2   e 1.158                                  \control/n4954
LUT4        ---     0.408             I1 to O              \control/add_2321_15_lut
Route         2   e 1.158                                  \control/n4937
LUT4        ---     0.408             I1 to O              \control/add_2320_16_lut
Route         2   e 1.158                                  \control/n4919
LUT4        ---     0.408             I1 to O              \control/add_2319_17_lut
Route         2   e 1.158                                  \control/n4900
LUT4        ---     0.408             I1 to O              \control/add_2318_18_lut
Route         2   e 1.158                                  \control/n4880
LUT4        ---     0.408             I1 to O              \control/add_2317_19_lut
Route         2   e 1.158                                  \control/n4859
LUT4        ---     0.408             I1 to O              \control/add_2316_20_lut
Route         2   e 1.158                                  \control/n4837
LUT4        ---     0.408             I1 to O              \control/add_2315_21_lut
Route         2   e 1.158                                  \control/n4814
LUT4        ---     0.408             I1 to O              \control/add_2314_22_lut
Route         2   e 1.158                                  \control/n4790
LUT4        ---     0.408             I1 to O              \control/add_2313_23_lut
Route         2   e 1.158                                  \control/n4765
LUT4        ---     0.408             I1 to O              \control/add_2312_24_lut
Route         2   e 1.158                                  \control/n4739
LUT4        ---     0.408             I1 to O              \control/add_2311_25_lut
Route         2   e 1.158                                  \control/n4712
LUT4        ---     0.408             I1 to O              \control/add_2310_26_lut
Route         2   e 1.158                                  \control/n4684
LUT4        ---     0.408             I1 to O              \control/add_2309_27_lut
Route         2   e 1.158                                  \control/n4655
LUT4        ---     0.408             I1 to O              \control/add_2308_28_lut
Route         2   e 1.158                                  \control/n4625
LUT4        ---     0.408             I1 to O              \control/add_2307_29_lut
Route         2   e 1.158                                  \control/n4594
LUT4        ---     0.408             I1 to O              \control/add_2277_30_lut
Route         2   e 1.158                                  \control/n336
LUT4        ---     0.408             I0 to CO             \control/add_12_1279_add_1_32
Route         1   e 1.020                                  \control/n14637
LUT4        ---     0.408             I3 to O              \control/add_12_1279_add_1_33_lut
Route         3   e 1.239                                  \control/pwm_31__N_1550[31]
LUT4        ---     0.408             I1 to O              \control/i9238_4_lut
Route        31   e 1.706                                  pwm_31__N_1687
LUT4        ---     0.408             I0 to O              i6559_3_lut
Route         1   e 1.020                                  n9395
                  --------
                  109.048  (25.8% logic, 74.2% route), 69 logic levels.

Warning: 109.181 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|   109.181 ns|    69 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\control/PD_CONTROLLER.integral_31__N_17|        |        |
20[29]                                  |       6|    4096|     99.00%
                                        |        |        |
\control/n7_adj_2118                    |       1|    4096|     99.00%
                                        |        |        |
\control/n37                            |      32|    4096|     99.00%
                                        |        |        |
\control/n1679                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4655                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4684                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4712                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4739                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4765                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4790                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4814                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4837                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4859                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4880                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4900                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4919                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4937                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4954                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4970                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4985                          |       2|    4096|     99.00%
                                        |        |        |
\control/n4999                          |       2|    4096|     99.00%
                                        |        |        |
\control/n5012                          |       2|    4096|     99.00%
                                        |        |        |
\control/n5024                          |       2|    4096|     99.00%
                                        |        |        |
\control/n5035                          |       2|    4096|     99.00%
                                        |        |        |
\control/n5045                          |       2|    4096|     99.00%
                                        |        |        |
\control/n5054                          |       2|    4096|     99.00%
                                        |        |        |
\control/n5062                          |       2|    4096|     99.00%
                                        |        |        |
\control/n5076                          |       4|    4096|     99.00%
                                        |        |        |
\control/n14482                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14483                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14484                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14485                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14486                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14487                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14488                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14489                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14490                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14491                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14492                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14493                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14494                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14495                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14496                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14497                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14498                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14499                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14500                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14501                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14502                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14503                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14504                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14505                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14506                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14507                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14508                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14509                         |       2|    4096|     99.00%
                                        |        |        |
\control/n14510                         |       2|    4096|     99.00%
                                        |        |        |
\control/n17371                         |       3|    4096|     99.00%
                                        |        |        |
\control/n17725                         |       1|    4096|     99.00%
                                        |        |        |
\control/pwm_31__N_1550[31]             |       3|    4096|     99.00%
                                        |        |        |
\control/n4625                          |       2|    3720|     90.82%
                                        |        |        |
\control/n17195                         |       1|    3352|     81.84%
                                        |        |        |
\control/n4336                          |       1|    2856|     69.73%
                                        |        |        |
\control/n4594                          |       2|    2480|     60.55%
                                        |        |        |
n402                                    |      31|    2224|     54.30%
                                        |        |        |
pwm_31__N_1687                          |      31|    1872|     45.70%
                                        |        |        |
\control/n4593                          |       1|    1616|     39.45%
                                        |        |        |
\control/n336                           |       2|    1240|     30.27%
                                        |        |        |
\control/n14637                         |       1|    1240|     30.27%
                                        |        |        |
\control/n14673                         |       1|    1240|     30.27%
                                        |        |        |
\control/n14702                         |       1|    1240|     30.27%
                                        |        |        |
\control/n17177                         |       1|     872|     21.29%
                                        |        |        |
\control/n17181                         |       1|     841|     20.53%
                                        |        |        |
\control/n17185                         |       1|     829|     20.24%
                                        |        |        |
\control/n17187                         |       1|     810|     19.78%
                                        |        |        |
\control/n17727                         |       1|     744|     18.16%
                                        |        |        |
\control/n17728                         |       1|     744|     18.16%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 190493200

Constraints cover >4294967295 paths, 2827 nets, and 7141 connections (98.4% coverage)


Peak memory: 208404480 bytes, TRCE: 16347136 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
