Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 20 14:36:19 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sipo_shifter_timing_summary_routed.rpt -pb sipo_shifter_timing_summary_routed.pb -rpx sipo_shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : sipo_shifter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cntr_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   62          inf        0.000                      0                   62           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 4.008ns (61.334%)  route 2.527ns (38.666%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  led_reg[2]_lopt_replica/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.527     2.983    led_reg[2]_lopt_replica_1
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.535 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.535    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 4.030ns (61.800%)  route 2.491ns (38.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  led_reg[5]_lopt_replica/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.491     2.947    led_reg[5]_lopt_replica_1
    U13                  OBUF (Prop_obuf_I_O)         3.574     6.522 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.522    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 3.976ns (62.176%)  route 2.419ns (37.824%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[4]_lopt_replica/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.419     2.875    led_reg[4]_lopt_replica_1
    T19                  OBUF (Prop_obuf_I_O)         3.520     6.394 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.394    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 4.141ns (69.011%)  route 1.859ns (30.989%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_reg[7]/Q
                         net (fo=1, routed)           1.859     2.278    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.722     6.000 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.000    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 4.067ns (69.089%)  route 1.820ns (30.911%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[0]/Q
                         net (fo=3, routed)           1.820     2.338    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.886 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.886    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 4.139ns (71.154%)  route 1.678ns (28.846%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[6]_lopt_replica/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.678     2.097    led_reg[6]_lopt_replica_1
    V20                  OBUF (Prop_obuf_I_O)         3.720     5.816 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.816    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.737ns  (logic 4.067ns (70.887%)  route 1.670ns (29.113%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  led_reg[1]_lopt_replica/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.670     2.188    led_reg[1]_lopt_replica_1
    P20                  OBUF (Prop_obuf_I_O)         3.549     5.737 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.737    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.993ns (70.540%)  route 1.668ns (29.460%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[3]_lopt_replica/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.668     2.124    led_reg[3]_lopt_replica_1
    T20                  OBUF (Prop_obuf_I_O)         3.537     5.661 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.661    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.111ns  (logic 1.583ns (50.871%)  route 1.529ns (49.129%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.529     3.111    btn_IBUF[0]
    SLICE_X43Y19         FDRE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            led_reg[3]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.111ns  (logic 1.583ns (50.871%)  route 1.529ns (49.129%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=14, routed)          1.529     3.111    btn_IBUF[0]
    SLICE_X43Y19         FDRE                                         r  led_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[2]/Q
                         net (fo=2, routed)           0.112     0.253    led_OBUF[2]
    SLICE_X43Y19         FDRE                                         r  led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[4]/Q
                         net (fo=2, routed)           0.112     0.253    led_OBUF[4]
    SLICE_X43Y20         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.580%)  route 0.131ns (44.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[0]/Q
                         net (fo=3, routed)           0.131     0.295    led_OBUF[0]
    SLICE_X42Y20         FDRE                                         r  led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.707%)  route 0.167ns (54.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    led_OBUF[2]
    SLICE_X43Y19         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[6]/Q
                         net (fo=1, routed)           0.145     0.309    led_OBUF[6]
    SLICE_X43Y20         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[4]/Q
                         net (fo=2, routed)           0.172     0.313    led_OBUF[4]
    SLICE_X43Y20         FDRE                                         r  led_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.410%)  route 0.184ns (56.590%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[5]/Q
                         net (fo=2, routed)           0.184     0.325    led_OBUF[5]
    SLICE_X43Y19         FDRE                                         r  led_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[3]/Q
                         net (fo=2, routed)           0.199     0.340    led_OBUF[3]
    SLICE_X43Y19         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.128%)  route 0.177ns (51.872%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[1]/Q
                         net (fo=2, routed)           0.177     0.341    led_OBUF[1]
    SLICE_X43Y20         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.432%)  route 0.182ns (52.568%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[1]/Q
                         net (fo=2, routed)           0.182     0.346    led_OBUF[1]
    SLICE_X43Y20         FDRE                                         r  led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





