$date
	Sat Oct 22 19:19:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#579471
b10 !
1"
#579474
b10 &
b10 %
1$
#579475
0"
#579478
b1 &
1#
b1 %
#579482
b0 &
b0 %
0#
0$
#1643519
b1000 !
1"
#1643522
b1000 &
b1000 %
1$
#1643523
0"
#1643526
b100 &
b100 %
#1643530
b10 &
b10 %
#1643534
b1 &
1#
b1 %
#1643538
b0 &
b0 %
0#
0$
#2614199
b11010 !
1"
#2614202
b11010 &
b11010 %
1$
#2614203
0"
#2614206
b1101 &
b1101 %
#2614210
b101000 &
b101000 %
#2614214
b10100 &
b10100 %
#2614218
b1010 &
b1010 %
#2614222
b101 &
b101 %
#2614226
b10000 &
b10000 %
#2614230
b1000 &
b1000 %
#2614234
b100 &
b100 %
#2614238
b10 &
b10 %
#2614242
b1 &
b1 %
1#
#2614246
b0 &
0#
b0 %
0$
#4500012
