# Comparing `tmp/switchboard_hw-0.2.0-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip` & `tmp/switchboard_hw-0.2.1-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip`

## zipinfo {}

```diff
@@ -1,90 +1,90 @@
-Zip file size: 328472 bytes, number of entries: 88
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard_hw.libs/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard_hw-0.2.0.dist-info/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/
--rwxr-xr-x  2.0 unx   603792 b- defN 24-May-09 17:35 _switchboard.cpython-39-x86_64-linux-gnu.so
--rw-r--r--  2.0 unx    10766 b- defN 24-May-09 17:35 switchboard_hw-0.2.0.dist-info/LICENSE
--rw-r--r--  2.0 unx    18115 b- defN 24-May-09 17:35 switchboard_hw-0.2.0.dist-info/METADATA
--rw-rw-r--  2.0 unx     6780 b- defN 24-May-09 17:35 switchboard_hw-0.2.0.dist-info/RECORD
--rw-r--r--  2.0 unx       25 b- defN 24-May-09 17:35 switchboard_hw-0.2.0.dist-info/top_level.txt
--rw-r--r--  2.0 unx       92 b- defN 24-May-09 17:35 switchboard_hw-0.2.0.dist-info/entry_points.txt
--rw-r--r--  2.0 unx      148 b- defN 24-May-09 17:35 switchboard_hw-0.2.0.dist-info/WHEEL
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/verilog/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/dpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/verilator/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/vpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/cpp/
--rw-r--r--  2.0 unx     2088 b- defN 24-May-09 17:35 switchboard/icarus.py
--rw-r--r--  2.0 unx    25257 b- defN 24-May-09 17:35 switchboard/sbdut.py
--rw-r--r--  2.0 unx     2706 b- defN 24-May-09 17:35 switchboard/gpio.py
--rw-r--r--  2.0 unx    26939 b- defN 24-May-09 17:35 switchboard/umi.py
--rw-r--r--  2.0 unx     1701 b- defN 24-May-09 17:35 switchboard/uart_xactor.py
--rw-r--r--  2.0 unx     1506 b- defN 24-May-09 17:35 switchboard/switchboard.py
--rw-r--r--  2.0 unx     1311 b- defN 24-May-09 17:35 switchboard/test_util.py
--rw-r--r--  2.0 unx     4902 b- defN 24-May-09 17:35 switchboard/cmdline.py
--rw-r--r--  2.0 unx    17506 b- defN 24-May-09 17:35 switchboard/autowrap.py
--rw-r--r--  2.0 unx     7318 b- defN 24-May-09 17:35 switchboard/network.py
--rw-r--r--  2.0 unx     8247 b- defN 24-May-09 17:35 switchboard/sbtcp.py
--rw-r--r--  2.0 unx    12870 b- defN 24-May-09 17:35 switchboard/axil.py
--rw-r--r--  2.0 unx      941 b- defN 24-May-09 17:35 switchboard/__init__.py
--rw-r--r--  2.0 unx    18067 b- defN 24-May-09 17:35 switchboard/ams.py
--rw-r--r--  2.0 unx     5246 b- defN 24-May-09 17:35 switchboard/loopback.py
--rw-r--r--  2.0 unx      311 b- defN 24-May-09 17:35 switchboard/warn.py
--rw-r--r--  2.0 unx     3398 b- defN 24-May-09 17:35 switchboard/bitvector.py
--rw-r--r--  2.0 unx      547 b- defN 24-May-09 17:35 switchboard/xyce.py
--rw-r--r--  2.0 unx     2341 b- defN 24-May-09 17:35 switchboard/util.py
--rw-r--r--  2.0 unx     1012 b- defN 24-May-09 17:35 switchboard/verilator.py
--rw-r--r--  2.0 unx    19799 b- defN 24-May-09 17:35 switchboard/axi.py
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/verilog/fpga/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/verilog/common/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/verilog/sim/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-09 17:35 switchboard/verilog/fpga/include/
--rw-r--r--  2.0 unx     1005 b- defN 24-May-09 17:35 switchboard/verilog/fpga/memory_fault.sv
--rw-r--r--  2.0 unx     2061 b- defN 24-May-09 17:35 switchboard/verilog/fpga/axi_reader.sv
--rw-r--r--  2.0 unx     7608 b- defN 24-May-09 17:35 switchboard/verilog/fpga/sb_tx_fpga.sv
--rw-r--r--  2.0 unx     3171 b- defN 24-May-09 17:35 switchboard/verilog/fpga/axi_writer.sv
--rw-r--r--  2.0 unx     7821 b- defN 24-May-09 17:35 switchboard/verilog/fpga/sb_rx_fpga.sv
--rw-r--r--  2.0 unx    13623 b- defN 24-May-09 17:35 switchboard/verilog/fpga/sb_fpga_queues.sv
--rw-r--r--  2.0 unx     4341 b- defN 24-May-09 17:35 switchboard/verilog/fpga/umi_fpga_queues.sv
--rw-r--r--  2.0 unx     8478 b- defN 24-May-09 17:35 switchboard/verilog/fpga/config_registers.sv
--rw-r--r--  2.0 unx      789 b- defN 24-May-09 17:35 switchboard/verilog/fpga/include/sb_queue_regmap.vh
--rw-r--r--  2.0 unx      272 b- defN 24-May-09 17:35 switchboard/verilog/fpga/include/spsc_queue.vh
--rw-r--r--  2.0 unx     7590 b- defN 24-May-09 17:35 switchboard/verilog/common/umi_gpio.v
--rw-r--r--  2.0 unx    31459 b- defN 24-May-09 17:35 switchboard/verilog/common/switchboard.vh
--rw-r--r--  2.0 unx     7372 b- defN 24-May-09 17:35 switchboard/verilog/common/uart_xactor.sv
--rw-r--r--  2.0 unx     5670 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_axi_m.sv
--rw-r--r--  2.0 unx     4556 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
--rw-r--r--  2.0 unx     2207 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_clk_gen.sv
--rw-r--r--  2.0 unx     3310 b- defN 24-May-09 17:35 switchboard/verilog/sim/perf_meas_sim.sv
--rw-r--r--  2.0 unx     1283 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_tx_sim.sv
--rw-r--r--  2.0 unx     4577 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_axil_s.sv
--rw-r--r--  2.0 unx     1286 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_rx_sim.sv
--rw-r--r--  2.0 unx     1419 b- defN 24-May-09 17:35 switchboard/verilog/sim/umi_tx_sim.sv
--rw-r--r--  2.0 unx     5504 b- defN 24-May-09 17:35 switchboard/verilog/sim/queue_to_sb_sim.sv
--rw-r--r--  2.0 unx     1423 b- defN 24-May-09 17:35 switchboard/verilog/sim/umi_rx_sim.sv
--rw-r--r--  2.0 unx     1902 b- defN 24-May-09 17:35 switchboard/verilog/sim/xyce_intf.sv
--rw-r--r--  2.0 unx     1506 b- defN 24-May-09 17:35 switchboard/verilog/sim/queue_to_umi_sim.sv
--rw-r--r--  2.0 unx      468 b- defN 24-May-09 17:35 switchboard/verilog/sim/auto_stop_sim.sv
--rw-r--r--  2.0 unx     4577 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_axil_m.sv
--rw-r--r--  2.0 unx     6424 b- defN 24-May-09 17:35 switchboard/verilog/sim/sb_to_queue_sim.sv
--rw-r--r--  2.0 unx     1535 b- defN 24-May-09 17:35 switchboard/verilog/sim/umi_to_queue_sim.sv
--rw-r--r--  2.0 unx     1103 b- defN 24-May-09 17:35 switchboard/dpi/xyce_dpi.cc
--rw-r--r--  2.0 unx     3469 b- defN 24-May-09 17:35 switchboard/dpi/switchboard_dpi.cc
--rw-r--r--  2.0 unx      526 b- defN 24-May-09 17:35 switchboard/verilator/config.vlt
--rw-r--r--  2.0 unx     4571 b- defN 24-May-09 17:35 switchboard/verilator/testbench.cc
--rw-r--r--  2.0 unx    11038 b- defN 24-May-09 17:35 switchboard/vpi/switchboard_vpi.cc
--rw-r--r--  2.0 unx     4954 b- defN 24-May-09 17:35 switchboard/vpi/xyce_vpi.cc
--rw-r--r--  2.0 unx      291 b- defN 24-May-09 17:35 switchboard/cpp/Makefile
--rw-r--r--  2.0 unx     6188 b- defN 24-May-09 17:35 switchboard/cpp/switchboard_pcie.hpp
--rw-r--r--  2.0 unx     2351 b- defN 24-May-09 17:35 switchboard/cpp/xyce.hpp
--rw-r--r--  2.0 unx      979 b- defN 24-May-09 17:35 switchboard/cpp/bitutil.h
--rw-r--r--  2.0 unx     9987 b- defN 24-May-09 17:35 switchboard/cpp/umisb.hpp
--rw-r--r--  2.0 unx     2376 b- defN 24-May-09 17:35 switchboard/cpp/pagemap.h
--rw-r--r--  2.0 unx     6479 b- defN 24-May-09 17:35 switchboard/cpp/spsc_queue.h
--rw-r--r--  2.0 unx     2786 b- defN 24-May-09 17:35 switchboard/cpp/router.cc
--rw-r--r--  2.0 unx     6064 b- defN 24-May-09 17:35 switchboard/cpp/switchboard.hpp
--rw-r--r--  2.0 unx     3809 b- defN 24-May-09 17:35 switchboard/cpp/umilib.hpp
--rw-r--r--  2.0 unx     2514 b- defN 24-May-09 17:35 switchboard/cpp/switchboard_tlm.hpp
--rw-r--r--  2.0 unx     4477 b- defN 24-May-09 17:35 switchboard/cpp/umilib.h
--rw-r--r--  2.0 unx     4047 b- defN 24-May-09 17:35 switchboard/cpp/pciedev.h
-88 files, 1024977 bytes uncompressed, 316384 bytes compressed:  69.1%
+Zip file size: 328505 bytes, number of entries: 88
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard_hw.libs/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard_hw-0.2.1.dist-info/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/
+-rwxr-xr-x  2.0 unx   603792 b- defN 24-May-11 00:53 _switchboard.cpython-39-x86_64-linux-gnu.so
+-rw-r--r--  2.0 unx    10766 b- defN 24-May-11 00:53 switchboard_hw-0.2.1.dist-info/LICENSE
+-rw-r--r--  2.0 unx    18115 b- defN 24-May-11 00:53 switchboard_hw-0.2.1.dist-info/METADATA
+-rw-rw-r--  2.0 unx     6780 b- defN 24-May-11 00:53 switchboard_hw-0.2.1.dist-info/RECORD
+-rw-r--r--  2.0 unx       25 b- defN 24-May-11 00:53 switchboard_hw-0.2.1.dist-info/top_level.txt
+-rw-r--r--  2.0 unx       92 b- defN 24-May-11 00:53 switchboard_hw-0.2.1.dist-info/entry_points.txt
+-rw-r--r--  2.0 unx      148 b- defN 24-May-11 00:53 switchboard_hw-0.2.1.dist-info/WHEEL
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/verilog/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/dpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/verilator/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/vpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/cpp/
+-rw-r--r--  2.0 unx     2088 b- defN 24-May-11 00:53 switchboard/icarus.py
+-rw-r--r--  2.0 unx    25257 b- defN 24-May-11 00:53 switchboard/sbdut.py
+-rw-r--r--  2.0 unx     2706 b- defN 24-May-11 00:53 switchboard/gpio.py
+-rw-r--r--  2.0 unx    26939 b- defN 24-May-11 00:53 switchboard/umi.py
+-rw-r--r--  2.0 unx     1701 b- defN 24-May-11 00:53 switchboard/uart_xactor.py
+-rw-r--r--  2.0 unx     1506 b- defN 24-May-11 00:53 switchboard/switchboard.py
+-rw-r--r--  2.0 unx     1311 b- defN 24-May-11 00:53 switchboard/test_util.py
+-rw-r--r--  2.0 unx     4902 b- defN 24-May-11 00:53 switchboard/cmdline.py
+-rw-r--r--  2.0 unx    17506 b- defN 24-May-11 00:53 switchboard/autowrap.py
+-rw-r--r--  2.0 unx     7465 b- defN 24-May-11 00:53 switchboard/network.py
+-rw-r--r--  2.0 unx     8247 b- defN 24-May-11 00:53 switchboard/sbtcp.py
+-rw-r--r--  2.0 unx    12870 b- defN 24-May-11 00:53 switchboard/axil.py
+-rw-r--r--  2.0 unx      941 b- defN 24-May-11 00:53 switchboard/__init__.py
+-rw-r--r--  2.0 unx    18067 b- defN 24-May-11 00:53 switchboard/ams.py
+-rw-r--r--  2.0 unx     5246 b- defN 24-May-11 00:53 switchboard/loopback.py
+-rw-r--r--  2.0 unx      311 b- defN 24-May-11 00:53 switchboard/warn.py
+-rw-r--r--  2.0 unx     3398 b- defN 24-May-11 00:53 switchboard/bitvector.py
+-rw-r--r--  2.0 unx      547 b- defN 24-May-11 00:53 switchboard/xyce.py
+-rw-r--r--  2.0 unx     2341 b- defN 24-May-11 00:53 switchboard/util.py
+-rw-r--r--  2.0 unx     1012 b- defN 24-May-11 00:53 switchboard/verilator.py
+-rw-r--r--  2.0 unx    19799 b- defN 24-May-11 00:53 switchboard/axi.py
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/verilog/fpga/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/verilog/common/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/verilog/sim/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-11 00:53 switchboard/verilog/fpga/include/
+-rw-r--r--  2.0 unx     1005 b- defN 24-May-11 00:53 switchboard/verilog/fpga/memory_fault.sv
+-rw-r--r--  2.0 unx     2061 b- defN 24-May-11 00:53 switchboard/verilog/fpga/axi_reader.sv
+-rw-r--r--  2.0 unx     7608 b- defN 24-May-11 00:53 switchboard/verilog/fpga/sb_tx_fpga.sv
+-rw-r--r--  2.0 unx     3171 b- defN 24-May-11 00:53 switchboard/verilog/fpga/axi_writer.sv
+-rw-r--r--  2.0 unx     7821 b- defN 24-May-11 00:53 switchboard/verilog/fpga/sb_rx_fpga.sv
+-rw-r--r--  2.0 unx    13623 b- defN 24-May-11 00:53 switchboard/verilog/fpga/sb_fpga_queues.sv
+-rw-r--r--  2.0 unx     4341 b- defN 24-May-11 00:53 switchboard/verilog/fpga/umi_fpga_queues.sv
+-rw-r--r--  2.0 unx     8478 b- defN 24-May-11 00:53 switchboard/verilog/fpga/config_registers.sv
+-rw-r--r--  2.0 unx      789 b- defN 24-May-11 00:53 switchboard/verilog/fpga/include/sb_queue_regmap.vh
+-rw-r--r--  2.0 unx      272 b- defN 24-May-11 00:53 switchboard/verilog/fpga/include/spsc_queue.vh
+-rw-r--r--  2.0 unx     7590 b- defN 24-May-11 00:53 switchboard/verilog/common/umi_gpio.v
+-rw-r--r--  2.0 unx    31459 b- defN 24-May-11 00:53 switchboard/verilog/common/switchboard.vh
+-rw-r--r--  2.0 unx     7372 b- defN 24-May-11 00:53 switchboard/verilog/common/uart_xactor.sv
+-rw-r--r--  2.0 unx     5670 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_axi_m.sv
+-rw-r--r--  2.0 unx     4556 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+-rw-r--r--  2.0 unx     2207 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_clk_gen.sv
+-rw-r--r--  2.0 unx     3310 b- defN 24-May-11 00:53 switchboard/verilog/sim/perf_meas_sim.sv
+-rw-r--r--  2.0 unx     1283 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_tx_sim.sv
+-rw-r--r--  2.0 unx     4577 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_axil_s.sv
+-rw-r--r--  2.0 unx     1286 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_rx_sim.sv
+-rw-r--r--  2.0 unx     1419 b- defN 24-May-11 00:53 switchboard/verilog/sim/umi_tx_sim.sv
+-rw-r--r--  2.0 unx     5504 b- defN 24-May-11 00:53 switchboard/verilog/sim/queue_to_sb_sim.sv
+-rw-r--r--  2.0 unx     1423 b- defN 24-May-11 00:53 switchboard/verilog/sim/umi_rx_sim.sv
+-rw-r--r--  2.0 unx     1902 b- defN 24-May-11 00:53 switchboard/verilog/sim/xyce_intf.sv
+-rw-r--r--  2.0 unx     1506 b- defN 24-May-11 00:53 switchboard/verilog/sim/queue_to_umi_sim.sv
+-rw-r--r--  2.0 unx      468 b- defN 24-May-11 00:53 switchboard/verilog/sim/auto_stop_sim.sv
+-rw-r--r--  2.0 unx     4577 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_axil_m.sv
+-rw-r--r--  2.0 unx     6424 b- defN 24-May-11 00:53 switchboard/verilog/sim/sb_to_queue_sim.sv
+-rw-r--r--  2.0 unx     1535 b- defN 24-May-11 00:53 switchboard/verilog/sim/umi_to_queue_sim.sv
+-rw-r--r--  2.0 unx     1103 b- defN 24-May-11 00:53 switchboard/dpi/xyce_dpi.cc
+-rw-r--r--  2.0 unx     3469 b- defN 24-May-11 00:53 switchboard/dpi/switchboard_dpi.cc
+-rw-r--r--  2.0 unx      526 b- defN 24-May-11 00:53 switchboard/verilator/config.vlt
+-rw-r--r--  2.0 unx     4571 b- defN 24-May-11 00:53 switchboard/verilator/testbench.cc
+-rw-r--r--  2.0 unx    11038 b- defN 24-May-11 00:53 switchboard/vpi/switchboard_vpi.cc
+-rw-r--r--  2.0 unx     4954 b- defN 24-May-11 00:53 switchboard/vpi/xyce_vpi.cc
+-rw-r--r--  2.0 unx      291 b- defN 24-May-11 00:53 switchboard/cpp/Makefile
+-rw-r--r--  2.0 unx     6188 b- defN 24-May-11 00:53 switchboard/cpp/switchboard_pcie.hpp
+-rw-r--r--  2.0 unx     2351 b- defN 24-May-11 00:53 switchboard/cpp/xyce.hpp
+-rw-r--r--  2.0 unx      979 b- defN 24-May-11 00:53 switchboard/cpp/bitutil.h
+-rw-r--r--  2.0 unx     9987 b- defN 24-May-11 00:53 switchboard/cpp/umisb.hpp
+-rw-r--r--  2.0 unx     2376 b- defN 24-May-11 00:53 switchboard/cpp/pagemap.h
+-rw-r--r--  2.0 unx     6479 b- defN 24-May-11 00:53 switchboard/cpp/spsc_queue.h
+-rw-r--r--  2.0 unx     2786 b- defN 24-May-11 00:53 switchboard/cpp/router.cc
+-rw-r--r--  2.0 unx     6064 b- defN 24-May-11 00:53 switchboard/cpp/switchboard.hpp
+-rw-r--r--  2.0 unx     3809 b- defN 24-May-11 00:53 switchboard/cpp/umilib.hpp
+-rw-r--r--  2.0 unx     2514 b- defN 24-May-11 00:53 switchboard/cpp/switchboard_tlm.hpp
+-rw-r--r--  2.0 unx     4477 b- defN 24-May-11 00:53 switchboard/cpp/umilib.h
+-rw-r--r--  2.0 unx     4047 b- defN 24-May-11 00:53 switchboard/cpp/pciedev.h
+88 files, 1025124 bytes uncompressed, 316417 bytes compressed:  69.1%
```

## zipnote {}

```diff
@@ -1,35 +1,35 @@
 Filename: switchboard_hw.libs/
 Comment: 
 
-Filename: switchboard_hw-0.2.0.dist-info/
+Filename: switchboard_hw-0.2.1.dist-info/
 Comment: 
 
 Filename: switchboard/
 Comment: 
 
 Filename: _switchboard.cpython-39-x86_64-linux-gnu.so
 Comment: 
 
-Filename: switchboard_hw-0.2.0.dist-info/LICENSE
+Filename: switchboard_hw-0.2.1.dist-info/LICENSE
 Comment: 
 
-Filename: switchboard_hw-0.2.0.dist-info/METADATA
+Filename: switchboard_hw-0.2.1.dist-info/METADATA
 Comment: 
 
-Filename: switchboard_hw-0.2.0.dist-info/RECORD
+Filename: switchboard_hw-0.2.1.dist-info/RECORD
 Comment: 
 
-Filename: switchboard_hw-0.2.0.dist-info/top_level.txt
+Filename: switchboard_hw-0.2.1.dist-info/top_level.txt
 Comment: 
 
-Filename: switchboard_hw-0.2.0.dist-info/entry_points.txt
+Filename: switchboard_hw-0.2.1.dist-info/entry_points.txt
 Comment: 
 
-Filename: switchboard_hw-0.2.0.dist-info/WHEEL
+Filename: switchboard_hw-0.2.1.dist-info/WHEEL
 Comment: 
 
 Filename: switchboard/verilog/
 Comment: 
 
 Filename: switchboard/dpi/
 Comment:
```

## switchboard/network.py

```diff
@@ -171,15 +171,18 @@
 
         if self.max_rate is not None:
             intf_def['max_rate'] = self.max_rate
 
         # save interface
 
         if name is None:
-            name = intf.name
+            name = f'{intf.inst.name}_{intf.name}'
+
+        assert name not in self.intf_defs, \
+            f'Network already contains an external interface called "{name}".'
 
         self.intf_defs[name] = intf_def
 
     def simulate(self):
         # create interface objects
 
         self.intfs = create_intf_objs(self.intf_defs)
```

## Comparing `switchboard_hw-0.2.0.dist-info/LICENSE` & `switchboard_hw-0.2.1.dist-info/LICENSE`

 * *Files identical despite different names*

## Comparing `switchboard_hw-0.2.0.dist-info/METADATA` & `switchboard_hw-0.2.1.dist-info/METADATA`

 * *Files 0% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: switchboard-hw
-Version: 0.2.0
+Version: 0.2.1
 Summary: A low-latency communication library for RTL simulation and emulation.
 Home-page: https://github.com/zeroasiccorp/switchboard
 Author: Zero ASIC
 License: Apache License 2.0
 Project-URL: Documentation, https://zeroasiccorp.github.io/switchboard/
 Project-URL: Bug Tracker, https://github.com/zeroasiccorp/switchboard/issues
 Requires-Python: >=3.7
```

## Comparing `switchboard_hw-0.2.0.dist-info/RECORD` & `switchboard_hw-0.2.1.dist-info/RECORD`

 * *Files 4% similar despite different names*

```diff
@@ -1,24 +1,24 @@
 _switchboard.cpython-39-x86_64-linux-gnu.so,sha256=HPe7IO3Ag_-bWQ3HHQ7Y1noWB9a3Ty3QK--wqsvfMK8,603792
-switchboard_hw-0.2.0.dist-info/LICENSE,sha256=2dqsbMlc1IxGnBJVsoUb3HtT1N0kAJnAGF9MBTqSjkw,10766
-switchboard_hw-0.2.0.dist-info/METADATA,sha256=yws2BIVA-zo7FS8eVtrXKUoLXq84r2pZ9w7BXUJu-iE,18115
-switchboard_hw-0.2.0.dist-info/RECORD,,
-switchboard_hw-0.2.0.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
-switchboard_hw-0.2.0.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
-switchboard_hw-0.2.0.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
+switchboard_hw-0.2.1.dist-info/LICENSE,sha256=2dqsbMlc1IxGnBJVsoUb3HtT1N0kAJnAGF9MBTqSjkw,10766
+switchboard_hw-0.2.1.dist-info/METADATA,sha256=Wx_n8IAtIXXewtnvXMi2nvvdOvOS4cMnwsI-HpB-oBE,18115
+switchboard_hw-0.2.1.dist-info/RECORD,,
+switchboard_hw-0.2.1.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
+switchboard_hw-0.2.1.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
+switchboard_hw-0.2.1.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
 switchboard/icarus.py,sha256=jcxwNUN0Kb3OblY_kw_I41wDRcrPA26zACJWT0-CEYo,2088
 switchboard/sbdut.py,sha256=MIbmtwhndIK0V4XMSRSrUKcDwFoinw6DkFOAPSrev_c,25257
 switchboard/gpio.py,sha256=HReAzzVoiN3MM1Xr7SstkIIr3gdV6n-BZNrdxwdfGrc,2706
 switchboard/umi.py,sha256=6N3yFnvFmN3jXzsaVUFCluNoj2Xd5xjUVMK0W-PMf_0,26939
 switchboard/uart_xactor.py,sha256=5LEA0lVYo4483wOcSwyCIO26LkHJwloA5LkldrpJwjU,1701
 switchboard/switchboard.py,sha256=DZI1pao3WQEAlPyQxSZPcH57NwM4epPfeuch48vsSLI,1506
 switchboard/test_util.py,sha256=uHfOKfoAerTzp5FaAswxadUWzIp5nv9MABZZUN_qDE0,1311
 switchboard/cmdline.py,sha256=B8f5d2-jVVZF7RrY2QppkgyTF2JzEy5bXMvh7uZfCnk,4902
 switchboard/autowrap.py,sha256=h9rpGfhVmivqw1q54nxQAVImMkXvETZa8dqYk24m6jQ,17506
-switchboard/network.py,sha256=yD3jZl8v-TDvKHAY5nIq_p6YCZs70-Q7cANSDRyF8Eg,7318
+switchboard/network.py,sha256=RDFPpV1v86Rxsw0K81Jgw4ScjuE5YFXXQSVGn1Ft140,7465
 switchboard/sbtcp.py,sha256=aKMF-kdWP33S9C2V8scAaigTK62pmfAXvp7LdPZ3ixc,8247
 switchboard/axil.py,sha256=KNGbqNKdq0Pybzxt1I8KDvIG-bPnFv6B7A2fDHa_0e8,12870
 switchboard/__init__.py,sha256=934rQoi9b81uBx1cGmM2C6PDTFn8tppRA6B1CNPjA7s,941
 switchboard/ams.py,sha256=6nLQZ2qha5gvaeLHiCxDQCIn2P3lFswnOrYh_HTIOTs,18067
 switchboard/loopback.py,sha256=Zx1wBDrXYpUdoV04ru4QG5LfDMy59n91PTeE2eoST88,5246
 switchboard/warn.py,sha256=YLI6T_WrB3mPcASvSqrSa6Nkj5X84HofPm0TOZDS4s8,311
 switchboard/bitvector.py,sha256=ER5c-SRIebnDYch_CfTyy0b6Uw5SlYlY2CmKatHoH0M,3398
```

