## 内核中断代码流程分析

1.  内核异常向量重定向
    
    .\init\main.c
    
    ​ -- asmlinkage void __init start_kernel(void)
    
    ​ --setup_arch(&command_line);
    
    .\arch\arm\kernel\setup.c
    
    ​ --void __init setup_arch(char **cmdline_p)
    
    ​ --early_trap_init();
    
    .\arch\arm\kernel\traps.c
    
    ​ --void __init early_trap_init(void)
    
    ```c
    //定义初始异常向量在内核中的地址
    unsigned long vectors = CONFIG_VECTORS_BASE;
    #define CONFIG_VECTORS_BASE 0xffff0000
    //拷贝异常向量到新地址
    /*
     * Copy the vectors, stubs and kuser helpers (in entry-armv.S)
     * into the vector page, mapped at 0xffff0000, and ensure these
     * are visible to the instruction stream.
     */
    memcpy((void *)vectors, __vectors_start, __vectors_end - __vectors_start);
    memcpy((void *)vectors + 0x200, __stubs_start, __stubs_end - __stubs_start);
    memcpy((void *)vectors + 0x1000 - kuser_sz, __kuser_helper_start, kuser_sz);
    //.\arch\arm\kernel\entry-armv.S中定义了异常向量
    ```
    
    2.  跳转到vector_irq初始化中断状态
    
    ```assembly
    __vectors_start:
        swi	SYS_ERROR0
        b	vector_und + stubs_offset
        ldr	pc, .LCvswi + stubs_offset
        b	vector_pabt + stubs_offset
        b	vector_dabt + stubs_offset
        b	vector_addrexcptn + stubs_offset
        b	vector_irq + stubs_offset
        b	vector_fiq + stubs_offset
    
        .globl	__vectors_end
    __vectors_end:
    
    /*
     * Vector stubs.
     *
     * This code is copied to 0xffff0200 so we can use branches in the
     * vectors, rather than ldr's.  Note that this code must not
     * exceed 0x300 bytes.
     *
     * Common stub entry macro:
     *   Enter in IRQ mode, spsr = SVC/USR CPSR, lr = SVC/USR PC
     *
     * SP points to a minimal amount of processor-private memory, the address
     * of which is copied into r0 for the mode specific abort handler.
     */
        .macro	vector_stub, name, mode, correction=0
        .align	5
    
    vector_\name:
        .if \correction
        sub	lr, lr, #\correction
        .endif
    
        @
        @ Save r0, lr_<exception> (parent PC) and spsr_<exception>
        @ (parent CPSR)
        @
        stmia	sp, {r0, lr}		@ save r0, lr
        mrs	lr, spsr
        str	lr, [sp, #8]		@ save spsr
    
        @
        @ Prepare for SVC32 mode.  IRQs remain disabled.
        @
        mrs	r0, cpsr
        eor	r0, r0, #(\mode ^ SVC_MODE)
        msr	spsr_cxsf, r0
    
        @
        @ the branch table must immediately follow this code
        @
        and	lr, lr, #0x0f
        mov	r0, sp
        ldr	lr, [pc, lr, lsl #2]
        movs	pc, lr			@ branch to handler in SVC mode
        .endm
        
    /*
     * Interrupt dispatcher
     */
        vector_stub	irq, IRQ_MODE, 4
    
        .long	__irq_usr			@  0  (USR_26 / USR_32)
        .long	__irq_invalid			@  1  (FIQ_26 / FIQ_32)
        .long	__irq_invalid			@  2  (IRQ_26 / IRQ_32)
        .long	__irq_svc			@  3  (SVC_26 / SVC_32)
        .long	__irq_invalid			@  4
        .long	__irq_invalid			@  5
        .long	__irq_invalid			@  6
        .long	__irq_invalid			@  7
        .long	__irq_invalid			@  8
        .long	__irq_invalid			@  9
        .long	__irq_invalid			@  a
        .long	__irq_invalid			@  b
        .long	__irq_invalid			@  c
        .long	__irq_invalid			@  d
        .long	__irq_invalid			@  e
        .long	__irq_invalid			@  f
    /*
     *.long	__irq_usr			@  0  (USR_26 / USR_32)
     *跳转到用户态的中断处理函数
     */
    __irq_usr:
        usr_entry
    
    #ifdef CONFIG_TRACE_IRQFLAGS
        bl	trace_hardirqs_off
    #endif
        get_thread_info tsk
    #ifdef CONFIG_PREEMPT
        ldr	r8, [tsk, #TI_PREEMPT]		@ get preempt count
        add	r7, r8, #1			@ increment it
        str	r7, [tsk, #TI_PREEMPT]
    #endif
    
        irq_handler
    #ifdef CONFIG_PREEMPT
        ldr	r0, [tsk, #TI_PREEMPT]
        str	r8, [tsk, #TI_PREEMPT]
        teq	r0, r7
        strne	r0, [r0, -r0]
    #endif
    #ifdef CONFIG_TRACE_IRQFLAGS
        bl	trace_hardirqs_on
    #endif
    
        mov	why, #0
        b	ret_to_user
        
        /*
     * Interrupt handling.  Preserves r7, r8, r9
     */
        .macro	irq_handler
        get_irqnr_preamble r5, lr
    1:	get_irqnr_and_base r0, r6, r5, lr
        movne	r1, sp
        @
        @ routine called with r0 = irq number, r1 = struct pt_regs *
        @
        adrne	lr, 1b
        bne	asm_do_IRQ
    
    #ifdef CONFIG_SMP
        /*
         * XXX
         *
         * this macro assumes that irqstat (r6) and base (r5) are
         * preserved from get_irqnr_and_base above
         */
        test_for_ipi r0, r6, r5, lr
        movne	r0, sp
        adrne	lr, 1b
        bne	do_IPI
    
    #ifdef CONFIG_LOCAL_TIMERS
        test_for_ltirq r0, r6, r5, lr
        movne	r0, sp
        adrne	lr, 1b
        bne	do_local_timer
    #endif
    #endif
    ```
    
    3.  执行asm_do_IRQ，注册内核irq_desc 中断结构体数组
    
    ```c
    //.\arch\arm26\kernel\irq.c
    asmlinkage void __exception asm_do_IRQ(unsigned int irq, struct pt_regs *regs)
    {
        struct pt_regs *old_regs = set_irq_regs(regs);
        struct irq_desc *desc = irq_desc + irq;
    
        /*
         * Some hardware gives randomly wrong interrupts.  Rather
         * than crashing, do something sensible.
         */
        if (irq >= NR_IRQS)
            desc = &bad_irq_desc;
    
        irq_enter();
    
        desc_handle_irq(irq, desc);
    
        /* AT91 specific workaround */
        irq_finish(irq);
    
        irq_exit();
        set_irq_regs(old_regs);
    }
    ```
    
    4.  内核中断结构体
        
        ```c
        struct irq_desc {
            irq_flow_handler_t	handle_irq;
            struct irq_chip		*chip;
            struct msi_desc		*msi_desc;
            void			*handler_data;
            void			*chip_data;
            struct irqaction	*action;	/* IRQ action list */
            unsigned int		status;		/* IRQ status */
        
            unsigned int		depth;		/* nested irq disables */
            unsigned int		wake_depth;	/* nested wake enables */
            unsigned int		irq_count;	/* For detecting broken IRQs */
            unsigned int		irqs_unhandled;
            spinlock_t		lock;
        #ifdef CONFIG_SMP
            cpumask_t		affinity;
            unsigned int		cpu;
        #endif
        #if defined(CONFIG_GENERIC_PENDING_IRQ) || defined(CONFIG_IRQBALANCE)
            cpumask_t		pending_mask;
        #endif
        #ifdef CONFIG_PROC_FS
            struct proc_dir_entry	*dir;
        #endif
            const char		*name;
        } ____cacheline_internodealigned_in_smp;
        
        //中断结构体定义
        struct irqdesc irq_desc[NR_IRQS];
        #define NR_IRQS	128
        
        //中断结构体赋值
        /*
         * Obsolete inline function for calling irq descriptor handlers.
         */
        static inline void desc_handle_irq(unsigned int irq, struct irq_desc *desc)
        {
            desc->handle_irq(irq, desc);
        }
        typedef	void fastcall (*irq_flow_handler_t)(unsigned int irq,
                                struct irq_desc *desc);
        //设置handle_irq函数值
        void
        __set_irq_handler(unsigned int irq, irq_flow_handler_t handle, int is_chained,
                  const char *name)
        {
            struct irq_desc *desc;
            unsigned long flags;
        
            if (irq >= NR_IRQS) {
                printk(KERN_ERR
                       "Trying to install type control for IRQ%d\n", irq);
                return;
            }
        
            desc = irq_desc + irq;
        
            if (!handle)
                handle = handle_bad_irq;
            else if (desc->chip == &no_irq_chip) {
                printk(KERN_WARNING "Trying to install %sinterrupt handler "
                       "for IRQ%d\n", is_chained ? "chained " : "", irq);
                /*
                 * Some ARM implementations install a handler for really dumb
                 * interrupt hardware without setting an irq_chip. This worked
                 * with the ARM no_irq_chip but the check in setup_irq would
                 * prevent us to setup the interrupt at all. Switch it to
                 * dummy_irq_chip for easy transition.
                 */
                desc->chip = &dummy_irq_chip;
            }
        
            spin_lock_irqsave(&desc->lock, flags);
        
            /* Uninstall? */
            if (handle == handle_bad_irq) {
                if (desc->chip != &no_irq_chip)
                    mask_ack_irq(desc, irq);
                desc->status |= IRQ_DISABLED;
                desc->depth = 1;
            }
            desc->handle_irq = handle;
            desc->name = name;
        
            if (handle != handle_bad_irq && is_chained) {
                desc->status &= ~IRQ_DISABLED;
                desc->status |= IRQ_NOREQUEST | IRQ_NOPROBE;
                desc->depth = 0;
                desc->chip->unmask(irq);
            }
            spin_unlock_irqrestore(&desc->lock, flags);
        }
        
        //.\include\linux\irq.h
        static inline void
        set_irq_handler(unsigned int irq, irq_flow_handler_t handle)
        {
            __set_irq_handler(irq, handle, 0, NULL);
        }
        //具体芯片设置irq_handler
        //.\arch\arm\plat-s3c24xx\irq.c
        void __init s3c24xx_init_irq(void)
           /* external interrupts */
        
            for (irqno = IRQ_EINT0; irqno <= IRQ_EINT3; irqno++) {
                irqdbf("registering irq %d (ext int)\n", irqno);
                set_irq_chip(irqno, &s3c_irq_eint0t4);
                set_irq_handler(irqno, handle_edge_irq);
                set_irq_flags(irqno, IRQF_VALID);
            }
        
            for (irqno = IRQ_EINT4; irqno <= IRQ_EINT23; irqno++) {
                irqdbf("registering irq %d (extended s3c irq)\n", irqno);
                set_irq_chip(irqno, &s3c_irqext_chip);
                set_irq_handler(irqno, handle_edge_irq);
                set_irq_flags(irqno, IRQF_VALID);
            }
        
        //.\kernel\irq\chip.c
        /**
         *	handle_edge_irq - edge type IRQ handler
         *	@irq:	the interrupt number
         *	@desc:	the interrupt description structure for this irq
         *
         *	Interrupt occures on the falling and/or rising edge of a hardware
         *	signal. The occurence is latched into the irq controller hardware
         *	and must be acked in order to be reenabled. After the ack another
         *	interrupt can happen on the same source even before the first one
         *	is handled by the assosiacted event handler. If this happens it
         *	might be necessary to disable (mask) the interrupt depending on the
         *	controller hardware. This requires to reenable the interrupt inside
         *	of the loop which handles the interrupts which have arrived while
         *	the handler was running. If all pending interrupts are handled, the
         *	loop is left.
         */
        void fastcall
        handle_edge_irq(unsigned int irq, struct irq_desc *desc)
        {
            const unsigned int cpu = smp_processor_id();
        
            spin_lock(&desc->lock);
        
            desc->status &= ~(IRQ_REPLAY | IRQ_WAITING);
        
            /*
             * If we're currently running this IRQ, or its disabled,
             * we shouldn't process the IRQ. Mark it pending, handle
             * the necessary masking and go out
             */
            if (unlikely((desc->status & (IRQ_INPROGRESS | IRQ_DISABLED)) ||
                    !desc->action)) {
                desc->status |= (IRQ_PENDING | IRQ_MASKED);
                mask_ack_irq(desc, irq);
                goto out_unlock;
            }
        
            kstat_cpu(cpu).irqs[irq]++;
        
            /* Start handling the irq */
            desc->chip->ack(irq);
        
            /* Mark the IRQ currently in progress.*/
            desc->status |= IRQ_INPROGRESS;
        
            do {
                struct irqaction *action = desc->action;
                irqreturn_t action_ret;
        
                if (unlikely(!action)) {
                    desc->chip->mask(irq);
                    goto out_unlock;
                }
        
                /*
                 * When another irq arrived while we were handling
                 * one, we could have masked the irq.
                 * Renable it, if it was not disabled in meantime.
                 */
                if (unlikely((desc->status &
                           (IRQ_PENDING | IRQ_MASKED | IRQ_DISABLED)) ==
                          (IRQ_PENDING | IRQ_MASKED))) {
                    desc->chip->unmask(irq);
                    desc->status &= ~IRQ_MASKED;
                }
        
                desc->status &= ~IRQ_PENDING;
                spin_unlock(&desc->lock);
                action_ret = handle_IRQ_event(irq, action);
                if (!noirqdebug)
                    note_interrupt(irq, desc, action_ret);
                spin_lock(&desc->lock);
        
            } while ((desc->status & (IRQ_PENDING | IRQ_DISABLED)) == IRQ_PENDING);
        
            desc->status &= ~IRQ_INPROGRESS;
        out_unlock:
            spin_unlock(&desc->lock);
        }
        
        /**
         * handle_IRQ_event - irq action chain handler
         * @irq:	the interrupt number
         * @action:	the interrupt action chain for this irq
         *
         * Handles the action chain of an irq event
         */
        irqreturn_t handle_IRQ_event(unsigned int irq, struct irqaction *action)
        {
            irqreturn_t ret, retval = IRQ_NONE;
            unsigned int status = 0;
        
            handle_dynamic_tick(action);
        
            if (!(action->flags & IRQF_DISABLED))
                local_irq_enable_in_hardirq();
        
            do {
                ret = action->handler(irq, action->dev_id);
                if (ret == IRQ_HANDLED)
                    status |= action->flags;
                retval |= ret;
                action = action->next;
            } while (action);
        
            if (status & IRQF_SAMPLE_RANDOM)
                add_interrupt_randomness(irq);
            local_irq_disable();
        
            return retval;
        }
        
        struct irqaction {
            irq_handler_t handler;
            unsigned long flags;
            cpumask_t mask;
            const char *name;
            void *dev_id;
            struct irqaction *next;
            int irq;
            struct proc_dir_entry *dir;
        };
        
        typedef irqreturn_t (*irq_handler_t)(int, void *);
        ```
        
        5.  用户定义irq处理函数的接口
        
        ```c
        //构建irqaction
        /**
         *	request_irq - allocate an interrupt line
         *	@irq: Interrupt line to allocate
         *	@handler: Function to be called when the IRQ occurs
         *	@irqflags: Interrupt type flags
         *	@devname: An ascii name for the claiming device
         *	@dev_id: A cookie passed back to the handler function
         *
         *	This call allocates interrupt resources and enables the
         *	interrupt line and IRQ handling. From the point this
         *	call is made your handler function may be invoked. Since
         *	your handler function must clear any interrupt the board
         *	raises, you must take care both to initialise your hardware
         *	and to set up the interrupt handler in the right order.
         *
         *	Dev_id must be globally unique. Normally the address of the
         *	device data structure is used as the cookie. Since the handler
         *	receives this value it makes sense to use it.
         *
         *	If your interrupt is shared you must pass a non NULL dev_id
         *	as this is required when freeing the interrupt.
         *
         *	Flags:
         *
         *	IRQF_SHARED		Interrupt is shared
         *	IRQF_DISABLED	Disable local interrupts while processing
         *	IRQF_SAMPLE_RANDOM	The interrupt can be used for entropy
         *
         */
        int request_irq(unsigned int irq, irq_handler_t handler,
                unsigned long irqflags, const char *devname, void *dev_id)
        //将irqaction加入对应的irq_desc结构体，如果是第一次加入，则调用desc->chip中对应的函数初始化引脚并使能中断
         /*
         * Internal function to register an irqaction - typically used to
         * allocate special interrupts that are part of the architecture.
         */
        int setup_irq(unsigned int irq, struct irqaction *new)
        {
            struct irq_desc *desc = irq_desc + irq;
            struct irqaction *old, **p;
            const char *old_name = NULL;
            unsigned long flags;
            int shared = 0;
        
            if (irq >= NR_IRQS)
                return -EINVAL;
        
            if (desc->chip == &no_irq_chip)
                return -ENOSYS;
            /*
             * Some drivers like serial.c use request_irq() heavily,
             * so we have to be careful not to interfere with a
             * running system.
             */
            if (new->flags & IRQF_SAMPLE_RANDOM) {
                /*
                 * This function might sleep, we want to call it first,
                 * outside of the atomic block.
                 * Yes, this might clear the entropy pool if the wrong
                 * driver is attempted to be loaded, without actually
                 * installing a new handler, but is this really a problem,
                 * only the sysadmin is able to do this.
                 */
                rand_initialize_irq(irq);
            }
        
            /*
             * The following block of code has to be executed atomically
             */
            spin_lock_irqsave(&desc->lock, flags);
            p = &desc->action;
            old = *p;
            if (old) {
                /*
                 * Can't share interrupts unless both agree to and are
                 * the same type (level, edge, polarity). So both flag
                 * fields must have IRQF_SHARED set and the bits which
                 * set the trigger type must match.
                 */
                if (!((old->flags & new->flags) & IRQF_SHARED) ||
                    ((old->flags ^ new->flags) & IRQF_TRIGGER_MASK)) {
                    old_name = old->name;
                    goto mismatch;
                }
        
        #if defined(CONFIG_IRQ_PER_CPU)
                /* All handlers must agree on per-cpuness */
                if ((old->flags & IRQF_PERCPU) !=
                    (new->flags & IRQF_PERCPU))
                    goto mismatch;
        #endif
        
                /* add new interrupt at end of irq queue */
                do {
                    p = &old->next;
                    old = *p;
                } while (old);
                shared = 1;
            }
        
            *p = new;
        
            /* Exclude IRQ from balancing */
            if (new->flags & IRQF_NOBALANCING)
                desc->status |= IRQ_NO_BALANCING;
        
            if (!shared) {
                irq_chip_set_defaults(desc->chip);
        
        #if defined(CONFIG_IRQ_PER_CPU)
                if (new->flags & IRQF_PERCPU)
                    desc->status |= IRQ_PER_CPU;
        #endif
        
                /* Setup the type (level, edge polarity) if configured: */
                if (new->flags & IRQF_TRIGGER_MASK) {
                    if (desc->chip && desc->chip->set_type)
                        desc->chip->set_type(irq,
                                new->flags & IRQF_TRIGGER_MASK);
                    else
                        /*
                         * IRQF_TRIGGER_* but the PIC does not support
                         * multiple flow-types?
                         */
                        printk(KERN_WARNING "No IRQF_TRIGGER set_type "
                               "function for IRQ %d (%s)\n", irq,
                               desc->chip ? desc->chip->name :
                               "unknown");
                } else
                    compat_irq_chip_set_default_handler(desc);
        
                desc->status &= ~(IRQ_AUTODETECT | IRQ_WAITING |
                          IRQ_INPROGRESS);
        
                if (!(desc->status & IRQ_NOAUTOEN)) {
                    desc->depth = 0;
                    desc->status &= ~IRQ_DISABLED;
                    if (desc->chip->startup)
                        desc->chip->startup(irq);
                    else
                        desc->chip->enable(irq);
                } else
                    /* Undo nested disables: */
                    desc->depth = 1;
            }
            /* Reset broken irq detection when installing new handler */
            desc->irq_count = 0;
            desc->irqs_unhandled = 0;
            spin_unlock_irqrestore(&desc->lock, flags);
        
            new->irq = irq;
            register_irq_proc(irq);
            new->dir = NULL;
            register_handler_proc(irq, new);
        
            return 0;
        
        mismatch:
        #ifdef CONFIG_DEBUG_SHIRQ
            if (!(new->flags & IRQF_PROBE_SHARED)) {
                printk(KERN_ERR "IRQ handler type mismatch for IRQ %d\n", irq);
                if (old_name)
                    printk(KERN_ERR "current handler: %s\n", old_name);
                dump_stack();
            }
        #endif
            spin_unlock_irqrestore(&desc->lock, flags);
            return -EBUSY;
        }
        
        ```