--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml HouseAlarm.twx HouseAlarm.ncd -o HouseAlarm.twr
HouseAlarm.pcf -ucf constraints.ucf

Design file:              HouseAlarm.ncd
Physical constraint file: HouseAlarm.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1426 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.871ns.
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_delaytimer/count_18 (SLICE_X49Y82.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_7 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_7 to Inst_controller/Inst_delaytimer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.YQ      Tcko                  0.511   Inst_controller/Inst_delaytimer/count<6>
                                                       Inst_controller/Inst_delaytimer/count_7
    SLICE_X47Y79.F1      net (fanout=2)        1.206   Inst_controller/Inst_delaytimer/count<7>
    SLICE_X47Y79.COUT    Topcyf                1.011   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<0>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<0>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y82.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y82.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<18>
                                                       Inst_controller/Inst_delaytimer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (2.563ns logic, 2.308ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_21 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_21 to Inst_controller/Inst_delaytimer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.YQ      Tcko                  0.511   Inst_controller/Inst_delaytimer/count<20>
                                                       Inst_controller/Inst_delaytimer/count_21
    SLICE_X47Y81.F3      net (fanout=2)        1.087   Inst_controller/Inst_delaytimer/count<21>
    SLICE_X47Y81.COUT    Topcyf                1.011   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y82.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y82.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<18>
                                                       Inst_controller/Inst_delaytimer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (2.357ns logic, 2.189ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_4 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_4 to Inst_controller/Inst_delaytimer/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.514   Inst_controller/Inst_delaytimer/count<4>
                                                       Inst_controller/Inst_delaytimer/count_4
    SLICE_X47Y79.G1      net (fanout=2)        0.964   Inst_controller/Inst_delaytimer/count<4>
    SLICE_X47Y79.COUT    Topcyg                0.871   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y82.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y82.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<18>
                                                       Inst_controller/Inst_delaytimer/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (2.426ns logic, 2.066ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_delaytimer/count_19 (SLICE_X49Y82.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_7 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_7 to Inst_controller/Inst_delaytimer/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.YQ      Tcko                  0.511   Inst_controller/Inst_delaytimer/count<6>
                                                       Inst_controller/Inst_delaytimer/count_7
    SLICE_X47Y79.F1      net (fanout=2)        1.206   Inst_controller/Inst_delaytimer/count<7>
    SLICE_X47Y79.COUT    Topcyf                1.011   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<0>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<0>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y82.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y82.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<18>
                                                       Inst_controller/Inst_delaytimer/count_19
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (2.563ns logic, 2.308ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_21 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_21 to Inst_controller/Inst_delaytimer/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.YQ      Tcko                  0.511   Inst_controller/Inst_delaytimer/count<20>
                                                       Inst_controller/Inst_delaytimer/count_21
    SLICE_X47Y81.F3      net (fanout=2)        1.087   Inst_controller/Inst_delaytimer/count<21>
    SLICE_X47Y81.COUT    Topcyf                1.011   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y82.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y82.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<18>
                                                       Inst_controller/Inst_delaytimer/count_19
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (2.357ns logic, 2.189ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_4 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_4 to Inst_controller/Inst_delaytimer/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.514   Inst_controller/Inst_delaytimer/count<4>
                                                       Inst_controller/Inst_delaytimer/count_4
    SLICE_X47Y79.G1      net (fanout=2)        0.964   Inst_controller/Inst_delaytimer/count<4>
    SLICE_X47Y79.COUT    Topcyg                0.871   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y82.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y82.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<18>
                                                       Inst_controller/Inst_delaytimer/count_19
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (2.426ns logic, 2.066ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_delaytimer/count_20 (SLICE_X49Y83.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_7 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_7 to Inst_controller/Inst_delaytimer/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.YQ      Tcko                  0.511   Inst_controller/Inst_delaytimer/count<6>
                                                       Inst_controller/Inst_delaytimer/count_7
    SLICE_X47Y79.F1      net (fanout=2)        1.206   Inst_controller/Inst_delaytimer/count<7>
    SLICE_X47Y79.COUT    Topcyf                1.011   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<0>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<0>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y83.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y83.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<20>
                                                       Inst_controller/Inst_delaytimer/count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (2.563ns logic, 2.308ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_21 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_21 to Inst_controller/Inst_delaytimer/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y83.YQ      Tcko                  0.511   Inst_controller/Inst_delaytimer/count<20>
                                                       Inst_controller/Inst_delaytimer/count_21
    SLICE_X47Y81.F3      net (fanout=2)        1.087   Inst_controller/Inst_delaytimer/count<21>
    SLICE_X47Y81.COUT    Topcyf                1.011   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y83.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y83.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<20>
                                                       Inst_controller/Inst_delaytimer/count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (2.357ns logic, 2.189ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_delaytimer/count_4 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_delaytimer/count_4 to Inst_controller/Inst_delaytimer/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.514   Inst_controller/Inst_delaytimer/count<4>
                                                       Inst_controller/Inst_delaytimer/count_4
    SLICE_X47Y79.G1      net (fanout=2)        0.964   Inst_controller/Inst_delaytimer/count<4>
    SLICE_X47Y79.COUT    Topcyg                0.871   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_lut<1>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<1>
    SLICE_X47Y80.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<2>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<3>
    SLICE_X47Y81.COUT    Tbyp                  0.103   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<4>
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.CIN     net (fanout=1)        0.000   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<5>
    SLICE_X47Y82.XB      Tcinxb                0.352   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
                                                       Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000_wg_cy<6>
    SLICE_X49Y83.CE      net (fanout=15)       1.102   Inst_controller/Inst_delaytimer/endtimer_cmp_eq0000
    SLICE_X49Y83.CLK     Tceck                 0.483   Inst_controller/Inst_delaytimer/count<20>
                                                       Inst_controller/Inst_delaytimer/count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (2.426ns logic, 2.066ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DC/Q (SLICE_X53Y69.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DB/Q (FF)
  Destination:          Inst_controller/Inst_DC/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DB/Q to Inst_controller/Inst_DC/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y68.XQ      Tcko                  0.412   Inst_controller/Inst_DB/Q
                                                       Inst_controller/Inst_DB/Q
    SLICE_X53Y69.F2      net (fanout=6)        0.449   Inst_controller/Inst_DB/Q
    SLICE_X53Y69.CLK     Tckf        (-Th)    -0.448   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Dc27
                                                       Inst_controller/Inst_DC/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.860ns logic, 0.449ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DA/Q (SLICE_X51Y68.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DB/nQ (FF)
  Destination:          Inst_controller/Inst_DA/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.010 - 0.015)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DB/nQ to Inst_controller/Inst_DA/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y67.YQ      Tcko                  0.454   Inst_controller/Inst_DB/nQ
                                                       Inst_controller/Inst_DB/nQ
    SLICE_X51Y68.F1      net (fanout=4)        0.428   Inst_controller/Inst_DB/nQ
    SLICE_X51Y68.CLK     Tckf        (-Th)    -0.448   Inst_controller/Inst_DA/Q
                                                       Inst_controller/Da491
                                                       Inst_controller/Inst_DA/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.902ns logic, 0.428ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_delaytimer/count_4 (SLICE_X49Y75.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_delaytimer/count_4 (FF)
  Destination:          Inst_controller/Inst_delaytimer/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_delaytimer/count_4 to Inst_controller/Inst_delaytimer/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.411   Inst_controller/Inst_delaytimer/count<4>
                                                       Inst_controller/Inst_delaytimer/count_4
    SLICE_X49Y75.F4      net (fanout=2)        0.290   Inst_controller/Inst_delaytimer/count<4>
    SLICE_X49Y75.CLK     Tckf        (-Th)    -0.696   Inst_controller/Inst_delaytimer/count<4>
                                                       Inst_controller/Inst_delaytimer/count<4>_rt
                                                       Inst_controller/Inst_delaytimer/Mcount_count_xor<4>
                                                       Inst_controller/Inst_delaytimer/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_DB/Q/CLK
  Logical resource: Inst_controller/Inst_DB/Q/CK
  Location pin: SLICE_X52Y68.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_delaytimer/endtimer/CLK
  Logical resource: Inst_controller/Inst_delaytimer/endtimer/CK
  Location pin: SLICE_X48Y68.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_DA/nQ/CLK
  Logical resource: Inst_controller/Inst_DA/nQ/CK
  Location pin: SLICE_X50Y66.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.871|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1426 paths, 0 nets, and 167 connections

Design statistics:
   Minimum period:   4.871ns{1}   (Maximum frequency: 205.297MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  7 14:23:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 364 MB



