// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Wed Dec 28 15:15:47 2022
// Host        : finn_dev_yhp running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_odma0_0_sim_netlist.v
// Design      : top_odma0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* HW_HANDOFF = "StreamingDataflowPartition_2.hwdef" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_araddr,
    m_axi_gmem0_arburst,
    m_axi_gmem0_arcache,
    m_axi_gmem0_arlen,
    m_axi_gmem0_arlock,
    m_axi_gmem0_arprot,
    m_axi_gmem0_arqos,
    m_axi_gmem0_arready,
    m_axi_gmem0_arregion,
    m_axi_gmem0_arsize,
    m_axi_gmem0_arvalid,
    m_axi_gmem0_awaddr,
    m_axi_gmem0_awburst,
    m_axi_gmem0_awcache,
    m_axi_gmem0_awlen,
    m_axi_gmem0_awlock,
    m_axi_gmem0_awprot,
    m_axi_gmem0_awqos,
    m_axi_gmem0_awready,
    m_axi_gmem0_awregion,
    m_axi_gmem0_awsize,
    m_axi_gmem0_awvalid,
    m_axi_gmem0_bready,
    m_axi_gmem0_bresp,
    m_axi_gmem0_bvalid,
    m_axi_gmem0_rdata,
    m_axi_gmem0_rlast,
    m_axi_gmem0_rready,
    m_axi_gmem0_rresp,
    m_axi_gmem0_rvalid,
    m_axi_gmem0_wdata,
    m_axi_gmem0_wlast,
    m_axi_gmem0_wready,
    m_axi_gmem0_wstrb,
    m_axi_gmem0_wvalid,
    s_axi_control_0_araddr,
    s_axi_control_0_arready,
    s_axi_control_0_arvalid,
    s_axi_control_0_awaddr,
    s_axi_control_0_awready,
    s_axi_control_0_awvalid,
    s_axi_control_0_bready,
    s_axi_control_0_bresp,
    s_axi_control_0_bvalid,
    s_axi_control_0_rdata,
    s_axi_control_0_rready,
    s_axi_control_0_rresp,
    s_axi_control_0_rvalid,
    s_axi_control_0_wdata,
    s_axi_control_0_wready,
    s_axi_control_0_wstrb,
    s_axi_control_0_wvalid,
    s_axis_0_tdata,
    s_axis_0_tready,
    s_axis_0_tvalid);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.AP_CLK, ASSOCIATED_BUSIF s_axi_control_0:m_axi_gmem0:s_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.AP_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 64, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, DATA_WIDTH 64, FREQ_HZ 100000000.000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 1, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 16, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) output [63:0]m_axi_gmem0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [7:0]m_axi_gmem0_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [63:0]m_axi_gmem0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [7:0]m_axi_gmem0_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [1:0]m_axi_gmem0_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [3:0]m_axi_gmem0_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [2:0]m_axi_gmem0_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [1:0]m_axi_gmem0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [63:0]m_axi_gmem0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input [1:0]m_axi_gmem0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [63:0]m_axi_gmem0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) input m_axi_gmem0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output [7:0]m_axi_gmem0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 " *) output m_axi_gmem0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_0, ADDR_WIDTH 16, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, DATA_WIDTH 32, FREQ_HZ 100000000.000000, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 0, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0" *) input [5:0]s_axi_control_0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARREADY" *) output s_axi_control_0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARVALID" *) input s_axi_control_0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWADDR" *) input [5:0]s_axi_control_0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWREADY" *) output s_axi_control_0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWVALID" *) input s_axi_control_0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BREADY" *) input s_axi_control_0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BRESP" *) output [1:0]s_axi_control_0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BVALID" *) output s_axi_control_0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RDATA" *) output [31:0]s_axi_control_0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RREADY" *) input s_axi_control_0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RRESP" *) output [1:0]s_axi_control_0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RVALID" *) output s_axi_control_0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WDATA" *) input [31:0]s_axi_control_0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WREADY" *) output s_axi_control_0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WSTRB" *) input [3:0]s_axi_control_0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WVALID" *) input s_axi_control_0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 " *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, FREQ_HZ 100000000.000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0" *) input [7:0]s_axis_0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 " *) output s_axis_0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 " *) input s_axis_0_tvalid;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:3]\^m_axi_gmem0_awaddr ;
  wire [3:0]\^m_axi_gmem0_awlen ;
  wire m_axi_gmem0_awready;
  wire m_axi_gmem0_awvalid;
  wire m_axi_gmem0_bready;
  wire m_axi_gmem0_bvalid;
  wire m_axi_gmem0_rready;
  wire m_axi_gmem0_rvalid;
  wire [63:0]m_axi_gmem0_wdata;
  wire m_axi_gmem0_wlast;
  wire m_axi_gmem0_wready;
  wire [7:0]m_axi_gmem0_wstrb;
  wire m_axi_gmem0_wvalid;
  wire [5:0]s_axi_control_0_araddr;
  wire s_axi_control_0_arready;
  wire s_axi_control_0_arvalid;
  wire [5:0]s_axi_control_0_awaddr;
  wire s_axi_control_0_awready;
  wire s_axi_control_0_awvalid;
  wire s_axi_control_0_bready;
  wire s_axi_control_0_bvalid;
  wire [31:0]s_axi_control_0_rdata;
  wire s_axi_control_0_rready;
  wire s_axi_control_0_rvalid;
  wire [31:0]s_axi_control_0_wdata;
  wire s_axi_control_0_wready;
  wire [3:0]s_axi_control_0_wstrb;
  wire s_axi_control_0_wvalid;
  wire [7:0]s_axis_0_tdata;
  wire s_axis_0_tready;
  wire s_axis_0_tvalid;
  wire NLW_StreamingDataflowPartition_2_IODMA_0_interrupt_UNCONNECTED;
  wire NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARVALID_UNCONNECTED;
  wire [63:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [7:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [7:4]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem0_araddr[63] = \<const0> ;
  assign m_axi_gmem0_araddr[62] = \<const0> ;
  assign m_axi_gmem0_araddr[61] = \<const0> ;
  assign m_axi_gmem0_araddr[60] = \<const0> ;
  assign m_axi_gmem0_araddr[59] = \<const0> ;
  assign m_axi_gmem0_araddr[58] = \<const0> ;
  assign m_axi_gmem0_araddr[57] = \<const0> ;
  assign m_axi_gmem0_araddr[56] = \<const0> ;
  assign m_axi_gmem0_araddr[55] = \<const0> ;
  assign m_axi_gmem0_araddr[54] = \<const0> ;
  assign m_axi_gmem0_araddr[53] = \<const0> ;
  assign m_axi_gmem0_araddr[52] = \<const0> ;
  assign m_axi_gmem0_araddr[51] = \<const0> ;
  assign m_axi_gmem0_araddr[50] = \<const0> ;
  assign m_axi_gmem0_araddr[49] = \<const0> ;
  assign m_axi_gmem0_araddr[48] = \<const0> ;
  assign m_axi_gmem0_araddr[47] = \<const0> ;
  assign m_axi_gmem0_araddr[46] = \<const0> ;
  assign m_axi_gmem0_araddr[45] = \<const0> ;
  assign m_axi_gmem0_araddr[44] = \<const0> ;
  assign m_axi_gmem0_araddr[43] = \<const0> ;
  assign m_axi_gmem0_araddr[42] = \<const0> ;
  assign m_axi_gmem0_araddr[41] = \<const0> ;
  assign m_axi_gmem0_araddr[40] = \<const0> ;
  assign m_axi_gmem0_araddr[39] = \<const0> ;
  assign m_axi_gmem0_araddr[38] = \<const0> ;
  assign m_axi_gmem0_araddr[37] = \<const0> ;
  assign m_axi_gmem0_araddr[36] = \<const0> ;
  assign m_axi_gmem0_araddr[35] = \<const0> ;
  assign m_axi_gmem0_araddr[34] = \<const0> ;
  assign m_axi_gmem0_araddr[33] = \<const0> ;
  assign m_axi_gmem0_araddr[32] = \<const0> ;
  assign m_axi_gmem0_araddr[31] = \<const0> ;
  assign m_axi_gmem0_araddr[30] = \<const0> ;
  assign m_axi_gmem0_araddr[29] = \<const0> ;
  assign m_axi_gmem0_araddr[28] = \<const0> ;
  assign m_axi_gmem0_araddr[27] = \<const0> ;
  assign m_axi_gmem0_araddr[26] = \<const0> ;
  assign m_axi_gmem0_araddr[25] = \<const0> ;
  assign m_axi_gmem0_araddr[24] = \<const0> ;
  assign m_axi_gmem0_araddr[23] = \<const0> ;
  assign m_axi_gmem0_araddr[22] = \<const0> ;
  assign m_axi_gmem0_araddr[21] = \<const0> ;
  assign m_axi_gmem0_araddr[20] = \<const0> ;
  assign m_axi_gmem0_araddr[19] = \<const0> ;
  assign m_axi_gmem0_araddr[18] = \<const0> ;
  assign m_axi_gmem0_araddr[17] = \<const0> ;
  assign m_axi_gmem0_araddr[16] = \<const0> ;
  assign m_axi_gmem0_araddr[15] = \<const0> ;
  assign m_axi_gmem0_araddr[14] = \<const0> ;
  assign m_axi_gmem0_araddr[13] = \<const0> ;
  assign m_axi_gmem0_araddr[12] = \<const0> ;
  assign m_axi_gmem0_araddr[11] = \<const0> ;
  assign m_axi_gmem0_araddr[10] = \<const0> ;
  assign m_axi_gmem0_araddr[9] = \<const0> ;
  assign m_axi_gmem0_araddr[8] = \<const0> ;
  assign m_axi_gmem0_araddr[7] = \<const0> ;
  assign m_axi_gmem0_araddr[6] = \<const0> ;
  assign m_axi_gmem0_araddr[5] = \<const0> ;
  assign m_axi_gmem0_araddr[4] = \<const0> ;
  assign m_axi_gmem0_araddr[3] = \<const0> ;
  assign m_axi_gmem0_araddr[2] = \<const0> ;
  assign m_axi_gmem0_araddr[1] = \<const0> ;
  assign m_axi_gmem0_araddr[0] = \<const0> ;
  assign m_axi_gmem0_arburst[1] = \<const0> ;
  assign m_axi_gmem0_arburst[0] = \<const0> ;
  assign m_axi_gmem0_arcache[3] = \<const0> ;
  assign m_axi_gmem0_arcache[2] = \<const0> ;
  assign m_axi_gmem0_arcache[1] = \<const0> ;
  assign m_axi_gmem0_arcache[0] = \<const0> ;
  assign m_axi_gmem0_arlen[7] = \<const0> ;
  assign m_axi_gmem0_arlen[6] = \<const0> ;
  assign m_axi_gmem0_arlen[5] = \<const0> ;
  assign m_axi_gmem0_arlen[4] = \<const0> ;
  assign m_axi_gmem0_arlen[3] = \<const0> ;
  assign m_axi_gmem0_arlen[2] = \<const0> ;
  assign m_axi_gmem0_arlen[1] = \<const0> ;
  assign m_axi_gmem0_arlen[0] = \<const0> ;
  assign m_axi_gmem0_arlock[1] = \<const0> ;
  assign m_axi_gmem0_arlock[0] = \<const0> ;
  assign m_axi_gmem0_arprot[2] = \<const0> ;
  assign m_axi_gmem0_arprot[1] = \<const0> ;
  assign m_axi_gmem0_arprot[0] = \<const0> ;
  assign m_axi_gmem0_arqos[3] = \<const0> ;
  assign m_axi_gmem0_arqos[2] = \<const0> ;
  assign m_axi_gmem0_arqos[1] = \<const0> ;
  assign m_axi_gmem0_arqos[0] = \<const0> ;
  assign m_axi_gmem0_arregion[3] = \<const0> ;
  assign m_axi_gmem0_arregion[2] = \<const0> ;
  assign m_axi_gmem0_arregion[1] = \<const0> ;
  assign m_axi_gmem0_arregion[0] = \<const0> ;
  assign m_axi_gmem0_arsize[2] = \<const0> ;
  assign m_axi_gmem0_arsize[1] = \<const0> ;
  assign m_axi_gmem0_arsize[0] = \<const0> ;
  assign m_axi_gmem0_arvalid = \<const0> ;
  assign m_axi_gmem0_awaddr[63:3] = \^m_axi_gmem0_awaddr [63:3];
  assign m_axi_gmem0_awaddr[2] = \<const0> ;
  assign m_axi_gmem0_awaddr[1] = \<const0> ;
  assign m_axi_gmem0_awaddr[0] = \<const0> ;
  assign m_axi_gmem0_awburst[1] = \<const0> ;
  assign m_axi_gmem0_awburst[0] = \<const0> ;
  assign m_axi_gmem0_awcache[3] = \<const0> ;
  assign m_axi_gmem0_awcache[2] = \<const0> ;
  assign m_axi_gmem0_awcache[1] = \<const0> ;
  assign m_axi_gmem0_awcache[0] = \<const0> ;
  assign m_axi_gmem0_awlen[7] = \<const0> ;
  assign m_axi_gmem0_awlen[6] = \<const0> ;
  assign m_axi_gmem0_awlen[5] = \<const0> ;
  assign m_axi_gmem0_awlen[4] = \<const0> ;
  assign m_axi_gmem0_awlen[3:0] = \^m_axi_gmem0_awlen [3:0];
  assign m_axi_gmem0_awlock[1] = \<const0> ;
  assign m_axi_gmem0_awlock[0] = \<const0> ;
  assign m_axi_gmem0_awprot[2] = \<const0> ;
  assign m_axi_gmem0_awprot[1] = \<const0> ;
  assign m_axi_gmem0_awprot[0] = \<const0> ;
  assign m_axi_gmem0_awqos[3] = \<const0> ;
  assign m_axi_gmem0_awqos[2] = \<const0> ;
  assign m_axi_gmem0_awqos[1] = \<const0> ;
  assign m_axi_gmem0_awqos[0] = \<const0> ;
  assign m_axi_gmem0_awregion[3] = \<const0> ;
  assign m_axi_gmem0_awregion[2] = \<const0> ;
  assign m_axi_gmem0_awregion[1] = \<const0> ;
  assign m_axi_gmem0_awregion[0] = \<const0> ;
  assign m_axi_gmem0_awsize[2] = \<const0> ;
  assign m_axi_gmem0_awsize[1] = \<const0> ;
  assign m_axi_gmem0_awsize[0] = \<const0> ;
  assign s_axi_control_0_bresp[1] = \<const0> ;
  assign s_axi_control_0_bresp[0] = \<const0> ;
  assign s_axi_control_0_rresp[1] = \<const0> ;
  assign s_axi_control_0_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CHECK_LICENSE_TYPE = "StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0,StreamingDataflowPartition_2_IODMA_0,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IP_DEFINITION_SOURCE = "HLS" *) 
  (* X_CORE_INFO = "StreamingDataflowPartition_2_IODMA_0,Vivado 2022.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0 StreamingDataflowPartition_2_IODMA_0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA(s_axis_0_tdata),
        .in0_V_TREADY(s_axis_0_tready),
        .in0_V_TVALID(s_axis_0_tvalid),
        .interrupt(NLW_StreamingDataflowPartition_2_IODMA_0_interrupt_UNCONNECTED),
        .m_axi_gmem_ARADDR(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_ARBURST(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARLEN(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_ARLOCK(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(1'b0),
        .m_axi_gmem_ARREGION(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARVALID(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_ARVALID_UNCONNECTED),
        .m_axi_gmem_AWADDR({\^m_axi_gmem0_awaddr ,NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWADDR_UNCONNECTED[2:0]}),
        .m_axi_gmem_AWBURST(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWLEN({NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem0_awlen }),
        .m_axi_gmem_AWLOCK(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem0_awready),
        .m_axi_gmem_AWREGION(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_StreamingDataflowPartition_2_IODMA_0_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWVALID(m_axi_gmem0_awvalid),
        .m_axi_gmem_BREADY(m_axi_gmem0_bready),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BVALID(m_axi_gmem0_bvalid),
        .m_axi_gmem_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem_RLAST(1'b0),
        .m_axi_gmem_RREADY(m_axi_gmem0_rready),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RVALID(m_axi_gmem0_rvalid),
        .m_axi_gmem_WDATA(m_axi_gmem0_wdata),
        .m_axi_gmem_WLAST(m_axi_gmem0_wlast),
        .m_axi_gmem_WREADY(m_axi_gmem0_wready),
        .m_axi_gmem_WSTRB(m_axi_gmem0_wstrb),
        .m_axi_gmem_WVALID(m_axi_gmem0_wvalid),
        .s_axi_control_ARADDR(s_axi_control_0_araddr),
        .s_axi_control_ARREADY(s_axi_control_0_arready),
        .s_axi_control_ARVALID(s_axi_control_0_arvalid),
        .s_axi_control_AWADDR(s_axi_control_0_awaddr),
        .s_axi_control_AWREADY(s_axi_control_0_awready),
        .s_axi_control_AWVALID(s_axi_control_0_awvalid),
        .s_axi_control_BREADY(s_axi_control_0_bready),
        .s_axi_control_BRESP(NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_0_bvalid),
        .s_axi_control_RDATA(s_axi_control_0_rdata),
        .s_axi_control_RREADY(s_axi_control_0_rready),
        .s_axi_control_RRESP(NLW_StreamingDataflowPartition_2_IODMA_0_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_0_rvalid),
        .s_axi_control_WDATA(s_axi_control_0_wdata),
        .s_axi_control_WREADY(s_axi_control_0_wready),
        .s_axi_control_WSTRB(s_axi_control_0_wstrb),
        .s_axi_control_WVALID(s_axi_control_0_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0
   (\FSM_onehot_rstate_reg[1] ,
    m_axi_gmem_AWVALID,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    s_axi_control_RVALID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    m_axi_gmem_WVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    s_axi_control_RDATA,
    in0_V_TREADY,
    ap_rst_n,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    m_axi_gmem_AWREADY,
    ap_clk,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    in0_V_TDATA,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    in0_V_TVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID);
  output \FSM_onehot_rstate_reg[1] ;
  output m_axi_gmem_AWVALID;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output s_axi_control_RVALID;
  output [3:0]m_axi_gmem_AWLEN;
  output [60:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_WLAST;
  output [7:0]m_axi_gmem_WSTRB;
  output [63:0]m_axi_gmem_WDATA;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output [31:0]s_axi_control_RDATA;
  output in0_V_TREADY;
  input ap_rst_n;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input m_axi_gmem_AWREADY;
  input ap_clk;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]in0_V_TDATA;
  input s_axi_control_RREADY;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input in0_V_TVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire RREADY_Dummy;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_ready;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_start;
  wire [60:0]Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_AWADDR;
  wire [9:9]Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_AWLEN;
  wire [63:0]Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_WDATA;
  wire Stream2Mem_Batch_64u_4096u_U0_n_11;
  wire Stream2Mem_Batch_64u_4096u_U0_n_7;
  wire Stream2Mem_Batch_64u_4096u_U0_numReps_read;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_3;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_6;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_65;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_66;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_67;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_68;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_69;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_70;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_71;
  wire StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_72;
  wire WLAST_Dummy_i_1_n_2;
  wire WVALID_Dummy;
  wire WVALID_Dummy_i_1_n_2;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2;
  wire [1:0]\bus_read/rs_rdata/state__0 ;
  wire \bus_write/AWREADY_Dummy ;
  wire \bus_write/WREADY_Dummy ;
  wire \bus_write/burst_valid ;
  wire \bus_write/could_multi_bursts.last_loop__8 ;
  wire \bus_write/could_multi_bursts.next_loop ;
  wire \bus_write/fifo_burst_ready ;
  wire \bus_write/fifo_resp_ready ;
  wire \bus_write/last_resp ;
  wire \bus_write/need_wrsp ;
  wire \bus_write/next_burst ;
  wire \bus_write/next_wreq ;
  wire \bus_write/resp_ready__1 ;
  wire \bus_write/resp_valid ;
  wire [1:0]\bus_write/rs_resp/state__0 ;
  wire [1:0]\bus_write/rs_wreq/state__0 ;
  wire \bus_write/wreq_throttle/data_en__3 ;
  wire \bus_write/wreq_throttle/fifo_valid ;
  wire \bus_write/wreq_throttle/req_en__0 ;
  wire \bus_write/wreq_throttle/req_fifo_valid ;
  wire \bus_write/wreq_throttle/rs_req_ready ;
  wire control_s_axi_U_n_104;
  wire control_s_axi_U_n_105;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_8;
  wire \could_multi_bursts.AWVALID_Dummy_i_1_n_2 ;
  wire \could_multi_bursts.sect_handling_i_1_n_2 ;
  wire dout_vld_i_1__0_n_2;
  wire dout_vld_i_1__1_n_2;
  wire dout_vld_i_1__2_n_2;
  wire dout_vld_i_1__3_n_2;
  wire dout_vld_i_1__4_n_2;
  wire dout_vld_i_1__5_n_2;
  wire dout_vld_i_1__6_n_2;
  wire dout_vld_i_1__7_n_2;
  wire dout_vld_i_1_n_2;
  wire dwc2dma_U_n_4;
  wire dwc2dma_U_n_5;
  wire dwc2dma_empty_n;
  wire dwc2dma_full_n;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire gmem_m_axi_U_n_17;
  wire gmem_m_axi_U_n_27;
  wire gmem_m_axi_U_n_31;
  wire gmem_m_axi_U_n_32;
  wire gmem_m_axi_U_n_33;
  wire gmem_m_axi_U_n_34;
  wire gmem_m_axi_U_n_35;
  wire gmem_m_axi_U_n_38;
  wire gmem_m_axi_U_n_43;
  wire gmem_m_axi_U_n_44;
  wire gmem_m_axi_U_n_45;
  wire gmem_m_axi_U_n_46;
  wire gmem_m_axi_U_n_47;
  wire gmem_m_axi_U_n_52;
  wire gmem_m_axi_U_n_53;
  wire gmem_m_axi_U_n_56;
  wire icmp_ln187_fu_123_p2;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire [60:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID12_out;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [31:0]numReps;
  wire numReps_c_U_n_10;
  wire numReps_c_U_n_11;
  wire numReps_c_U_n_12;
  wire numReps_c_U_n_13;
  wire numReps_c_U_n_14;
  wire numReps_c_U_n_15;
  wire numReps_c_U_n_16;
  wire numReps_c_U_n_17;
  wire numReps_c_U_n_18;
  wire numReps_c_U_n_19;
  wire numReps_c_U_n_20;
  wire numReps_c_U_n_21;
  wire numReps_c_U_n_22;
  wire numReps_c_U_n_23;
  wire numReps_c_U_n_24;
  wire numReps_c_U_n_25;
  wire numReps_c_U_n_26;
  wire numReps_c_U_n_27;
  wire numReps_c_U_n_28;
  wire numReps_c_U_n_29;
  wire numReps_c_U_n_30;
  wire numReps_c_U_n_31;
  wire numReps_c_U_n_32;
  wire numReps_c_U_n_33;
  wire numReps_c_U_n_34;
  wire numReps_c_U_n_35;
  wire numReps_c_U_n_36;
  wire numReps_c_U_n_5;
  wire numReps_c_U_n_6;
  wire numReps_c_U_n_7;
  wire numReps_c_U_n_8;
  wire numReps_c_U_n_9;
  wire numReps_c_empty_n;
  wire numReps_c_full_n;
  wire [63:3]out_r;
  wire out_r_c_U_n_4;
  wire [63:3]out_r_c_dout;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire [63:0]q;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire s_ready_t_i_1__0__0_n_2;
  wire s_ready_t_i_1__0_n_2;
  wire s_ready_t_i_1__1_n_2;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire shiftReg_ce;
  wire start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  wire start_once_reg;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;
  wire \store_unit/ursp_ready ;
  wire [13:9]\store_unit/wreq_len ;
  wire \store_unit/wreq_valid ;
  wire \store_unit/wrsp_ready ;
  wire \store_unit/wrsp_type ;
  wire \store_unit/wrsp_valid ;
  wire tmp_valid_i_1_n_2;
  wire [55:0]trunc_ln_fu_163_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_64u_4096u_s Stream2Mem_Batch_64u_4096u_U0
       (.CO(icmp_ln187_fu_123_p2),
        .D({numReps_c_U_n_9,numReps_c_U_n_10,numReps_c_U_n_11,numReps_c_U_n_12,numReps_c_U_n_13,numReps_c_U_n_14,numReps_c_U_n_15,numReps_c_U_n_16,numReps_c_U_n_17,numReps_c_U_n_18,numReps_c_U_n_19,numReps_c_U_n_20,numReps_c_U_n_21,numReps_c_U_n_22,numReps_c_U_n_23,numReps_c_U_n_24,numReps_c_U_n_25,numReps_c_U_n_26,numReps_c_U_n_27,numReps_c_U_n_28,numReps_c_U_n_29,numReps_c_U_n_30,numReps_c_U_n_31,numReps_c_U_n_32,numReps_c_U_n_33,numReps_c_U_n_34,numReps_c_U_n_35,numReps_c_U_n_36}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_64u_4096u_U0_ap_ready(Stream2Mem_Batch_64u_4096u_U0_ap_ready),
        .Stream2Mem_Batch_64u_4096u_U0_ap_start(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .Stream2Mem_Batch_64u_4096u_U0_numReps_read(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .\ap_CS_iter1_fsm_reg[1] (dwc2dma_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_WDATA),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .\icmp_ln153_reg_122_reg[0] (Stream2Mem_Batch_64u_4096u_U0_n_7),
        .\icmp_ln153_reg_122_reg[0]_0 (Stream2Mem_Batch_64u_4096u_U0_n_11),
        .in({ap_NS_fsm18_out,Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_AWLEN,Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_AWADDR}),
        .m_axi_gmem_AWVALID12_out(m_axi_gmem_AWVALID12_out),
        .numReps_c_empty_n(numReps_c_empty_n),
        .\numReps_read_reg_206_reg[0]_0 (numReps_c_U_n_5),
        .\numReps_read_reg_206_reg[1]_0 (numReps_c_U_n_6),
        .\numReps_read_reg_206_reg[2]_0 (numReps_c_U_n_7),
        .\numReps_read_reg_206_reg[3]_0 (numReps_c_U_n_8),
        .out(out_r_c_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .push(\store_unit/buff_wdata/push ),
        .push_0(\store_unit/fifo_wreq/push ),
        .\tmp_reg_131_reg[63] (q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_64u_4096u_s StreamingDataWidthConverter_Batch_8u_64u_4096u_U0
       (.\B_V_data_1_state_reg[1] (in0_V_TREADY),
        .D({trunc_ln_fu_163_p3,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_65,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_66,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_67,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_68,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_69,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_70,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_71,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_72}),
        .E(shiftReg_ce),
        .Q(StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_6),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .dwc2dma_full_n(dwc2dma_full_n),
        .in0_V_TDATA(in0_V_TDATA),
        .in0_V_TVALID(in0_V_TVALID),
        .mOutPtr0__1(mOutPtr0__1),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_3),
        .\mOutPtr_reg[0]_0 (dwc2dma_U_n_4),
        .\mOutPtr_reg[0]_1 (Stream2Mem_Batch_64u_4096u_U0_n_11),
        .numReps_c_full_n(numReps_c_full_n),
        .\totalIters_reg_78_reg[31]_0 (numReps[19:0]));
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(\bus_write/next_burst ),
        .I1(gmem_m_axi_U_n_31),
        .I2(\bus_write/WREADY_Dummy ),
        .I3(gmem_m_axi_U_n_35),
        .O(WLAST_Dummy_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(WVALID_Dummy),
        .I1(\bus_write/burst_valid ),
        .I2(gmem_m_axi_U_n_31),
        .I3(\bus_write/WREADY_Dummy ),
        .O(WVALID_Dummy_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_105),
        .Q(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_104),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_control_s_axi control_s_axi_U
       (.CO(icmp_ln187_fu_123_p2),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_64u_4096u_U0_ap_start(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_105),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_reg(control_s_axi_U_n_8),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_5),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(control_s_axi_U_n_7),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_1(control_s_axi_U_n_104),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_2(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2),
        .in(out_r),
        .int_ap_idle_reg_0(StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_6),
        .\int_numReps_reg[31]_0 (numReps),
        .numReps_c_full_n(numReps_c_full_n),
        .out_r_c_full_n(out_r_c_full_n),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_Stream2Mem_Batch_64u_4096u_U0_full_n(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(gmem_m_axi_U_n_32),
        .I1(gmem_m_axi_U_n_34),
        .I2(\bus_write/fifo_resp_ready ),
        .I3(\bus_write/fifo_burst_ready ),
        .I4(\bus_write/AWREADY_Dummy ),
        .O(\could_multi_bursts.AWVALID_Dummy_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(gmem_m_axi_U_n_34),
        .I1(\bus_write/could_multi_bursts.last_loop__8 ),
        .I2(\bus_write/could_multi_bursts.next_loop ),
        .I3(gmem_m_axi_U_n_33),
        .O(\could_multi_bursts.sect_handling_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(gmem_m_axi_U_n_44),
        .I1(AWREADY_Dummy),
        .I2(AWVALID_Dummy),
        .I3(\store_unit/wreq_valid ),
        .I4(\store_unit/wrsp_ready ),
        .O(dout_vld_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(gmem_m_axi_U_n_38),
        .I1(WVALID_Dummy),
        .I2(\bus_write/WREADY_Dummy ),
        .I3(gmem_m_axi_U_n_31),
        .I4(\bus_write/burst_valid ),
        .O(dout_vld_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(gmem_m_axi_U_n_45),
        .I1(\bus_write/last_resp ),
        .I2(\bus_write/resp_valid ),
        .I3(\store_unit/wrsp_type ),
        .I4(\store_unit/wrsp_valid ),
        .I5(\store_unit/ursp_ready ),
        .O(dout_vld_i_1__1_n_2));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__2
       (.I0(gmem_m_axi_U_n_47),
        .I1(gmem_BVALID),
        .I2(ap_CS_fsm_state10),
        .O(dout_vld_i_1__2_n_2));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__3
       (.I0(gmem_m_axi_U_n_46),
        .I1(\bus_write/burst_valid ),
        .I2(\bus_write/next_burst ),
        .O(dout_vld_i_1__3_n_2));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__4
       (.I0(gmem_m_axi_U_n_53),
        .I1(\bus_write/wreq_throttle/req_fifo_valid ),
        .I2(\bus_write/wreq_throttle/rs_req_ready ),
        .I3(\bus_write/wreq_throttle/req_en__0 ),
        .O(dout_vld_i_1__4_n_2));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__5
       (.I0(gmem_m_axi_U_n_56),
        .I1(\bus_write/wreq_throttle/fifo_valid ),
        .I2(\bus_write/wreq_throttle/data_en__3 ),
        .I3(gmem_m_axi_U_n_27),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__5_n_2));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__6
       (.I0(gmem_m_axi_U_n_52),
        .I1(\bus_write/need_wrsp ),
        .I2(\bus_write/resp_valid ),
        .I3(\bus_write/last_resp ),
        .I4(\store_unit/ursp_ready ),
        .I5(\store_unit/wrsp_type ),
        .O(dout_vld_i_1__6_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__7
       (.I0(gmem_m_axi_U_n_43),
        .I1(gmem_m_axi_U_n_17),
        .O(dout_vld_i_1__7_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d2_S dwc2dma_U
       (.D({trunc_ln_fu_163_p3,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_65,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_66,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_67,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_68,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_69,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_70,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_71,StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_72}),
        .E(shiftReg_ce),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[1][63] (q),
        .\ap_CS_iter1_fsm_reg[1] (Stream2Mem_Batch_64u_4096u_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .dwc2dma_full_n(dwc2dma_full_n),
        .internal_empty_n_reg_0(dwc2dma_U_n_5),
        .mOutPtr0__1(mOutPtr0__1),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (dwc2dma_U_n_4),
        .\mOutPtr_reg[0]_1 (StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_entry_proc entry_proc_U0
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(out_r_c_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi gmem_m_axi_U
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWREADY_Dummy_0(\bus_write/AWREADY_Dummy ),
        .AWVALID_Dummy(AWVALID_Dummy),
        .\FSM_sequential_state_reg[1] (\bus_write/rs_wreq/state__0 ),
        .\FSM_sequential_state_reg[1]_0 (\bus_write/rs_resp/state__0 ),
        .\FSM_sequential_state_reg[1]_1 (\bus_read/rs_rdata/state__0 ),
        .Q({\store_unit/wreq_len [13],\store_unit/wreq_len [9]}),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .WLAST_Dummy_reg(gmem_m_axi_U_n_35),
        .WLAST_Dummy_reg_0(WLAST_Dummy_i_1_n_2),
        .WREADY_Dummy(\bus_write/WREADY_Dummy ),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(gmem_m_axi_U_n_31),
        .WVALID_Dummy_reg_0(WVALID_Dummy_i_1_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(\bus_write/burst_valid ),
        .\could_multi_bursts.AWVALID_Dummy_reg (gmem_m_axi_U_n_32),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_i_1_n_2 ),
        .\could_multi_bursts.last_loop__8 (\bus_write/could_multi_bursts.last_loop__8 ),
        .\could_multi_bursts.next_loop (\bus_write/could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (gmem_m_axi_U_n_34),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_i_1_n_2 ),
        .data_en__3(\bus_write/wreq_throttle/data_en__3 ),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .din(Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_WDATA),
        .\dout_reg[72] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .dout_vld_reg(gmem_m_axi_U_n_17),
        .dout_vld_reg_0(dout_vld_i_1_n_2),
        .dout_vld_reg_1(dout_vld_i_1__0_n_2),
        .dout_vld_reg_2(dout_vld_i_1__1_n_2),
        .dout_vld_reg_3(dout_vld_i_1__2_n_2),
        .dout_vld_reg_4(dout_vld_i_1__7_n_2),
        .dout_vld_reg_5(dout_vld_i_1__3_n_2),
        .dout_vld_reg_6(dout_vld_i_1__4_n_2),
        .dout_vld_reg_7(dout_vld_i_1__5_n_2),
        .dout_vld_reg_8(dout_vld_i_1__6_n_2),
        .empty_n_reg(gmem_m_axi_U_n_38),
        .empty_n_reg_0(gmem_m_axi_U_n_43),
        .empty_n_reg_1(gmem_m_axi_U_n_44),
        .empty_n_reg_2(gmem_m_axi_U_n_45),
        .empty_n_reg_3(gmem_m_axi_U_n_46),
        .empty_n_reg_4(gmem_m_axi_U_n_47),
        .empty_n_reg_5(gmem_m_axi_U_n_52),
        .empty_n_reg_6(gmem_m_axi_U_n_53),
        .empty_n_reg_7(gmem_m_axi_U_n_56),
        .fifo_burst_ready(\bus_write/fifo_burst_ready ),
        .fifo_resp_ready(\bus_write/fifo_resp_ready ),
        .fifo_valid(\bus_write/wreq_throttle/fifo_valid ),
        .flying_req_reg(gmem_m_axi_U_n_27),
        .gmem_AWREADY(gmem_AWREADY),
        .gmem_BVALID(gmem_BVALID),
        .gmem_WREADY(gmem_WREADY),
        .in({ap_NS_fsm18_out,Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_AWLEN,Stream2Mem_Batch_64u_4096u_U0_m_axi_gmem_AWADDR}),
        .last_resp(\bus_write/last_resp ),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state10,ap_CS_fsm_state3}),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_AWVALID12_out(m_axi_gmem_AWVALID12_out),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(\bus_write/need_wrsp ),
        .next_burst(\bus_write/next_burst ),
        .next_wreq(\bus_write/next_wreq ),
        .push(\store_unit/buff_wdata/push ),
        .push_1(\store_unit/fifo_wreq/push ),
        .req_en__0(\bus_write/wreq_throttle/req_en__0 ),
        .req_fifo_valid(\bus_write/wreq_throttle/req_fifo_valid ),
        .resp_ready__1(\bus_write/resp_ready__1 ),
        .rs_req_ready(\bus_write/wreq_throttle/rs_req_ready ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .s_ready_t_reg_1(s_ready_t_i_1__0_n_2),
        .s_ready_t_reg_2(s_ready_t_i_1__0__0_n_2),
        .s_ready_t_reg_3(s_ready_t_i_1__1_n_2),
        .\state_reg[0] (\bus_write/resp_valid ),
        .tmp_valid_reg(tmp_valid_i_1_n_2),
        .ursp_ready(\store_unit/ursp_ready ),
        .wreq_handling_reg(gmem_m_axi_U_n_33),
        .wreq_valid(\store_unit/wreq_valid ),
        .wrsp_ready(\store_unit/wrsp_ready ),
        .wrsp_type(\store_unit/wrsp_type ),
        .wrsp_valid(\store_unit/wrsp_valid ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S numReps_c_U
       (.D({numReps_c_U_n_9,numReps_c_U_n_10,numReps_c_U_n_11,numReps_c_U_n_12,numReps_c_U_n_13,numReps_c_U_n_14,numReps_c_U_n_15,numReps_c_U_n_16,numReps_c_U_n_17,numReps_c_U_n_18,numReps_c_U_n_19,numReps_c_U_n_20,numReps_c_U_n_21,numReps_c_U_n_22,numReps_c_U_n_23,numReps_c_U_n_24,numReps_c_U_n_25,numReps_c_U_n_26,numReps_c_U_n_27,numReps_c_U_n_28,numReps_c_U_n_29,numReps_c_U_n_30,numReps_c_U_n_31,numReps_c_U_n_32,numReps_c_U_n_33,numReps_c_U_n_34,numReps_c_U_n_35,numReps_c_U_n_36}),
        .Q(StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_n_6),
        .SR(ap_rst_n_inv),
        .\SRL_SIG_reg[0][31] (numReps),
        .\SRL_SIG_reg[1][0] (numReps_c_U_n_5),
        .\SRL_SIG_reg[1][1] (numReps_c_U_n_6),
        .\SRL_SIG_reg[1][2] (numReps_c_U_n_7),
        .\SRL_SIG_reg[1][3] (numReps_c_U_n_8),
        .Stream2Mem_Batch_64u_4096u_U0_ap_start(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .Stream2Mem_Batch_64u_4096u_U0_numReps_read(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state1),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_8),
        .numReps_c_empty_n(numReps_c_empty_n),
        .numReps_c_full_n(numReps_c_full_n),
        .out_r_c_empty_n(out_r_c_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S out_r_c_U
       (.Q(ap_CS_fsm_state1),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_64u_4096u_U0_ap_start(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .Stream2Mem_Batch_64u_4096u_U0_numReps_read(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .in(out_r),
        .internal_full_n_reg_0(out_r_c_U_n_4),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_7),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_5),
        .numReps_c_empty_n(numReps_c_empty_n),
        .out(out_r_c_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .out_r_c_full_n(out_r_c_full_n),
        .start_for_Stream2Mem_Batch_64u_4096u_U0_full_n(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2));
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(AWREADY_Dummy),
        .I1(AWVALID_Dummy),
        .I2(\bus_write/next_wreq ),
        .I3(\bus_write/rs_wreq/state__0 [1]),
        .I4(\bus_write/rs_wreq/state__0 [0]),
        .O(s_ready_t_i_1__0_n_2));
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0__0
       (.I0(s_ready_t_reg),
        .I1(m_axi_gmem_BVALID),
        .I2(\bus_write/resp_ready__1 ),
        .I3(\bus_write/rs_resp/state__0 [1]),
        .I4(\bus_write/rs_resp/state__0 [0]),
        .O(s_ready_t_i_1__0__0_n_2));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(\bus_read/rs_rdata/state__0 [1]),
        .I4(\bus_read/rs_rdata/state__0 [0]),
        .O(s_ready_t_i_1__1_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_64u_4096u_U0 start_for_Stream2Mem_Batch_64u_4096u_U0_U
       (.CO(icmp_ln187_fu_123_p2),
        .Q(ap_CS_fsm_state2),
        .SR(ap_rst_n_inv),
        .Stream2Mem_Batch_64u_4096u_U0_ap_ready(Stream2Mem_Batch_64u_4096u_U0_ap_ready),
        .Stream2Mem_Batch_64u_4096u_U0_ap_start(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .\mOutPtr_reg[0]_0 (control_s_axi_U_n_7),
        .\mOutPtr_reg[1]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_2),
        .out_r_c_full_n(out_r_c_full_n),
        .start_for_Stream2Mem_Batch_64u_4096u_U0_full_n(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT6 #(
    .INIT(64'hE000E000FFFFE000)) 
    tmp_valid_i_1
       (.I0(\store_unit/wreq_len [13]),
        .I1(\store_unit/wreq_len [9]),
        .I2(\store_unit/wrsp_ready ),
        .I3(\store_unit/wreq_valid ),
        .I4(AWVALID_Dummy),
        .I5(AWREADY_Dummy),
        .O(tmp_valid_i_1_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1
   (\icmp_ln153_reg_122_reg[0]_0 ,
    \ap_CS_fsm_reg[10] ,
    push,
    ap_NS_iter2_fsm1,
    D,
    \tmp_reg_131_reg[63]_0 ,
    SR,
    ap_clk,
    Q,
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg,
    mem_reg,
    gmem_WREADY,
    ap_rst_n,
    dwc2dma_empty_n,
    \ap_CS_iter1_fsm_reg[1]_0 ,
    \tmp_reg_131_reg[63]_1 );
  output \icmp_ln153_reg_122_reg[0]_0 ;
  output \ap_CS_fsm_reg[10] ;
  output push;
  output ap_NS_iter2_fsm1;
  output [1:0]D;
  output [63:0]\tmp_reg_131_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;
  input mem_reg;
  input gmem_WREADY;
  input ap_rst_n;
  input dwc2dma_empty_n;
  input \ap_CS_iter1_fsm_reg[1]_0 ;
  input [63:0]\tmp_reg_131_reg[63]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire add_ln153_fu_94_p2_carry__0_n_2;
  wire add_ln153_fu_94_p2_carry__0_n_3;
  wire add_ln153_fu_94_p2_carry__0_n_4;
  wire add_ln153_fu_94_p2_carry__0_n_5;
  wire add_ln153_fu_94_p2_carry__0_n_6;
  wire add_ln153_fu_94_p2_carry__0_n_7;
  wire add_ln153_fu_94_p2_carry__0_n_8;
  wire add_ln153_fu_94_p2_carry__0_n_9;
  wire add_ln153_fu_94_p2_carry__1_n_2;
  wire add_ln153_fu_94_p2_carry__1_n_3;
  wire add_ln153_fu_94_p2_carry__1_n_4;
  wire add_ln153_fu_94_p2_carry__1_n_5;
  wire add_ln153_fu_94_p2_carry__1_n_6;
  wire add_ln153_fu_94_p2_carry__1_n_7;
  wire add_ln153_fu_94_p2_carry__1_n_8;
  wire add_ln153_fu_94_p2_carry__1_n_9;
  wire add_ln153_fu_94_p2_carry__2_n_9;
  wire add_ln153_fu_94_p2_carry_n_2;
  wire add_ln153_fu_94_p2_carry_n_3;
  wire add_ln153_fu_94_p2_carry_n_4;
  wire add_ln153_fu_94_p2_carry_n_5;
  wire add_ln153_fu_94_p2_carry_n_6;
  wire add_ln153_fu_94_p2_carry_n_7;
  wire add_ln153_fu_94_p2_carry_n_8;
  wire add_ln153_fu_94_p2_carry_n_9;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_iter1_fsm_reg[1]_0 ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire [1:1]ap_NS_iter1_fsm;
  wire [1:1]ap_NS_iter2_fsm;
  wire ap_NS_iter2_fsm1;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_2;
  wire ap_rst_n;
  wire [13:0]ap_sig_allocacmp_i_3;
  wire dwc2dma_empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read;
  wire i_fu_52;
  wire \i_fu_52[13]_i_6_n_2 ;
  wire \i_fu_52[13]_i_7_n_2 ;
  wire \i_fu_52_reg_n_2_[0] ;
  wire \i_fu_52_reg_n_2_[10] ;
  wire \i_fu_52_reg_n_2_[11] ;
  wire \i_fu_52_reg_n_2_[12] ;
  wire \i_fu_52_reg_n_2_[13] ;
  wire \i_fu_52_reg_n_2_[1] ;
  wire \i_fu_52_reg_n_2_[2] ;
  wire \i_fu_52_reg_n_2_[3] ;
  wire \i_fu_52_reg_n_2_[4] ;
  wire \i_fu_52_reg_n_2_[5] ;
  wire \i_fu_52_reg_n_2_[6] ;
  wire \i_fu_52_reg_n_2_[7] ;
  wire \i_fu_52_reg_n_2_[8] ;
  wire \i_fu_52_reg_n_2_[9] ;
  wire \icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1__0_n_2 ;
  wire \icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ;
  wire \icmp_ln153_reg_122_reg[0]_0 ;
  wire mem_reg;
  wire push;
  wire [63:0]\tmp_reg_131_reg[63]_0 ;
  wire [63:0]\tmp_reg_131_reg[63]_1 ;
  wire [3:0]NLW_add_ln153_fu_94_p2_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln153_fu_94_p2_carry__2_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln153_fu_94_p2_carry
       (.CI(1'b0),
        .CO({add_ln153_fu_94_p2_carry_n_2,add_ln153_fu_94_p2_carry_n_3,add_ln153_fu_94_p2_carry_n_4,add_ln153_fu_94_p2_carry_n_5}),
        .CYINIT(ap_sig_allocacmp_i_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln153_fu_94_p2_carry_n_6,add_ln153_fu_94_p2_carry_n_7,add_ln153_fu_94_p2_carry_n_8,add_ln153_fu_94_p2_carry_n_9}),
        .S(ap_sig_allocacmp_i_3[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln153_fu_94_p2_carry__0
       (.CI(add_ln153_fu_94_p2_carry_n_2),
        .CO({add_ln153_fu_94_p2_carry__0_n_2,add_ln153_fu_94_p2_carry__0_n_3,add_ln153_fu_94_p2_carry__0_n_4,add_ln153_fu_94_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln153_fu_94_p2_carry__0_n_6,add_ln153_fu_94_p2_carry__0_n_7,add_ln153_fu_94_p2_carry__0_n_8,add_ln153_fu_94_p2_carry__0_n_9}),
        .S({flow_control_loop_pipe_sequential_init_U_n_17,ap_sig_allocacmp_i_3[7:5]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln153_fu_94_p2_carry__1
       (.CI(add_ln153_fu_94_p2_carry__0_n_2),
        .CO({add_ln153_fu_94_p2_carry__1_n_2,add_ln153_fu_94_p2_carry__1_n_3,add_ln153_fu_94_p2_carry__1_n_4,add_ln153_fu_94_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln153_fu_94_p2_carry__1_n_6,add_ln153_fu_94_p2_carry__1_n_7,add_ln153_fu_94_p2_carry__1_n_8,add_ln153_fu_94_p2_carry__1_n_9}),
        .S({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln153_fu_94_p2_carry__2
       (.CI(add_ln153_fu_94_p2_carry__1_n_2),
        .CO(NLW_add_ln153_fu_94_p2_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln153_fu_94_p2_carry__2_O_UNCONNECTED[3:1],add_ln153_fu_94_p2_carry__2_n_9}),
        .S({1'b0,1'b0,1'b0,ap_sig_allocacmp_i_3[13]}));
  LUT6 #(
    .INIT(64'hFFFFFFF3AAAE0000)) 
    \ap_CS_iter1_fsm[1]_i_1__0 
       (.I0(\ap_CS_iter1_fsm_reg[1]_0 ),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .I3(gmem_WREADY),
        .I4(ap_CS_iter1_fsm_state2),
        .I5(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .O(ap_NS_iter1_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF1FFF011110000)) 
    \ap_CS_iter2_fsm[1]_i_1__0 
       (.I0(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .I1(gmem_WREADY),
        .I2(dwc2dma_empty_n),
        .I3(\icmp_ln153_reg_122_reg[0]_0 ),
        .I4(ap_CS_iter2_fsm_state3),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_NS_iter2_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter2_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter2_fsm),
        .Q(ap_CS_iter2_fsm_state3),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF57FF000000)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__0
       (.I0(ap_CS_iter2_fsm_state3),
        .I1(gmem_WREADY),
        .I2(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_NS_iter2_fsm1),
        .I5(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AA0000)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_2__0
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(gmem_WREADY),
        .I2(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(dwc2dma_empty_n),
        .I5(\icmp_ln153_reg_122_reg[0]_0 ),
        .O(ap_NS_iter2_fsm1));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_2),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_2 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .S(flow_control_loop_pipe_sequential_init_U_n_17),
        .SR(SR),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_22),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_3({ap_sig_allocacmp_i_3[13],ap_sig_allocacmp_i_3[7:0]}),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .i_fu_52(i_fu_52),
        .\i_fu_52_reg[0] (\ap_CS_iter1_fsm_reg[1]_0 ),
        .\i_fu_52_reg[0]_0 (\i_fu_52_reg_n_2_[0] ),
        .\i_fu_52_reg[0]_1 (\i_fu_52[13]_i_6_n_2 ),
        .\i_fu_52_reg[0]_2 (\i_fu_52[13]_i_7_n_2 ),
        .\i_fu_52_reg[12] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\i_fu_52_reg[12]_0 (\i_fu_52_reg_n_2_[9] ),
        .\i_fu_52_reg[12]_1 (\i_fu_52_reg_n_2_[10] ),
        .\i_fu_52_reg[12]_2 (\i_fu_52_reg_n_2_[11] ),
        .\i_fu_52_reg[12]_3 (\i_fu_52_reg_n_2_[12] ),
        .\i_fu_52_reg[13] (\i_fu_52_reg_n_2_[13] ),
        .\i_fu_52_reg[4] (\i_fu_52_reg_n_2_[1] ),
        .\i_fu_52_reg[4]_0 (\i_fu_52_reg_n_2_[2] ),
        .\i_fu_52_reg[4]_1 (\i_fu_52_reg_n_2_[3] ),
        .\i_fu_52_reg[4]_2 (\i_fu_52_reg_n_2_[4] ),
        .\i_fu_52_reg[8] (\i_fu_52_reg_n_2_[5] ),
        .\i_fu_52_reg[8]_0 (\i_fu_52_reg_n_2_[6] ),
        .\i_fu_52_reg[8]_1 (\i_fu_52_reg_n_2_[7] ),
        .\i_fu_52_reg[8]_2 (\i_fu_52_reg_n_2_[8] ),
        .\icmp_ln153_reg_122_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\icmp_ln153_reg_122_reg[0]_0 (\icmp_ln153_reg_122_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \i_fu_52[13]_i_6 
       (.I0(\i_fu_52_reg_n_2_[2] ),
        .I1(\i_fu_52_reg_n_2_[1] ),
        .I2(\i_fu_52_reg_n_2_[4] ),
        .I3(\i_fu_52_reg_n_2_[3] ),
        .O(\i_fu_52[13]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \i_fu_52[13]_i_7 
       (.I0(\i_fu_52_reg_n_2_[8] ),
        .I1(\i_fu_52_reg_n_2_[9] ),
        .I2(\i_fu_52_reg_n_2_[10] ),
        .I3(\i_fu_52_reg_n_2_[12] ),
        .I4(\i_fu_52_reg_n_2_[11] ),
        .O(\i_fu_52[13]_i_7_n_2 ));
  FDRE \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\i_fu_52_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__1_n_8),
        .Q(\i_fu_52_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__1_n_7),
        .Q(\i_fu_52_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__1_n_6),
        .Q(\i_fu_52_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__2_n_9),
        .Q(\i_fu_52_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry_n_9),
        .Q(\i_fu_52_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry_n_8),
        .Q(\i_fu_52_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry_n_7),
        .Q(\i_fu_52_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry_n_6),
        .Q(\i_fu_52_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__0_n_9),
        .Q(\i_fu_52_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__0_n_8),
        .Q(\i_fu_52_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__0_n_7),
        .Q(\i_fu_52_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__0_n_6),
        .Q(\i_fu_52_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(add_ln153_fu_94_p2_carry__1_n_9),
        .Q(\i_fu_52_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  LUT6 #(
    .INIT(64'hF8FAF8FA5050F0F0)) 
    \icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1__0 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(gmem_WREADY),
        .I2(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(dwc2dma_empty_n),
        .I5(\icmp_ln153_reg_122_reg[0]_0 ),
        .O(\icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1__0_n_2 ));
  FDRE \icmp_ln153_reg_122_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1__0_n_2 ),
        .Q(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln153_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\icmp_ln153_reg_122_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFE0000AAAA0000)) 
    mem_reg_i_68
       (.I0(mem_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .I4(gmem_WREADY),
        .I5(ap_CS_iter2_fsm_state3),
        .O(push));
  LUT6 #(
    .INIT(64'h00000000AAA20000)) 
    \tmp_reg_131[63]_i_1__0 
       (.I0(dwc2dma_empty_n),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(\icmp_ln153_reg_122_pp0_iter1_reg_reg_n_2_[0] ),
        .I3(gmem_WREADY),
        .I4(ap_CS_iter1_fsm_state2),
        .I5(\icmp_ln153_reg_122_reg[0]_0 ),
        .O(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read));
  FDRE \tmp_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [0]),
        .Q(\tmp_reg_131_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[10] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [10]),
        .Q(\tmp_reg_131_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[11] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [11]),
        .Q(\tmp_reg_131_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[12] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [12]),
        .Q(\tmp_reg_131_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[13] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [13]),
        .Q(\tmp_reg_131_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[14] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [14]),
        .Q(\tmp_reg_131_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[15] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [15]),
        .Q(\tmp_reg_131_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[16] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [16]),
        .Q(\tmp_reg_131_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[17] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [17]),
        .Q(\tmp_reg_131_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[18] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [18]),
        .Q(\tmp_reg_131_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[19] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [19]),
        .Q(\tmp_reg_131_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [1]),
        .Q(\tmp_reg_131_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[20] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [20]),
        .Q(\tmp_reg_131_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[21] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [21]),
        .Q(\tmp_reg_131_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[22] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [22]),
        .Q(\tmp_reg_131_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[23] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [23]),
        .Q(\tmp_reg_131_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[24] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [24]),
        .Q(\tmp_reg_131_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[25] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [25]),
        .Q(\tmp_reg_131_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[26] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [26]),
        .Q(\tmp_reg_131_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[27] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [27]),
        .Q(\tmp_reg_131_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[28] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [28]),
        .Q(\tmp_reg_131_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[29] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [29]),
        .Q(\tmp_reg_131_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [2]),
        .Q(\tmp_reg_131_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[30] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [30]),
        .Q(\tmp_reg_131_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[31] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [31]),
        .Q(\tmp_reg_131_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[32] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [32]),
        .Q(\tmp_reg_131_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[33] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [33]),
        .Q(\tmp_reg_131_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[34] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [34]),
        .Q(\tmp_reg_131_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[35] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [35]),
        .Q(\tmp_reg_131_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[36] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [36]),
        .Q(\tmp_reg_131_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[37] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [37]),
        .Q(\tmp_reg_131_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[38] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [38]),
        .Q(\tmp_reg_131_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[39] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [39]),
        .Q(\tmp_reg_131_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [3]),
        .Q(\tmp_reg_131_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[40] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [40]),
        .Q(\tmp_reg_131_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[41] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [41]),
        .Q(\tmp_reg_131_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[42] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [42]),
        .Q(\tmp_reg_131_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[43] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [43]),
        .Q(\tmp_reg_131_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[44] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [44]),
        .Q(\tmp_reg_131_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[45] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [45]),
        .Q(\tmp_reg_131_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[46] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [46]),
        .Q(\tmp_reg_131_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[47] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [47]),
        .Q(\tmp_reg_131_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[48] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [48]),
        .Q(\tmp_reg_131_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[49] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [49]),
        .Q(\tmp_reg_131_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [4]),
        .Q(\tmp_reg_131_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[50] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [50]),
        .Q(\tmp_reg_131_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[51] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [51]),
        .Q(\tmp_reg_131_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[52] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [52]),
        .Q(\tmp_reg_131_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[53] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [53]),
        .Q(\tmp_reg_131_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[54] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [54]),
        .Q(\tmp_reg_131_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[55] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [55]),
        .Q(\tmp_reg_131_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[56] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [56]),
        .Q(\tmp_reg_131_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[57] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [57]),
        .Q(\tmp_reg_131_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[58] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [58]),
        .Q(\tmp_reg_131_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[59] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [59]),
        .Q(\tmp_reg_131_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [5]),
        .Q(\tmp_reg_131_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[60] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [60]),
        .Q(\tmp_reg_131_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[61] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [61]),
        .Q(\tmp_reg_131_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[62] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [62]),
        .Q(\tmp_reg_131_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[63] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [63]),
        .Q(\tmp_reg_131_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [6]),
        .Q(\tmp_reg_131_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [7]),
        .Q(\tmp_reg_131_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [8]),
        .Q(\tmp_reg_131_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[9] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_1 [9]),
        .Q(\tmp_reg_131_reg[63]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11
   (D,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln153_reg_122_reg[0]_0 ,
    din,
    \ap_CS_fsm_reg[3]_0 ,
    SR,
    ap_clk,
    gmem_WREADY,
    ap_rst_n,
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg,
    Q,
    dwc2dma_empty_n,
    mem_reg,
    \mOutPtr[1]_i_2__1 ,
    ap_NS_iter2_fsm1,
    mem_reg_0,
    \tmp_reg_131_reg[63]_0 );
  output [1:0]D;
  output \ap_CS_fsm_reg[3] ;
  output \icmp_ln153_reg_122_reg[0]_0 ;
  output [63:0]din;
  output \ap_CS_fsm_reg[3]_0 ;
  input [0:0]SR;
  input ap_clk;
  input gmem_WREADY;
  input ap_rst_n;
  input grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg;
  input [3:0]Q;
  input dwc2dma_empty_n;
  input mem_reg;
  input \mOutPtr[1]_i_2__1 ;
  input ap_NS_iter2_fsm1;
  input [63:0]mem_reg_0;
  input [63:0]\tmp_reg_131_reg[63]_0 ;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire [1:1]ap_NS_iter1_fsm;
  wire [1:1]ap_NS_iter2_fsm;
  wire ap_NS_iter2_fsm1;
  wire ap_NS_iter2_fsm1_0;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_2;
  wire ap_rst_n;
  wire [63:0]din;
  wire dwc2dma_empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read;
  wire i_fu_52;
  wire \i_fu_52_reg_n_2_[0] ;
  wire \i_fu_52_reg_n_2_[1] ;
  wire \i_fu_52_reg_n_2_[2] ;
  wire \i_fu_52_reg_n_2_[3] ;
  wire \i_fu_52_reg_n_2_[4] ;
  wire \i_fu_52_reg_n_2_[5] ;
  wire \i_fu_52_reg_n_2_[6] ;
  wire \i_fu_52_reg_n_2_[7] ;
  wire \i_fu_52_reg_n_2_[8] ;
  wire \i_fu_52_reg_n_2_[9] ;
  wire icmp_ln153_reg_122_pp0_iter1_reg;
  wire \icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1_n_2 ;
  wire \icmp_ln153_reg_122_reg[0]_0 ;
  wire \icmp_ln153_reg_122_reg_n_2_[0] ;
  wire \mOutPtr[1]_i_2__1 ;
  wire \mOutPtr[1]_i_5_n_2 ;
  wire mem_reg;
  wire [63:0]mem_reg_0;
  wire [63:0]tmp_reg_131;
  wire [63:0]\tmp_reg_131_reg[63]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFF3AAAE0000)) 
    \ap_CS_iter1_fsm[1]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_5),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(gmem_WREADY),
        .I3(icmp_ln153_reg_122_pp0_iter1_reg),
        .I4(ap_CS_iter1_fsm_state2),
        .I5(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .O(ap_NS_iter1_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFF1FFF011110000)) 
    \ap_CS_iter2_fsm[1]_i_1 
       (.I0(gmem_WREADY),
        .I1(icmp_ln153_reg_122_pp0_iter1_reg),
        .I2(\icmp_ln153_reg_122_reg_n_2_[0] ),
        .I3(dwc2dma_empty_n),
        .I4(ap_CS_iter2_fsm_state3),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_NS_iter2_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter2_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter2_fsm),
        .Q(ap_CS_iter2_fsm_state3),
        .R(SR));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF57FF000000)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_CS_iter2_fsm_state3),
        .I1(icmp_ln153_reg_122_pp0_iter1_reg),
        .I2(gmem_WREADY),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_NS_iter2_fsm1_0),
        .I5(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_2));
  LUT6 #(
    .INIT(64'hA8AAA8AAA8AA0000)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_2
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(icmp_ln153_reg_122_pp0_iter1_reg),
        .I2(gmem_WREADY),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(\icmp_ln153_reg_122_reg_n_2_[0] ),
        .I5(dwc2dma_empty_n),
        .O(ap_NS_iter2_fsm1_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_2),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(i_fu_52),
        .Q(Q[1:0]),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_CS_iter2_fsm_state3(ap_CS_iter2_fsm_state3),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter1_reg_reg(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .ap_rst_n(ap_rst_n),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .\i_fu_52_reg[9] ({\i_fu_52_reg_n_2_[9] ,\i_fu_52_reg_n_2_[8] ,\i_fu_52_reg_n_2_[7] ,\i_fu_52_reg_n_2_[6] ,\i_fu_52_reg_n_2_[5] ,\i_fu_52_reg_n_2_[4] ,\i_fu_52_reg_n_2_[3] ,\i_fu_52_reg_n_2_[2] ,\i_fu_52_reg_n_2_[1] ,\i_fu_52_reg_n_2_[0] }),
        .icmp_ln153_reg_122_pp0_iter1_reg(icmp_ln153_reg_122_pp0_iter1_reg),
        .\icmp_ln153_reg_122_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\icmp_ln153_reg_122_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_18),
        .\icmp_ln153_reg_122_reg[0]_1 (\icmp_ln153_reg_122_reg_n_2_[0] ));
  FDRE \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\i_fu_52_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\i_fu_52_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\i_fu_52_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\i_fu_52_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\i_fu_52_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\i_fu_52_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\i_fu_52_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\i_fu_52_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\i_fu_52_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \i_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\i_fu_52_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hECEE4444ECEECCCC)) 
    \icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(icmp_ln153_reg_122_pp0_iter1_reg),
        .I2(gmem_WREADY),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(\icmp_ln153_reg_122_reg_n_2_[0] ),
        .I5(dwc2dma_empty_n),
        .O(\icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1_n_2 ));
  FDRE \icmp_ln153_reg_122_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln153_reg_122_pp0_iter1_reg[0]_i_1_n_2 ),
        .Q(icmp_ln153_reg_122_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln153_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\icmp_ln153_reg_122_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70777777FFFFFFFF)) 
    \mOutPtr[1]_i_4 
       (.I0(\mOutPtr[1]_i_5_n_2 ),
        .I1(ap_NS_iter2_fsm1_0),
        .I2(\mOutPtr[1]_i_2__1 ),
        .I3(Q[3]),
        .I4(ap_NS_iter2_fsm1),
        .I5(dwc2dma_empty_n),
        .O(\icmp_ln153_reg_122_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \mOutPtr[1]_i_5 
       (.I0(\icmp_ln153_reg_122_reg_n_2_[0] ),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\mOutPtr[1]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_10
       (.I0(tmp_reg_131[25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[25]),
        .O(din[25]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_11
       (.I0(tmp_reg_131[24]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[24]),
        .O(din[24]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_12
       (.I0(tmp_reg_131[23]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[23]),
        .O(din[23]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_13
       (.I0(tmp_reg_131[22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[22]),
        .O(din[22]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_14
       (.I0(tmp_reg_131[21]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[21]),
        .O(din[21]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_15
       (.I0(tmp_reg_131[20]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[20]),
        .O(din[20]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_16
       (.I0(tmp_reg_131[19]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[19]),
        .O(din[19]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_17
       (.I0(tmp_reg_131[18]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[18]),
        .O(din[18]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_18
       (.I0(tmp_reg_131[17]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[17]),
        .O(din[17]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_19
       (.I0(tmp_reg_131[16]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[16]),
        .O(din[16]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_20
       (.I0(tmp_reg_131[15]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[15]),
        .O(din[15]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_21
       (.I0(tmp_reg_131[14]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[14]),
        .O(din[14]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_22
       (.I0(tmp_reg_131[13]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[13]),
        .O(din[13]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_23
       (.I0(tmp_reg_131[12]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[12]),
        .O(din[12]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_24
       (.I0(tmp_reg_131[11]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[11]),
        .O(din[11]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_25
       (.I0(tmp_reg_131[10]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[10]),
        .O(din[10]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_26
       (.I0(tmp_reg_131[9]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[9]),
        .O(din[9]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_27
       (.I0(tmp_reg_131[8]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[8]),
        .O(din[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_28
       (.I0(tmp_reg_131[7]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[7]),
        .O(din[7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_29
       (.I0(tmp_reg_131[6]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[6]),
        .O(din[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_30
       (.I0(tmp_reg_131[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[5]),
        .O(din[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_31
       (.I0(tmp_reg_131[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[4]),
        .O(din[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_32
       (.I0(tmp_reg_131[3]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[3]),
        .O(din[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_33
       (.I0(tmp_reg_131[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[2]),
        .O(din[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_34
       (.I0(tmp_reg_131[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[1]),
        .O(din[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_35
       (.I0(tmp_reg_131[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[0]),
        .O(din[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_36
       (.I0(tmp_reg_131[63]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[63]),
        .O(din[63]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_37
       (.I0(tmp_reg_131[62]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[62]),
        .O(din[62]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_38
       (.I0(tmp_reg_131[61]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[61]),
        .O(din[61]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_39
       (.I0(tmp_reg_131[60]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[60]),
        .O(din[60]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_4
       (.I0(tmp_reg_131[31]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[31]),
        .O(din[31]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_40
       (.I0(tmp_reg_131[59]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[59]),
        .O(din[59]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_41
       (.I0(tmp_reg_131[58]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[58]),
        .O(din[58]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_42
       (.I0(tmp_reg_131[57]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[57]),
        .O(din[57]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_43
       (.I0(tmp_reg_131[56]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[56]),
        .O(din[56]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_44
       (.I0(tmp_reg_131[55]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[55]),
        .O(din[55]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_45
       (.I0(tmp_reg_131[54]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[54]),
        .O(din[54]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_46
       (.I0(tmp_reg_131[53]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[53]),
        .O(din[53]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_47
       (.I0(tmp_reg_131[52]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[52]),
        .O(din[52]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_48
       (.I0(tmp_reg_131[51]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[51]),
        .O(din[51]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_49
       (.I0(tmp_reg_131[50]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[50]),
        .O(din[50]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_5
       (.I0(tmp_reg_131[30]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[30]),
        .O(din[30]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_50
       (.I0(tmp_reg_131[49]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[49]),
        .O(din[49]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_51
       (.I0(tmp_reg_131[48]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[48]),
        .O(din[48]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_52
       (.I0(tmp_reg_131[47]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[47]),
        .O(din[47]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_53
       (.I0(tmp_reg_131[46]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[46]),
        .O(din[46]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_54
       (.I0(tmp_reg_131[45]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[45]),
        .O(din[45]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_55
       (.I0(tmp_reg_131[44]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[44]),
        .O(din[44]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_56
       (.I0(tmp_reg_131[43]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[43]),
        .O(din[43]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_57
       (.I0(tmp_reg_131[42]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[42]),
        .O(din[42]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_58
       (.I0(tmp_reg_131[41]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[41]),
        .O(din[41]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_59
       (.I0(tmp_reg_131[40]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[40]),
        .O(din[40]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_6
       (.I0(tmp_reg_131[29]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[29]),
        .O(din[29]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_60
       (.I0(tmp_reg_131[39]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[39]),
        .O(din[39]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_61
       (.I0(tmp_reg_131[38]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[38]),
        .O(din[38]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_62
       (.I0(tmp_reg_131[37]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[37]),
        .O(din[37]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_63
       (.I0(tmp_reg_131[36]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[36]),
        .O(din[36]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_64
       (.I0(tmp_reg_131[35]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[35]),
        .O(din[35]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_65
       (.I0(tmp_reg_131[34]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[34]),
        .O(din[34]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_66
       (.I0(tmp_reg_131[33]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[33]),
        .O(din[33]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_67
       (.I0(tmp_reg_131[32]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[32]),
        .O(din[32]));
  LUT6 #(
    .INIT(64'h0000A80000000000)) 
    mem_reg_i_69
       (.I0(mem_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gmem_WREADY),
        .I4(icmp_ln153_reg_122_pp0_iter1_reg),
        .I5(ap_CS_iter2_fsm_state3),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_7
       (.I0(tmp_reg_131[28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[28]),
        .O(din[28]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_8
       (.I0(tmp_reg_131[27]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[27]),
        .O(din[27]));
  LUT4 #(
    .INIT(16'hFE02)) 
    mem_reg_i_9
       (.I0(tmp_reg_131[26]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(mem_reg_0[26]),
        .O(din[26]));
  LUT6 #(
    .INIT(64'h00000000AAA20000)) 
    \tmp_reg_131[63]_i_1 
       (.I0(dwc2dma_empty_n),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(gmem_WREADY),
        .I3(icmp_ln153_reg_122_pp0_iter1_reg),
        .I4(ap_CS_iter1_fsm_state2),
        .I5(\icmp_ln153_reg_122_reg_n_2_[0] ),
        .O(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read));
  FDRE \tmp_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [0]),
        .Q(tmp_reg_131[0]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[10] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [10]),
        .Q(tmp_reg_131[10]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[11] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [11]),
        .Q(tmp_reg_131[11]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[12] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [12]),
        .Q(tmp_reg_131[12]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[13] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [13]),
        .Q(tmp_reg_131[13]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[14] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [14]),
        .Q(tmp_reg_131[14]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[15] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [15]),
        .Q(tmp_reg_131[15]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[16] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [16]),
        .Q(tmp_reg_131[16]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[17] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [17]),
        .Q(tmp_reg_131[17]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[18] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [18]),
        .Q(tmp_reg_131[18]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[19] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [19]),
        .Q(tmp_reg_131[19]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [1]),
        .Q(tmp_reg_131[1]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[20] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [20]),
        .Q(tmp_reg_131[20]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[21] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [21]),
        .Q(tmp_reg_131[21]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[22] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [22]),
        .Q(tmp_reg_131[22]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[23] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [23]),
        .Q(tmp_reg_131[23]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[24] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [24]),
        .Q(tmp_reg_131[24]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[25] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [25]),
        .Q(tmp_reg_131[25]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[26] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [26]),
        .Q(tmp_reg_131[26]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[27] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [27]),
        .Q(tmp_reg_131[27]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[28] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [28]),
        .Q(tmp_reg_131[28]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[29] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [29]),
        .Q(tmp_reg_131[29]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [2]),
        .Q(tmp_reg_131[2]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[30] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [30]),
        .Q(tmp_reg_131[30]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[31] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [31]),
        .Q(tmp_reg_131[31]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[32] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [32]),
        .Q(tmp_reg_131[32]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[33] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [33]),
        .Q(tmp_reg_131[33]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[34] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [34]),
        .Q(tmp_reg_131[34]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[35] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [35]),
        .Q(tmp_reg_131[35]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[36] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [36]),
        .Q(tmp_reg_131[36]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[37] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [37]),
        .Q(tmp_reg_131[37]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[38] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [38]),
        .Q(tmp_reg_131[38]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[39] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [39]),
        .Q(tmp_reg_131[39]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [3]),
        .Q(tmp_reg_131[3]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[40] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [40]),
        .Q(tmp_reg_131[40]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[41] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [41]),
        .Q(tmp_reg_131[41]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[42] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [42]),
        .Q(tmp_reg_131[42]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[43] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [43]),
        .Q(tmp_reg_131[43]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[44] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [44]),
        .Q(tmp_reg_131[44]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[45] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [45]),
        .Q(tmp_reg_131[45]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[46] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [46]),
        .Q(tmp_reg_131[46]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[47] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [47]),
        .Q(tmp_reg_131[47]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[48] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [48]),
        .Q(tmp_reg_131[48]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[49] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [49]),
        .Q(tmp_reg_131[49]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [4]),
        .Q(tmp_reg_131[4]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[50] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [50]),
        .Q(tmp_reg_131[50]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[51] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [51]),
        .Q(tmp_reg_131[51]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[52] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [52]),
        .Q(tmp_reg_131[52]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[53] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [53]),
        .Q(tmp_reg_131[53]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[54] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [54]),
        .Q(tmp_reg_131[54]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[55] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [55]),
        .Q(tmp_reg_131[55]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[56] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [56]),
        .Q(tmp_reg_131[56]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[57] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [57]),
        .Q(tmp_reg_131[57]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[58] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [58]),
        .Q(tmp_reg_131[58]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[59] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [59]),
        .Q(tmp_reg_131[59]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [5]),
        .Q(tmp_reg_131[5]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[60] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [60]),
        .Q(tmp_reg_131[60]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[61] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [61]),
        .Q(tmp_reg_131[61]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[62] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [62]),
        .Q(tmp_reg_131[62]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[63] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [63]),
        .Q(tmp_reg_131[63]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [6]),
        .Q(tmp_reg_131[6]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [7]),
        .Q(tmp_reg_131[7]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [8]),
        .Q(tmp_reg_131[8]),
        .R(1'b0));
  FDRE \tmp_reg_131_reg[9] 
       (.C(ap_clk),
        .CE(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_dwc2dma1_read),
        .D(\tmp_reg_131_reg[63]_0 [9]),
        .Q(tmp_reg_131[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_64u_4096u_s
   (Q,
    CO,
    \icmp_ln153_reg_122_reg[0] ,
    push,
    push_0,
    Stream2Mem_Batch_64u_4096u_U0_ap_ready,
    \icmp_ln153_reg_122_reg[0]_0 ,
    in,
    din,
    SR,
    ap_clk,
    \numReps_read_reg_206_reg[3]_0 ,
    \numReps_read_reg_206_reg[0]_0 ,
    \numReps_read_reg_206_reg[1]_0 ,
    \numReps_read_reg_206_reg[2]_0 ,
    gmem_AWREADY,
    gmem_WREADY,
    Stream2Mem_Batch_64u_4096u_U0_numReps_read,
    ap_rst_n,
    dwc2dma_empty_n,
    \ap_CS_iter1_fsm_reg[1] ,
    numReps_c_empty_n,
    out_r_c_empty_n,
    Stream2Mem_Batch_64u_4096u_U0_ap_start,
    gmem_BVALID,
    D,
    out,
    \tmp_reg_131_reg[63] ,
    m_axi_gmem_AWVALID12_out);
  output [3:0]Q;
  output [0:0]CO;
  output \icmp_ln153_reg_122_reg[0] ;
  output push;
  output push_0;
  output Stream2Mem_Batch_64u_4096u_U0_ap_ready;
  output \icmp_ln153_reg_122_reg[0]_0 ;
  output [62:0]in;
  output [63:0]din;
  input [0:0]SR;
  input ap_clk;
  input \numReps_read_reg_206_reg[3]_0 ;
  input \numReps_read_reg_206_reg[0]_0 ;
  input \numReps_read_reg_206_reg[1]_0 ;
  input \numReps_read_reg_206_reg[2]_0 ;
  input gmem_AWREADY;
  input gmem_WREADY;
  input Stream2Mem_Batch_64u_4096u_U0_numReps_read;
  input ap_rst_n;
  input dwc2dma_empty_n;
  input \ap_CS_iter1_fsm_reg[1] ;
  input numReps_c_empty_n;
  input out_r_c_empty_n;
  input Stream2Mem_Batch_64u_4096u_U0_ap_start;
  input gmem_BVALID;
  input [27:0]D;
  input [60:0]out;
  input [63:0]\tmp_reg_131_reg[63] ;
  input m_axi_gmem_AWVALID12_out;

  wire [0:0]CO;
  wire [27:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_ready;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_start;
  wire Stream2Mem_Batch_64u_4096u_U0_numReps_read;
  wire [63:11]add_ln153_fu_153_p2;
  wire \ap_CS_fsm[0]_i_2_n_2 ;
  wire \ap_CS_fsm[0]_i_3_n_2 ;
  wire \ap_CS_fsm[0]_i_4_n_2 ;
  wire \ap_CS_fsm_reg_n_2_[12] ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_iter2_fsm1;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]din;
  wire dwc2dma_empty_n;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_n_4;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_n_70;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_10;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_11;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_12;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_13;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_14;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_15;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_16;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_17;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_18;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_19;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_20;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_21;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_22;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_23;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_24;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_25;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_26;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_27;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_28;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_29;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_3;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_30;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_31;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_32;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_33;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_34;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_35;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_36;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_37;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_38;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_39;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_40;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_41;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_42;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_43;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_44;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_45;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_46;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_47;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_48;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_49;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_50;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_51;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_52;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_53;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_54;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_55;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_56;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_57;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_58;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_59;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_60;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_61;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_62;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_63;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_64;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_65;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_66;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_67;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_68;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_69;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_70;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_71;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_8;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_9;
  wire \icmp_ln153_reg_122_reg[0] ;
  wire \icmp_ln153_reg_122_reg[0]_0 ;
  wire icmp_ln187_fu_123_p2_carry__0_i_1_n_2;
  wire icmp_ln187_fu_123_p2_carry__0_i_2_n_2;
  wire icmp_ln187_fu_123_p2_carry__0_i_3_n_2;
  wire icmp_ln187_fu_123_p2_carry__0_i_4_n_2;
  wire icmp_ln187_fu_123_p2_carry__0_n_2;
  wire icmp_ln187_fu_123_p2_carry__0_n_3;
  wire icmp_ln187_fu_123_p2_carry__0_n_4;
  wire icmp_ln187_fu_123_p2_carry__0_n_5;
  wire icmp_ln187_fu_123_p2_carry__1_i_1_n_2;
  wire icmp_ln187_fu_123_p2_carry__1_i_2_n_2;
  wire icmp_ln187_fu_123_p2_carry__1_i_3_n_2;
  wire icmp_ln187_fu_123_p2_carry__1_n_4;
  wire icmp_ln187_fu_123_p2_carry__1_n_5;
  wire icmp_ln187_fu_123_p2_carry_i_1_n_2;
  wire icmp_ln187_fu_123_p2_carry_i_2_n_2;
  wire icmp_ln187_fu_123_p2_carry_i_3_n_2;
  wire icmp_ln187_fu_123_p2_carry_i_4_n_2;
  wire icmp_ln187_fu_123_p2_carry_n_2;
  wire icmp_ln187_fu_123_p2_carry_n_3;
  wire icmp_ln187_fu_123_p2_carry_n_4;
  wire icmp_ln187_fu_123_p2_carry_n_5;
  wire icmp_ln189_fu_132_p2;
  wire icmp_ln189_reg_227;
  wire icmp_ln189_reg_2270;
  wire \icmp_ln189_reg_227[0]_i_3_n_2 ;
  wire [62:0]in;
  wire m_axi_gmem_AWVALID12_out;
  wire mem_reg_i_70_n_2;
  wire numReps_c_empty_n;
  wire [31:0]numReps_read_reg_206;
  wire \numReps_read_reg_206_reg[0]_0 ;
  wire \numReps_read_reg_206_reg[1]_0 ;
  wire \numReps_read_reg_206_reg[2]_0 ;
  wire \numReps_read_reg_206_reg[3]_0 ;
  wire [60:0]out;
  wire out_r_c_empty_n;
  wire [63:3]out_read_reg_211;
  wire push;
  wire push_0;
  wire \rep_fu_68[0]_i_4_n_2 ;
  wire \rep_fu_68[4]_i_2_n_2 ;
  wire \rep_fu_68[4]_i_3_n_2 ;
  wire [31:0]rep_fu_68_reg;
  wire \rep_fu_68_reg[0]_i_3_n_2 ;
  wire \rep_fu_68_reg[0]_i_3_n_3 ;
  wire \rep_fu_68_reg[0]_i_3_n_4 ;
  wire \rep_fu_68_reg[0]_i_3_n_5 ;
  wire \rep_fu_68_reg[0]_i_3_n_6 ;
  wire \rep_fu_68_reg[0]_i_3_n_7 ;
  wire \rep_fu_68_reg[0]_i_3_n_8 ;
  wire \rep_fu_68_reg[0]_i_3_n_9 ;
  wire \rep_fu_68_reg[12]_i_1_n_2 ;
  wire \rep_fu_68_reg[12]_i_1_n_3 ;
  wire \rep_fu_68_reg[12]_i_1_n_4 ;
  wire \rep_fu_68_reg[12]_i_1_n_5 ;
  wire \rep_fu_68_reg[12]_i_1_n_6 ;
  wire \rep_fu_68_reg[12]_i_1_n_7 ;
  wire \rep_fu_68_reg[12]_i_1_n_8 ;
  wire \rep_fu_68_reg[12]_i_1_n_9 ;
  wire \rep_fu_68_reg[16]_i_1_n_2 ;
  wire \rep_fu_68_reg[16]_i_1_n_3 ;
  wire \rep_fu_68_reg[16]_i_1_n_4 ;
  wire \rep_fu_68_reg[16]_i_1_n_5 ;
  wire \rep_fu_68_reg[16]_i_1_n_6 ;
  wire \rep_fu_68_reg[16]_i_1_n_7 ;
  wire \rep_fu_68_reg[16]_i_1_n_8 ;
  wire \rep_fu_68_reg[16]_i_1_n_9 ;
  wire \rep_fu_68_reg[20]_i_1_n_2 ;
  wire \rep_fu_68_reg[20]_i_1_n_3 ;
  wire \rep_fu_68_reg[20]_i_1_n_4 ;
  wire \rep_fu_68_reg[20]_i_1_n_5 ;
  wire \rep_fu_68_reg[20]_i_1_n_6 ;
  wire \rep_fu_68_reg[20]_i_1_n_7 ;
  wire \rep_fu_68_reg[20]_i_1_n_8 ;
  wire \rep_fu_68_reg[20]_i_1_n_9 ;
  wire \rep_fu_68_reg[24]_i_1_n_2 ;
  wire \rep_fu_68_reg[24]_i_1_n_3 ;
  wire \rep_fu_68_reg[24]_i_1_n_4 ;
  wire \rep_fu_68_reg[24]_i_1_n_5 ;
  wire \rep_fu_68_reg[24]_i_1_n_6 ;
  wire \rep_fu_68_reg[24]_i_1_n_7 ;
  wire \rep_fu_68_reg[24]_i_1_n_8 ;
  wire \rep_fu_68_reg[24]_i_1_n_9 ;
  wire \rep_fu_68_reg[28]_i_1_n_3 ;
  wire \rep_fu_68_reg[28]_i_1_n_4 ;
  wire \rep_fu_68_reg[28]_i_1_n_5 ;
  wire \rep_fu_68_reg[28]_i_1_n_6 ;
  wire \rep_fu_68_reg[28]_i_1_n_7 ;
  wire \rep_fu_68_reg[28]_i_1_n_8 ;
  wire \rep_fu_68_reg[28]_i_1_n_9 ;
  wire \rep_fu_68_reg[4]_i_1_n_2 ;
  wire \rep_fu_68_reg[4]_i_1_n_3 ;
  wire \rep_fu_68_reg[4]_i_1_n_4 ;
  wire \rep_fu_68_reg[4]_i_1_n_5 ;
  wire \rep_fu_68_reg[4]_i_1_n_6 ;
  wire \rep_fu_68_reg[4]_i_1_n_7 ;
  wire \rep_fu_68_reg[4]_i_1_n_8 ;
  wire \rep_fu_68_reg[4]_i_1_n_9 ;
  wire \rep_fu_68_reg[8]_i_1_n_2 ;
  wire \rep_fu_68_reg[8]_i_1_n_3 ;
  wire \rep_fu_68_reg[8]_i_1_n_4 ;
  wire \rep_fu_68_reg[8]_i_1_n_5 ;
  wire \rep_fu_68_reg[8]_i_1_n_6 ;
  wire \rep_fu_68_reg[8]_i_1_n_7 ;
  wire \rep_fu_68_reg[8]_i_1_n_8 ;
  wire \rep_fu_68_reg[8]_i_1_n_9 ;
  wire [63:0]\tmp_reg_131_reg[63] ;
  wire [60:0]trunc_ln1_reg_231;
  wire \trunc_ln1_reg_231[11]_i_2_n_2 ;
  wire \trunc_ln1_reg_231[11]_i_3_n_2 ;
  wire \trunc_ln1_reg_231[11]_i_4_n_2 ;
  wire \trunc_ln1_reg_231[15]_i_2_n_2 ;
  wire \trunc_ln1_reg_231[15]_i_3_n_2 ;
  wire \trunc_ln1_reg_231[15]_i_4_n_2 ;
  wire \trunc_ln1_reg_231[15]_i_5_n_2 ;
  wire \trunc_ln1_reg_231[19]_i_2_n_2 ;
  wire \trunc_ln1_reg_231[19]_i_3_n_2 ;
  wire \trunc_ln1_reg_231[19]_i_4_n_2 ;
  wire \trunc_ln1_reg_231[19]_i_5_n_2 ;
  wire \trunc_ln1_reg_231[23]_i_2_n_2 ;
  wire \trunc_ln1_reg_231[23]_i_3_n_2 ;
  wire \trunc_ln1_reg_231[23]_i_4_n_2 ;
  wire \trunc_ln1_reg_231[23]_i_5_n_2 ;
  wire \trunc_ln1_reg_231[27]_i_2_n_2 ;
  wire \trunc_ln1_reg_231[27]_i_3_n_2 ;
  wire \trunc_ln1_reg_231[27]_i_4_n_2 ;
  wire \trunc_ln1_reg_231[27]_i_5_n_2 ;
  wire \trunc_ln1_reg_231[31]_i_2_n_2 ;
  wire \trunc_ln1_reg_231[31]_i_3_n_2 ;
  wire \trunc_ln1_reg_231[31]_i_4_n_2 ;
  wire \trunc_ln1_reg_231[31]_i_5_n_2 ;
  wire \trunc_ln1_reg_231_reg[11]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[11]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[11]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[11]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[15]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[15]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[15]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[15]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[19]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[19]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[19]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[19]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[23]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[23]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[23]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[23]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[27]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[27]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[27]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[27]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[31]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[31]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[31]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[31]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[35]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[35]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[35]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[35]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[39]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[39]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[39]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[39]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[43]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[43]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[43]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[43]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[47]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[47]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[47]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[47]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[51]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[51]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[51]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[51]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[55]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[55]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[55]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[55]_i_1_n_5 ;
  wire \trunc_ln1_reg_231_reg[59]_i_1_n_2 ;
  wire \trunc_ln1_reg_231_reg[59]_i_1_n_3 ;
  wire \trunc_ln1_reg_231_reg[59]_i_1_n_4 ;
  wire \trunc_ln1_reg_231_reg[59]_i_1_n_5 ;
  wire [3:0]NLW_icmp_ln187_fu_123_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln187_fu_123_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln187_fu_123_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln187_fu_123_p2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_rep_fu_68_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_231_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln1_reg_231_reg[60]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h55005500550055C0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I1(\ap_CS_fsm[0]_i_2_n_2 ),
        .I2(\ap_CS_fsm[0]_i_3_n_2 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg_n_2_[5] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm_reg_n_2_[14] ),
        .I1(\ap_CS_fsm_reg_n_2_[15] ),
        .I2(Q[1]),
        .I3(CO),
        .I4(ap_CS_fsm_state4),
        .I5(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\ap_CS_fsm_reg_n_2_[6] ),
        .I1(\ap_CS_fsm_reg_n_2_[7] ),
        .I2(\ap_CS_fsm_reg_n_2_[8] ),
        .I3(Q[3]),
        .I4(\ap_CS_fsm[0]_i_4_n_2 ),
        .O(\ap_CS_fsm[0]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\ap_CS_fsm_reg_n_2_[13] ),
        .I1(\ap_CS_fsm_reg_n_2_[12] ),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(gmem_AWREADY),
        .I1(icmp_ln189_reg_227),
        .I2(Q[2]),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'h80808080FF000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(numReps_c_empty_n),
        .I1(out_r_c_empty_n),
        .I2(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I3(Q[3]),
        .I4(gmem_BVALID),
        .I5(Q[0]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h550C)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(CO),
        .I1(Q[2]),
        .I2(gmem_AWREADY),
        .I3(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[2]),
        .I2(icmp_ln189_reg_227),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'hEEFE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[15] ),
        .I1(\ap_CS_fsm_reg_n_2_[8] ),
        .I2(Q[3]),
        .I3(gmem_BVALID),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg_n_2_[12] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[12] ),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q[3]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11 grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93
       (.D(ap_NS_fsm[5:4]),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .SR(SR),
        .\ap_CS_fsm_reg[3] (grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_n_4),
        .\ap_CS_fsm_reg[3]_0 (grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_n_70),
        .ap_NS_iter2_fsm1(ap_NS_iter2_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .\icmp_ln153_reg_122_reg[0]_0 (\icmp_ln153_reg_122_reg[0]_0 ),
        .\mOutPtr[1]_i_2__1 (\icmp_ln153_reg_122_reg[0] ),
        .mem_reg(mem_reg_i_70_n_2),
        .mem_reg_0({grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_8,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_9,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_10,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_11,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_12,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_13,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_14,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_15,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_16,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_17,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_18,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_19,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_20,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_21,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_22,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_23,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_24,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_25,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_26,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_27,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_28,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_29,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_30,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_31,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_32,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_33,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_34,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_35,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_36,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_37,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_38,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_39,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_40,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_41,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_42,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_43,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_44,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_45,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_46,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_47,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_48,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_49,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_50,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_51,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_52,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_53,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_54,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_55,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_56,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_57,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_58,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_59,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_60,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_61,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_62,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_63,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_64,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_65,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_66,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_67,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_68,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_69,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_70,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_71}),
        .\tmp_reg_131_reg[63]_0 (\tmp_reg_131_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_n_70),
        .Q(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1 grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102
       (.D(ap_NS_fsm[12:11]),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .SR(SR),
        .\ap_CS_fsm_reg[10] (grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_3),
        .\ap_CS_iter1_fsm_reg[1]_0 (\ap_CS_iter1_fsm_reg[1] ),
        .ap_NS_iter2_fsm1(ap_NS_iter2_fsm1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dwc2dma_empty_n(dwc2dma_empty_n),
        .gmem_WREADY(gmem_WREADY),
        .grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .\icmp_ln153_reg_122_reg[0]_0 (\icmp_ln153_reg_122_reg[0] ),
        .mem_reg(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_n_4),
        .push(push),
        .\tmp_reg_131_reg[63]_0 ({grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_8,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_9,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_10,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_11,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_12,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_13,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_14,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_15,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_16,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_17,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_18,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_19,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_20,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_21,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_22,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_23,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_24,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_25,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_26,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_27,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_28,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_29,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_30,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_31,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_32,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_33,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_34,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_35,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_36,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_37,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_38,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_39,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_40,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_41,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_42,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_43,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_44,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_45,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_46,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_47,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_48,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_49,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_50,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_51,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_52,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_53,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_54,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_55,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_56,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_57,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_58,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_59,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_60,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_61,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_62,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_63,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_64,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_65,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_66,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_67,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_68,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_69,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_70,grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_71}),
        .\tmp_reg_131_reg[63]_1 (\tmp_reg_131_reg[63] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_n_3),
        .Q(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .R(SR));
  CARRY4 icmp_ln187_fu_123_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln187_fu_123_p2_carry_n_2,icmp_ln187_fu_123_p2_carry_n_3,icmp_ln187_fu_123_p2_carry_n_4,icmp_ln187_fu_123_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln187_fu_123_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln187_fu_123_p2_carry_i_1_n_2,icmp_ln187_fu_123_p2_carry_i_2_n_2,icmp_ln187_fu_123_p2_carry_i_3_n_2,icmp_ln187_fu_123_p2_carry_i_4_n_2}));
  CARRY4 icmp_ln187_fu_123_p2_carry__0
       (.CI(icmp_ln187_fu_123_p2_carry_n_2),
        .CO({icmp_ln187_fu_123_p2_carry__0_n_2,icmp_ln187_fu_123_p2_carry__0_n_3,icmp_ln187_fu_123_p2_carry__0_n_4,icmp_ln187_fu_123_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln187_fu_123_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln187_fu_123_p2_carry__0_i_1_n_2,icmp_ln187_fu_123_p2_carry__0_i_2_n_2,icmp_ln187_fu_123_p2_carry__0_i_3_n_2,icmp_ln187_fu_123_p2_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry__0_i_1
       (.I0(rep_fu_68_reg[21]),
        .I1(numReps_read_reg_206[21]),
        .I2(rep_fu_68_reg[22]),
        .I3(numReps_read_reg_206[22]),
        .I4(rep_fu_68_reg[23]),
        .I5(numReps_read_reg_206[23]),
        .O(icmp_ln187_fu_123_p2_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry__0_i_2
       (.I0(rep_fu_68_reg[18]),
        .I1(numReps_read_reg_206[18]),
        .I2(rep_fu_68_reg[19]),
        .I3(numReps_read_reg_206[19]),
        .I4(rep_fu_68_reg[20]),
        .I5(numReps_read_reg_206[20]),
        .O(icmp_ln187_fu_123_p2_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry__0_i_3
       (.I0(rep_fu_68_reg[15]),
        .I1(numReps_read_reg_206[15]),
        .I2(rep_fu_68_reg[16]),
        .I3(numReps_read_reg_206[16]),
        .I4(rep_fu_68_reg[17]),
        .I5(numReps_read_reg_206[17]),
        .O(icmp_ln187_fu_123_p2_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry__0_i_4
       (.I0(rep_fu_68_reg[12]),
        .I1(numReps_read_reg_206[12]),
        .I2(rep_fu_68_reg[13]),
        .I3(numReps_read_reg_206[13]),
        .I4(rep_fu_68_reg[14]),
        .I5(numReps_read_reg_206[14]),
        .O(icmp_ln187_fu_123_p2_carry__0_i_4_n_2));
  CARRY4 icmp_ln187_fu_123_p2_carry__1
       (.CI(icmp_ln187_fu_123_p2_carry__0_n_2),
        .CO({NLW_icmp_ln187_fu_123_p2_carry__1_CO_UNCONNECTED[3],CO,icmp_ln187_fu_123_p2_carry__1_n_4,icmp_ln187_fu_123_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln187_fu_123_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln187_fu_123_p2_carry__1_i_1_n_2,icmp_ln187_fu_123_p2_carry__1_i_2_n_2,icmp_ln187_fu_123_p2_carry__1_i_3_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln187_fu_123_p2_carry__1_i_1
       (.I0(rep_fu_68_reg[30]),
        .I1(numReps_read_reg_206[30]),
        .I2(rep_fu_68_reg[31]),
        .I3(numReps_read_reg_206[31]),
        .O(icmp_ln187_fu_123_p2_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry__1_i_2
       (.I0(rep_fu_68_reg[27]),
        .I1(numReps_read_reg_206[27]),
        .I2(rep_fu_68_reg[28]),
        .I3(numReps_read_reg_206[28]),
        .I4(rep_fu_68_reg[29]),
        .I5(numReps_read_reg_206[29]),
        .O(icmp_ln187_fu_123_p2_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry__1_i_3
       (.I0(rep_fu_68_reg[24]),
        .I1(numReps_read_reg_206[24]),
        .I2(rep_fu_68_reg[25]),
        .I3(numReps_read_reg_206[25]),
        .I4(rep_fu_68_reg[26]),
        .I5(numReps_read_reg_206[26]),
        .O(icmp_ln187_fu_123_p2_carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry_i_1
       (.I0(rep_fu_68_reg[9]),
        .I1(numReps_read_reg_206[9]),
        .I2(rep_fu_68_reg[10]),
        .I3(numReps_read_reg_206[10]),
        .I4(rep_fu_68_reg[11]),
        .I5(numReps_read_reg_206[11]),
        .O(icmp_ln187_fu_123_p2_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry_i_2
       (.I0(rep_fu_68_reg[6]),
        .I1(numReps_read_reg_206[6]),
        .I2(rep_fu_68_reg[7]),
        .I3(numReps_read_reg_206[7]),
        .I4(rep_fu_68_reg[8]),
        .I5(numReps_read_reg_206[8]),
        .O(icmp_ln187_fu_123_p2_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry_i_3
       (.I0(rep_fu_68_reg[5]),
        .I1(numReps_read_reg_206[5]),
        .I2(rep_fu_68_reg[3]),
        .I3(numReps_read_reg_206[3]),
        .I4(numReps_read_reg_206[4]),
        .I5(rep_fu_68_reg[4]),
        .O(icmp_ln187_fu_123_p2_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln187_fu_123_p2_carry_i_4
       (.I0(numReps_read_reg_206[2]),
        .I1(rep_fu_68_reg[2]),
        .I2(numReps_read_reg_206[1]),
        .I3(rep_fu_68_reg[1]),
        .I4(numReps_read_reg_206[0]),
        .I5(rep_fu_68_reg[0]),
        .O(icmp_ln187_fu_123_p2_carry_i_4_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln189_reg_227[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(icmp_ln189_reg_2270));
  LUT5 #(
    .INIT(32'h90090000)) 
    \icmp_ln189_reg_227[0]_i_2 
       (.I0(rep_fu_68_reg[3]),
        .I1(numReps_read_reg_206[3]),
        .I2(rep_fu_68_reg[0]),
        .I3(numReps_read_reg_206[0]),
        .I4(\icmp_ln189_reg_227[0]_i_3_n_2 ),
        .O(icmp_ln189_fu_132_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln189_reg_227[0]_i_3 
       (.I0(rep_fu_68_reg[1]),
        .I1(numReps_read_reg_206[1]),
        .I2(rep_fu_68_reg[2]),
        .I3(numReps_read_reg_206[2]),
        .O(\icmp_ln189_reg_227[0]_i_3_n_2 ));
  FDRE \icmp_ln189_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(icmp_ln189_fu_132_p2),
        .Q(icmp_ln189_reg_227),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .O(Stream2Mem_Batch_64u_4096u_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][33]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][34]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][35]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][36]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][37]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][38]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][39]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][40]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][41]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][43]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][44]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][45]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][46]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][47]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][48]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][49]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][50]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][51]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][52]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][53]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][54]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][55]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][56]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][57]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][58]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][59]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][60]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mem_reg[3][73]_srl4_i_1 
       (.I0(gmem_AWREADY),
        .I1(icmp_ln189_reg_227),
        .I2(Q[2]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][77]_srl4_i_1 
       (.I0(Q[2]),
        .I1(icmp_ln189_reg_227),
        .I2(gmem_AWREADY),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(Q[2]),
        .I1(gmem_AWREADY),
        .I2(trunc_ln1_reg_231[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_70
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state12),
        .O(mem_reg_i_70_n_2));
  FDRE \numReps_read_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_206_reg[0]_0 ),
        .Q(numReps_read_reg_206[0]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(numReps_read_reg_206[10]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(numReps_read_reg_206[11]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(numReps_read_reg_206[12]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(numReps_read_reg_206[13]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(numReps_read_reg_206[14]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(numReps_read_reg_206[15]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(numReps_read_reg_206[16]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(numReps_read_reg_206[17]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(numReps_read_reg_206[18]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(numReps_read_reg_206[19]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_206_reg[1]_0 ),
        .Q(numReps_read_reg_206[1]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[16]),
        .Q(numReps_read_reg_206[20]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[17]),
        .Q(numReps_read_reg_206[21]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[18]),
        .Q(numReps_read_reg_206[22]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[19]),
        .Q(numReps_read_reg_206[23]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[20]),
        .Q(numReps_read_reg_206[24]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[21]),
        .Q(numReps_read_reg_206[25]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[22]),
        .Q(numReps_read_reg_206[26]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[23]),
        .Q(numReps_read_reg_206[27]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[24]),
        .Q(numReps_read_reg_206[28]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[25]),
        .Q(numReps_read_reg_206[29]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_206_reg[2]_0 ),
        .Q(numReps_read_reg_206[2]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[26]),
        .Q(numReps_read_reg_206[30]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[27]),
        .Q(numReps_read_reg_206[31]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\numReps_read_reg_206_reg[3]_0 ),
        .Q(numReps_read_reg_206[3]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(numReps_read_reg_206[4]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(numReps_read_reg_206[5]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(numReps_read_reg_206[6]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(numReps_read_reg_206[7]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(numReps_read_reg_206[8]),
        .R(1'b0));
  FDRE \numReps_read_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(numReps_read_reg_206[9]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(out_read_reg_211[10]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(out_read_reg_211[11]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(out_read_reg_211[12]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(out_read_reg_211[13]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[11]),
        .Q(out_read_reg_211[14]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[12]),
        .Q(out_read_reg_211[15]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[13]),
        .Q(out_read_reg_211[16]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[14]),
        .Q(out_read_reg_211[17]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[15]),
        .Q(out_read_reg_211[18]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[16]),
        .Q(out_read_reg_211[19]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[17]),
        .Q(out_read_reg_211[20]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[18]),
        .Q(out_read_reg_211[21]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[19]),
        .Q(out_read_reg_211[22]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[20]),
        .Q(out_read_reg_211[23]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[21]),
        .Q(out_read_reg_211[24]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[22]),
        .Q(out_read_reg_211[25]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[23]),
        .Q(out_read_reg_211[26]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[24]),
        .Q(out_read_reg_211[27]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[25]),
        .Q(out_read_reg_211[28]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[26]),
        .Q(out_read_reg_211[29]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[27]),
        .Q(out_read_reg_211[30]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[28]),
        .Q(out_read_reg_211[31]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[29]),
        .Q(out_read_reg_211[32]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[30]),
        .Q(out_read_reg_211[33]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[31]),
        .Q(out_read_reg_211[34]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[32]),
        .Q(out_read_reg_211[35]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[33]),
        .Q(out_read_reg_211[36]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[34]),
        .Q(out_read_reg_211[37]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[35]),
        .Q(out_read_reg_211[38]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[36]),
        .Q(out_read_reg_211[39]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(out_read_reg_211[3]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[37]),
        .Q(out_read_reg_211[40]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[38]),
        .Q(out_read_reg_211[41]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[39]),
        .Q(out_read_reg_211[42]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[40]),
        .Q(out_read_reg_211[43]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[41]),
        .Q(out_read_reg_211[44]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[42]),
        .Q(out_read_reg_211[45]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[43]),
        .Q(out_read_reg_211[46]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[44]),
        .Q(out_read_reg_211[47]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[45]),
        .Q(out_read_reg_211[48]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[46]),
        .Q(out_read_reg_211[49]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(out_read_reg_211[4]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[47]),
        .Q(out_read_reg_211[50]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[48]),
        .Q(out_read_reg_211[51]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[49]),
        .Q(out_read_reg_211[52]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[50]),
        .Q(out_read_reg_211[53]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[51]),
        .Q(out_read_reg_211[54]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[52]),
        .Q(out_read_reg_211[55]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[53]),
        .Q(out_read_reg_211[56]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[54]),
        .Q(out_read_reg_211[57]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[55]),
        .Q(out_read_reg_211[58]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[56]),
        .Q(out_read_reg_211[59]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(out_read_reg_211[5]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[57]),
        .Q(out_read_reg_211[60]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[58]),
        .Q(out_read_reg_211[61]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[59]),
        .Q(out_read_reg_211[62]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[60]),
        .Q(out_read_reg_211[63]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(out_read_reg_211[6]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(out_read_reg_211[7]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(out_read_reg_211[8]),
        .R(1'b0));
  FDRE \out_read_reg_211_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(out_read_reg_211[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h807F)) 
    \rep_fu_68[0]_i_4 
       (.I0(gmem_AWREADY),
        .I1(icmp_ln189_reg_227),
        .I2(Q[2]),
        .I3(rep_fu_68_reg[0]),
        .O(\rep_fu_68[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rep_fu_68[4]_i_2 
       (.I0(Q[2]),
        .I1(icmp_ln189_reg_227),
        .I2(gmem_AWREADY),
        .O(\rep_fu_68[4]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \rep_fu_68[4]_i_3 
       (.I0(gmem_AWREADY),
        .I1(icmp_ln189_reg_227),
        .I2(Q[2]),
        .I3(rep_fu_68_reg[4]),
        .O(\rep_fu_68[4]_i_3_n_2 ));
  FDRE \rep_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[0]_i_3_n_9 ),
        .Q(rep_fu_68_reg[0]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\rep_fu_68_reg[0]_i_3_n_2 ,\rep_fu_68_reg[0]_i_3_n_3 ,\rep_fu_68_reg[0]_i_3_n_4 ,\rep_fu_68_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rep_fu_68_reg[0]}),
        .O({\rep_fu_68_reg[0]_i_3_n_6 ,\rep_fu_68_reg[0]_i_3_n_7 ,\rep_fu_68_reg[0]_i_3_n_8 ,\rep_fu_68_reg[0]_i_3_n_9 }),
        .S({rep_fu_68_reg[3:1],\rep_fu_68[0]_i_4_n_2 }));
  FDRE \rep_fu_68_reg[10] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[8]_i_1_n_7 ),
        .Q(rep_fu_68_reg[10]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[11] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[8]_i_1_n_6 ),
        .Q(rep_fu_68_reg[11]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[12] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[12]_i_1_n_9 ),
        .Q(rep_fu_68_reg[12]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[12]_i_1 
       (.CI(\rep_fu_68_reg[8]_i_1_n_2 ),
        .CO({\rep_fu_68_reg[12]_i_1_n_2 ,\rep_fu_68_reg[12]_i_1_n_3 ,\rep_fu_68_reg[12]_i_1_n_4 ,\rep_fu_68_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[12]_i_1_n_6 ,\rep_fu_68_reg[12]_i_1_n_7 ,\rep_fu_68_reg[12]_i_1_n_8 ,\rep_fu_68_reg[12]_i_1_n_9 }),
        .S(rep_fu_68_reg[15:12]));
  FDRE \rep_fu_68_reg[13] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[12]_i_1_n_8 ),
        .Q(rep_fu_68_reg[13]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[14] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[12]_i_1_n_7 ),
        .Q(rep_fu_68_reg[14]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[15] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[12]_i_1_n_6 ),
        .Q(rep_fu_68_reg[15]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[16] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[16]_i_1_n_9 ),
        .Q(rep_fu_68_reg[16]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[16]_i_1 
       (.CI(\rep_fu_68_reg[12]_i_1_n_2 ),
        .CO({\rep_fu_68_reg[16]_i_1_n_2 ,\rep_fu_68_reg[16]_i_1_n_3 ,\rep_fu_68_reg[16]_i_1_n_4 ,\rep_fu_68_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[16]_i_1_n_6 ,\rep_fu_68_reg[16]_i_1_n_7 ,\rep_fu_68_reg[16]_i_1_n_8 ,\rep_fu_68_reg[16]_i_1_n_9 }),
        .S(rep_fu_68_reg[19:16]));
  FDRE \rep_fu_68_reg[17] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[16]_i_1_n_8 ),
        .Q(rep_fu_68_reg[17]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[18] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[16]_i_1_n_7 ),
        .Q(rep_fu_68_reg[18]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[19] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[16]_i_1_n_6 ),
        .Q(rep_fu_68_reg[19]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[0]_i_3_n_8 ),
        .Q(rep_fu_68_reg[1]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[20] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[20]_i_1_n_9 ),
        .Q(rep_fu_68_reg[20]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[20]_i_1 
       (.CI(\rep_fu_68_reg[16]_i_1_n_2 ),
        .CO({\rep_fu_68_reg[20]_i_1_n_2 ,\rep_fu_68_reg[20]_i_1_n_3 ,\rep_fu_68_reg[20]_i_1_n_4 ,\rep_fu_68_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[20]_i_1_n_6 ,\rep_fu_68_reg[20]_i_1_n_7 ,\rep_fu_68_reg[20]_i_1_n_8 ,\rep_fu_68_reg[20]_i_1_n_9 }),
        .S(rep_fu_68_reg[23:20]));
  FDRE \rep_fu_68_reg[21] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[20]_i_1_n_8 ),
        .Q(rep_fu_68_reg[21]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[22] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[20]_i_1_n_7 ),
        .Q(rep_fu_68_reg[22]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[23] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[20]_i_1_n_6 ),
        .Q(rep_fu_68_reg[23]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[24] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[24]_i_1_n_9 ),
        .Q(rep_fu_68_reg[24]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[24]_i_1 
       (.CI(\rep_fu_68_reg[20]_i_1_n_2 ),
        .CO({\rep_fu_68_reg[24]_i_1_n_2 ,\rep_fu_68_reg[24]_i_1_n_3 ,\rep_fu_68_reg[24]_i_1_n_4 ,\rep_fu_68_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[24]_i_1_n_6 ,\rep_fu_68_reg[24]_i_1_n_7 ,\rep_fu_68_reg[24]_i_1_n_8 ,\rep_fu_68_reg[24]_i_1_n_9 }),
        .S(rep_fu_68_reg[27:24]));
  FDRE \rep_fu_68_reg[25] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[24]_i_1_n_8 ),
        .Q(rep_fu_68_reg[25]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[26] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[24]_i_1_n_7 ),
        .Q(rep_fu_68_reg[26]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[27] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[24]_i_1_n_6 ),
        .Q(rep_fu_68_reg[27]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[28] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[28]_i_1_n_9 ),
        .Q(rep_fu_68_reg[28]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[28]_i_1 
       (.CI(\rep_fu_68_reg[24]_i_1_n_2 ),
        .CO({\NLW_rep_fu_68_reg[28]_i_1_CO_UNCONNECTED [3],\rep_fu_68_reg[28]_i_1_n_3 ,\rep_fu_68_reg[28]_i_1_n_4 ,\rep_fu_68_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[28]_i_1_n_6 ,\rep_fu_68_reg[28]_i_1_n_7 ,\rep_fu_68_reg[28]_i_1_n_8 ,\rep_fu_68_reg[28]_i_1_n_9 }),
        .S(rep_fu_68_reg[31:28]));
  FDRE \rep_fu_68_reg[29] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[28]_i_1_n_8 ),
        .Q(rep_fu_68_reg[29]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[0]_i_3_n_7 ),
        .Q(rep_fu_68_reg[2]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[30] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[28]_i_1_n_7 ),
        .Q(rep_fu_68_reg[30]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[31] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[28]_i_1_n_6 ),
        .Q(rep_fu_68_reg[31]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[0]_i_3_n_6 ),
        .Q(rep_fu_68_reg[3]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[4]_i_1_n_9 ),
        .Q(rep_fu_68_reg[4]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[4]_i_1 
       (.CI(\rep_fu_68_reg[0]_i_3_n_2 ),
        .CO({\rep_fu_68_reg[4]_i_1_n_2 ,\rep_fu_68_reg[4]_i_1_n_3 ,\rep_fu_68_reg[4]_i_1_n_4 ,\rep_fu_68_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rep_fu_68[4]_i_2_n_2 }),
        .O({\rep_fu_68_reg[4]_i_1_n_6 ,\rep_fu_68_reg[4]_i_1_n_7 ,\rep_fu_68_reg[4]_i_1_n_8 ,\rep_fu_68_reg[4]_i_1_n_9 }),
        .S({rep_fu_68_reg[7:5],\rep_fu_68[4]_i_3_n_2 }));
  FDRE \rep_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[4]_i_1_n_8 ),
        .Q(rep_fu_68_reg[5]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[4]_i_1_n_7 ),
        .Q(rep_fu_68_reg[6]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[4]_i_1_n_6 ),
        .Q(rep_fu_68_reg[7]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  FDRE \rep_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[8]_i_1_n_9 ),
        .Q(rep_fu_68_reg[8]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \rep_fu_68_reg[8]_i_1 
       (.CI(\rep_fu_68_reg[4]_i_1_n_2 ),
        .CO({\rep_fu_68_reg[8]_i_1_n_2 ,\rep_fu_68_reg[8]_i_1_n_3 ,\rep_fu_68_reg[8]_i_1_n_4 ,\rep_fu_68_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rep_fu_68_reg[8]_i_1_n_6 ,\rep_fu_68_reg[8]_i_1_n_7 ,\rep_fu_68_reg[8]_i_1_n_8 ,\rep_fu_68_reg[8]_i_1_n_9 }),
        .S(rep_fu_68_reg[11:8]));
  FDRE \rep_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(m_axi_gmem_AWVALID12_out),
        .D(\rep_fu_68_reg[8]_i_1_n_8 ),
        .Q(rep_fu_68_reg[9]),
        .R(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[11]_i_2 
       (.I0(out_read_reg_211[14]),
        .I1(rep_fu_68_reg[2]),
        .O(\trunc_ln1_reg_231[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[11]_i_3 
       (.I0(out_read_reg_211[13]),
        .I1(rep_fu_68_reg[1]),
        .O(\trunc_ln1_reg_231[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[11]_i_4 
       (.I0(out_read_reg_211[12]),
        .I1(rep_fu_68_reg[0]),
        .O(\trunc_ln1_reg_231[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[15]_i_2 
       (.I0(out_read_reg_211[18]),
        .I1(rep_fu_68_reg[6]),
        .O(\trunc_ln1_reg_231[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[15]_i_3 
       (.I0(out_read_reg_211[17]),
        .I1(rep_fu_68_reg[5]),
        .O(\trunc_ln1_reg_231[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[15]_i_4 
       (.I0(out_read_reg_211[16]),
        .I1(rep_fu_68_reg[4]),
        .O(\trunc_ln1_reg_231[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[15]_i_5 
       (.I0(out_read_reg_211[15]),
        .I1(rep_fu_68_reg[3]),
        .O(\trunc_ln1_reg_231[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[19]_i_2 
       (.I0(out_read_reg_211[22]),
        .I1(rep_fu_68_reg[10]),
        .O(\trunc_ln1_reg_231[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[19]_i_3 
       (.I0(out_read_reg_211[21]),
        .I1(rep_fu_68_reg[9]),
        .O(\trunc_ln1_reg_231[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[19]_i_4 
       (.I0(out_read_reg_211[20]),
        .I1(rep_fu_68_reg[8]),
        .O(\trunc_ln1_reg_231[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[19]_i_5 
       (.I0(out_read_reg_211[19]),
        .I1(rep_fu_68_reg[7]),
        .O(\trunc_ln1_reg_231[19]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[23]_i_2 
       (.I0(out_read_reg_211[26]),
        .I1(rep_fu_68_reg[14]),
        .O(\trunc_ln1_reg_231[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[23]_i_3 
       (.I0(out_read_reg_211[25]),
        .I1(rep_fu_68_reg[13]),
        .O(\trunc_ln1_reg_231[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[23]_i_4 
       (.I0(out_read_reg_211[24]),
        .I1(rep_fu_68_reg[12]),
        .O(\trunc_ln1_reg_231[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[23]_i_5 
       (.I0(out_read_reg_211[23]),
        .I1(rep_fu_68_reg[11]),
        .O(\trunc_ln1_reg_231[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[27]_i_2 
       (.I0(out_read_reg_211[30]),
        .I1(rep_fu_68_reg[18]),
        .O(\trunc_ln1_reg_231[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[27]_i_3 
       (.I0(out_read_reg_211[29]),
        .I1(rep_fu_68_reg[17]),
        .O(\trunc_ln1_reg_231[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[27]_i_4 
       (.I0(out_read_reg_211[28]),
        .I1(rep_fu_68_reg[16]),
        .O(\trunc_ln1_reg_231[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[27]_i_5 
       (.I0(out_read_reg_211[27]),
        .I1(rep_fu_68_reg[15]),
        .O(\trunc_ln1_reg_231[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[31]_i_2 
       (.I0(out_read_reg_211[34]),
        .I1(rep_fu_68_reg[22]),
        .O(\trunc_ln1_reg_231[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[31]_i_3 
       (.I0(out_read_reg_211[33]),
        .I1(rep_fu_68_reg[21]),
        .O(\trunc_ln1_reg_231[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[31]_i_4 
       (.I0(out_read_reg_211[32]),
        .I1(rep_fu_68_reg[20]),
        .O(\trunc_ln1_reg_231[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_231[31]_i_5 
       (.I0(out_read_reg_211[31]),
        .I1(rep_fu_68_reg[19]),
        .O(\trunc_ln1_reg_231[31]_i_5_n_2 ));
  FDRE \trunc_ln1_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[3]),
        .Q(trunc_ln1_reg_231[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[13]),
        .Q(trunc_ln1_reg_231[10]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[14]),
        .Q(trunc_ln1_reg_231[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[11]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_231_reg[11]_i_1_n_2 ,\trunc_ln1_reg_231_reg[11]_i_1_n_3 ,\trunc_ln1_reg_231_reg[11]_i_1_n_4 ,\trunc_ln1_reg_231_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({out_read_reg_211[14:12],1'b0}),
        .O(add_ln153_fu_153_p2[14:11]),
        .S({\trunc_ln1_reg_231[11]_i_2_n_2 ,\trunc_ln1_reg_231[11]_i_3_n_2 ,\trunc_ln1_reg_231[11]_i_4_n_2 ,out_read_reg_211[11]}));
  FDRE \trunc_ln1_reg_231_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[15]),
        .Q(trunc_ln1_reg_231[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[13] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[16]),
        .Q(trunc_ln1_reg_231[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[14] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[17]),
        .Q(trunc_ln1_reg_231[14]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[15] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[18]),
        .Q(trunc_ln1_reg_231[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[15]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[11]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[15]_i_1_n_2 ,\trunc_ln1_reg_231_reg[15]_i_1_n_3 ,\trunc_ln1_reg_231_reg[15]_i_1_n_4 ,\trunc_ln1_reg_231_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_211[18:15]),
        .O(add_ln153_fu_153_p2[18:15]),
        .S({\trunc_ln1_reg_231[15]_i_2_n_2 ,\trunc_ln1_reg_231[15]_i_3_n_2 ,\trunc_ln1_reg_231[15]_i_4_n_2 ,\trunc_ln1_reg_231[15]_i_5_n_2 }));
  FDRE \trunc_ln1_reg_231_reg[16] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[19]),
        .Q(trunc_ln1_reg_231[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[17] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[20]),
        .Q(trunc_ln1_reg_231[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[18] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[21]),
        .Q(trunc_ln1_reg_231[18]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[19] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[22]),
        .Q(trunc_ln1_reg_231[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[19]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[15]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[19]_i_1_n_2 ,\trunc_ln1_reg_231_reg[19]_i_1_n_3 ,\trunc_ln1_reg_231_reg[19]_i_1_n_4 ,\trunc_ln1_reg_231_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_211[22:19]),
        .O(add_ln153_fu_153_p2[22:19]),
        .S({\trunc_ln1_reg_231[19]_i_2_n_2 ,\trunc_ln1_reg_231[19]_i_3_n_2 ,\trunc_ln1_reg_231[19]_i_4_n_2 ,\trunc_ln1_reg_231[19]_i_5_n_2 }));
  FDRE \trunc_ln1_reg_231_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[4]),
        .Q(trunc_ln1_reg_231[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[20] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[23]),
        .Q(trunc_ln1_reg_231[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[21] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[24]),
        .Q(trunc_ln1_reg_231[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[22] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[25]),
        .Q(trunc_ln1_reg_231[22]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[23] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[26]),
        .Q(trunc_ln1_reg_231[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[23]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[19]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[23]_i_1_n_2 ,\trunc_ln1_reg_231_reg[23]_i_1_n_3 ,\trunc_ln1_reg_231_reg[23]_i_1_n_4 ,\trunc_ln1_reg_231_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_211[26:23]),
        .O(add_ln153_fu_153_p2[26:23]),
        .S({\trunc_ln1_reg_231[23]_i_2_n_2 ,\trunc_ln1_reg_231[23]_i_3_n_2 ,\trunc_ln1_reg_231[23]_i_4_n_2 ,\trunc_ln1_reg_231[23]_i_5_n_2 }));
  FDRE \trunc_ln1_reg_231_reg[24] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[27]),
        .Q(trunc_ln1_reg_231[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[25] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[28]),
        .Q(trunc_ln1_reg_231[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[26] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[29]),
        .Q(trunc_ln1_reg_231[26]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[27] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[30]),
        .Q(trunc_ln1_reg_231[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[27]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[23]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[27]_i_1_n_2 ,\trunc_ln1_reg_231_reg[27]_i_1_n_3 ,\trunc_ln1_reg_231_reg[27]_i_1_n_4 ,\trunc_ln1_reg_231_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_211[30:27]),
        .O(add_ln153_fu_153_p2[30:27]),
        .S({\trunc_ln1_reg_231[27]_i_2_n_2 ,\trunc_ln1_reg_231[27]_i_3_n_2 ,\trunc_ln1_reg_231[27]_i_4_n_2 ,\trunc_ln1_reg_231[27]_i_5_n_2 }));
  FDRE \trunc_ln1_reg_231_reg[28] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[31]),
        .Q(trunc_ln1_reg_231[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[29] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[32]),
        .Q(trunc_ln1_reg_231[29]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[5]),
        .Q(trunc_ln1_reg_231[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[30] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[33]),
        .Q(trunc_ln1_reg_231[30]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[31] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[34]),
        .Q(trunc_ln1_reg_231[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[31]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[27]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[31]_i_1_n_2 ,\trunc_ln1_reg_231_reg[31]_i_1_n_3 ,\trunc_ln1_reg_231_reg[31]_i_1_n_4 ,\trunc_ln1_reg_231_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(out_read_reg_211[34:31]),
        .O(add_ln153_fu_153_p2[34:31]),
        .S({\trunc_ln1_reg_231[31]_i_2_n_2 ,\trunc_ln1_reg_231[31]_i_3_n_2 ,\trunc_ln1_reg_231[31]_i_4_n_2 ,\trunc_ln1_reg_231[31]_i_5_n_2 }));
  FDRE \trunc_ln1_reg_231_reg[32] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[35]),
        .Q(trunc_ln1_reg_231[32]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[33] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[36]),
        .Q(trunc_ln1_reg_231[33]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[34] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[37]),
        .Q(trunc_ln1_reg_231[34]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[35] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[38]),
        .Q(trunc_ln1_reg_231[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[35]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[31]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[35]_i_1_n_2 ,\trunc_ln1_reg_231_reg[35]_i_1_n_3 ,\trunc_ln1_reg_231_reg[35]_i_1_n_4 ,\trunc_ln1_reg_231_reg[35]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_153_p2[38:35]),
        .S(out_read_reg_211[38:35]));
  FDRE \trunc_ln1_reg_231_reg[36] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[39]),
        .Q(trunc_ln1_reg_231[36]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[37] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[40]),
        .Q(trunc_ln1_reg_231[37]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[38] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[41]),
        .Q(trunc_ln1_reg_231[38]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[39] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[42]),
        .Q(trunc_ln1_reg_231[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[39]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[35]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[39]_i_1_n_2 ,\trunc_ln1_reg_231_reg[39]_i_1_n_3 ,\trunc_ln1_reg_231_reg[39]_i_1_n_4 ,\trunc_ln1_reg_231_reg[39]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_153_p2[42:39]),
        .S(out_read_reg_211[42:39]));
  FDRE \trunc_ln1_reg_231_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[6]),
        .Q(trunc_ln1_reg_231[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[40] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[43]),
        .Q(trunc_ln1_reg_231[40]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[41] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[44]),
        .Q(trunc_ln1_reg_231[41]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[42] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[45]),
        .Q(trunc_ln1_reg_231[42]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[43] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[46]),
        .Q(trunc_ln1_reg_231[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[43]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[39]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[43]_i_1_n_2 ,\trunc_ln1_reg_231_reg[43]_i_1_n_3 ,\trunc_ln1_reg_231_reg[43]_i_1_n_4 ,\trunc_ln1_reg_231_reg[43]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_153_p2[46:43]),
        .S(out_read_reg_211[46:43]));
  FDRE \trunc_ln1_reg_231_reg[44] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[47]),
        .Q(trunc_ln1_reg_231[44]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[45] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[48]),
        .Q(trunc_ln1_reg_231[45]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[46] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[49]),
        .Q(trunc_ln1_reg_231[46]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[47] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[50]),
        .Q(trunc_ln1_reg_231[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[47]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[43]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[47]_i_1_n_2 ,\trunc_ln1_reg_231_reg[47]_i_1_n_3 ,\trunc_ln1_reg_231_reg[47]_i_1_n_4 ,\trunc_ln1_reg_231_reg[47]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_153_p2[50:47]),
        .S(out_read_reg_211[50:47]));
  FDRE \trunc_ln1_reg_231_reg[48] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[51]),
        .Q(trunc_ln1_reg_231[48]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[49] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[52]),
        .Q(trunc_ln1_reg_231[49]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[7]),
        .Q(trunc_ln1_reg_231[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[50] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[53]),
        .Q(trunc_ln1_reg_231[50]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[51] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[54]),
        .Q(trunc_ln1_reg_231[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[51]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[47]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[51]_i_1_n_2 ,\trunc_ln1_reg_231_reg[51]_i_1_n_3 ,\trunc_ln1_reg_231_reg[51]_i_1_n_4 ,\trunc_ln1_reg_231_reg[51]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_153_p2[54:51]),
        .S(out_read_reg_211[54:51]));
  FDRE \trunc_ln1_reg_231_reg[52] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[55]),
        .Q(trunc_ln1_reg_231[52]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[53] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[56]),
        .Q(trunc_ln1_reg_231[53]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[54] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[57]),
        .Q(trunc_ln1_reg_231[54]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[55] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[58]),
        .Q(trunc_ln1_reg_231[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[55]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[51]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[55]_i_1_n_2 ,\trunc_ln1_reg_231_reg[55]_i_1_n_3 ,\trunc_ln1_reg_231_reg[55]_i_1_n_4 ,\trunc_ln1_reg_231_reg[55]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_153_p2[58:55]),
        .S(out_read_reg_211[58:55]));
  FDRE \trunc_ln1_reg_231_reg[56] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[59]),
        .Q(trunc_ln1_reg_231[56]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[57] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[60]),
        .Q(trunc_ln1_reg_231[57]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[58] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[61]),
        .Q(trunc_ln1_reg_231[58]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[59] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[62]),
        .Q(trunc_ln1_reg_231[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[59]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[55]_i_1_n_2 ),
        .CO({\trunc_ln1_reg_231_reg[59]_i_1_n_2 ,\trunc_ln1_reg_231_reg[59]_i_1_n_3 ,\trunc_ln1_reg_231_reg[59]_i_1_n_4 ,\trunc_ln1_reg_231_reg[59]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln153_fu_153_p2[62:59]),
        .S(out_read_reg_211[62:59]));
  FDRE \trunc_ln1_reg_231_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[8]),
        .Q(trunc_ln1_reg_231[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[60] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[63]),
        .Q(trunc_ln1_reg_231[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_231_reg[60]_i_1 
       (.CI(\trunc_ln1_reg_231_reg[59]_i_1_n_2 ),
        .CO(\NLW_trunc_ln1_reg_231_reg[60]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1_reg_231_reg[60]_i_1_O_UNCONNECTED [3:1],add_ln153_fu_153_p2[63]}),
        .S({1'b0,1'b0,1'b0,out_read_reg_211[63]}));
  FDRE \trunc_ln1_reg_231_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[9]),
        .Q(trunc_ln1_reg_231[6]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(out_read_reg_211[10]),
        .Q(trunc_ln1_reg_231[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[11]),
        .Q(trunc_ln1_reg_231[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_231_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln189_reg_2270),
        .D(add_ln153_fu_153_p2[12]),
        .Q(trunc_ln1_reg_231[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3
   (t_fu_56,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    mOutPtr0__1,
    D,
    E,
    ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    \ap_CS_fsm_reg[1] ,
    \ei_V_reg_202_reg[7]_0 ,
    SR,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    numReps_c_full_n,
    ap_start,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    Q,
    dwc2dma_full_n,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg,
    in0_V_TVALID_int_regslice,
    icmp_ln508_fu_97_p2_carry__1_0,
    \ei_V_reg_202_reg[7]_1 );
  output t_fu_56;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output mOutPtr0__1;
  output [1:0]D;
  output [0:0]E;
  output ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  output \ap_CS_fsm_reg[1] ;
  output [63:0]\ei_V_reg_202_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input numReps_c_full_n;
  input ap_start;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input [2:0]Q;
  input dwc2dma_full_n;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg;
  input in0_V_TVALID_int_regslice;
  input [19:0]icmp_ln508_fu_97_p2_carry__1_0;
  input [7:0]\ei_V_reg_202_reg[7]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire [1:1]ap_NS_iter1_fsm;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_2;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_2_n_2;
  wire ap_ready_int1;
  wire ap_rst_n;
  wire [31:0]ap_sig_allocacmp_i_load;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire dwc2dma_full_n;
  wire [63:0]\ei_V_reg_202_reg[7]_0 ;
  wire [7:0]\ei_V_reg_202_reg[7]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg;
  wire [31:1]i_1_fu_112_p2;
  wire i_1_fu_112_p2_carry__0_n_2;
  wire i_1_fu_112_p2_carry__0_n_3;
  wire i_1_fu_112_p2_carry__0_n_4;
  wire i_1_fu_112_p2_carry__0_n_5;
  wire i_1_fu_112_p2_carry__1_n_2;
  wire i_1_fu_112_p2_carry__1_n_3;
  wire i_1_fu_112_p2_carry__1_n_4;
  wire i_1_fu_112_p2_carry__1_n_5;
  wire i_1_fu_112_p2_carry__2_n_2;
  wire i_1_fu_112_p2_carry__2_n_3;
  wire i_1_fu_112_p2_carry__2_n_4;
  wire i_1_fu_112_p2_carry__2_n_5;
  wire i_1_fu_112_p2_carry__3_n_2;
  wire i_1_fu_112_p2_carry__3_n_3;
  wire i_1_fu_112_p2_carry__3_n_4;
  wire i_1_fu_112_p2_carry__3_n_5;
  wire i_1_fu_112_p2_carry__4_n_2;
  wire i_1_fu_112_p2_carry__4_n_3;
  wire i_1_fu_112_p2_carry__4_n_4;
  wire i_1_fu_112_p2_carry__4_n_5;
  wire i_1_fu_112_p2_carry__5_n_2;
  wire i_1_fu_112_p2_carry__5_n_3;
  wire i_1_fu_112_p2_carry__5_n_4;
  wire i_1_fu_112_p2_carry__5_n_5;
  wire i_1_fu_112_p2_carry__6_n_4;
  wire i_1_fu_112_p2_carry__6_n_5;
  wire i_1_fu_112_p2_carry_n_2;
  wire i_1_fu_112_p2_carry_n_3;
  wire i_1_fu_112_p2_carry_n_4;
  wire i_1_fu_112_p2_carry_n_5;
  wire i_fu_52;
  wire \i_fu_52[0]_i_10_n_2 ;
  wire \i_fu_52[0]_i_11_n_2 ;
  wire [31:0]i_fu_52_reg;
  wire icmp_ln508_fu_97_p24_in;
  wire icmp_ln508_fu_97_p2_carry__0_n_2;
  wire icmp_ln508_fu_97_p2_carry__0_n_3;
  wire icmp_ln508_fu_97_p2_carry__0_n_4;
  wire icmp_ln508_fu_97_p2_carry__0_n_5;
  wire [19:0]icmp_ln508_fu_97_p2_carry__1_0;
  wire icmp_ln508_fu_97_p2_carry__1_n_4;
  wire icmp_ln508_fu_97_p2_carry__1_n_5;
  wire icmp_ln508_fu_97_p2_carry_n_2;
  wire icmp_ln508_fu_97_p2_carry_n_3;
  wire icmp_ln508_fu_97_p2_carry_n_4;
  wire icmp_ln508_fu_97_p2_carry_n_5;
  wire icmp_ln508_reg_198;
  wire \icmp_ln508_reg_198[0]_i_1_n_2 ;
  wire icmp_ln517_fu_118_p2;
  wire icmp_ln517_reg_208;
  wire \icmp_ln517_reg_208[0]_i_10_n_2 ;
  wire \icmp_ln517_reg_208[0]_i_11_n_2 ;
  wire \icmp_ln517_reg_208[0]_i_4_n_2 ;
  wire \icmp_ln517_reg_208[0]_i_5_n_2 ;
  wire \icmp_ln517_reg_208[0]_i_6_n_2 ;
  wire \icmp_ln517_reg_208[0]_i_8_n_2 ;
  wire \icmp_ln517_reg_208[0]_i_9_n_2 ;
  wire in0_V_TVALID_int_regslice;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire numReps_c_full_n;
  wire p_Val2_s_fu_480;
  wire p_Val2_s_fu_4800_out;
  wire [31:0]t_2_fu_103_p2;
  wire t_fu_56;
  wire \t_fu_56_reg_n_2_[0] ;
  wire \t_fu_56_reg_n_2_[10] ;
  wire \t_fu_56_reg_n_2_[11] ;
  wire \t_fu_56_reg_n_2_[12] ;
  wire \t_fu_56_reg_n_2_[13] ;
  wire \t_fu_56_reg_n_2_[14] ;
  wire \t_fu_56_reg_n_2_[15] ;
  wire \t_fu_56_reg_n_2_[16] ;
  wire \t_fu_56_reg_n_2_[17] ;
  wire \t_fu_56_reg_n_2_[18] ;
  wire \t_fu_56_reg_n_2_[19] ;
  wire \t_fu_56_reg_n_2_[1] ;
  wire \t_fu_56_reg_n_2_[20] ;
  wire \t_fu_56_reg_n_2_[21] ;
  wire \t_fu_56_reg_n_2_[22] ;
  wire \t_fu_56_reg_n_2_[23] ;
  wire \t_fu_56_reg_n_2_[24] ;
  wire \t_fu_56_reg_n_2_[25] ;
  wire \t_fu_56_reg_n_2_[26] ;
  wire \t_fu_56_reg_n_2_[27] ;
  wire \t_fu_56_reg_n_2_[28] ;
  wire \t_fu_56_reg_n_2_[29] ;
  wire \t_fu_56_reg_n_2_[2] ;
  wire \t_fu_56_reg_n_2_[30] ;
  wire \t_fu_56_reg_n_2_[31] ;
  wire \t_fu_56_reg_n_2_[3] ;
  wire \t_fu_56_reg_n_2_[4] ;
  wire \t_fu_56_reg_n_2_[5] ;
  wire \t_fu_56_reg_n_2_[6] ;
  wire \t_fu_56_reg_n_2_[7] ;
  wire \t_fu_56_reg_n_2_[8] ;
  wire \t_fu_56_reg_n_2_[9] ;
  wire [3:2]NLW_i_1_fu_112_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_1_fu_112_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln508_fu_97_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln508_fu_97_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln508_fu_97_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln508_fu_97_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \SRL_SIG[0][63]_i_1 
       (.I0(Q[2]),
        .I1(dwc2dma_full_n),
        .I2(icmp_ln508_reg_198),
        .I3(icmp_ln517_reg_208),
        .I4(ap_CS_iter1_fsm_state2),
        .O(E));
  LUT4 #(
    .INIT(16'hDDD5)) 
    \ap_CS_iter1_fsm[1]_i_1__1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_73),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(icmp_ln508_fu_97_p24_in),
        .I3(in0_V_TVALID_int_regslice),
        .O(ap_NS_iter1_fsm));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm),
        .Q(ap_CS_iter1_fsm_state2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hC5C0)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_2),
        .I1(icmp_ln508_fu_97_p24_in),
        .I2(ap_ready_int1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(dwc2dma_full_n),
        .I2(icmp_ln517_reg_208),
        .I3(icmp_ln508_reg_198),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_2));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_2),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [0]),
        .Q(\ei_V_reg_202_reg[7]_0 [56]),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [1]),
        .Q(\ei_V_reg_202_reg[7]_0 [57]),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [2]),
        .Q(\ei_V_reg_202_reg[7]_0 [58]),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [3]),
        .Q(\ei_V_reg_202_reg[7]_0 [59]),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [4]),
        .Q(\ei_V_reg_202_reg[7]_0 [60]),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [5]),
        .Q(\ei_V_reg_202_reg[7]_0 [61]),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [6]),
        .Q(\ei_V_reg_202_reg[7]_0 [62]),
        .R(1'b0));
  FDRE \ei_V_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(\ei_V_reg_202_reg[7]_1 [7]),
        .Q(\ei_V_reg_202_reg[7]_0 [63]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln508_fu_97_p24_in),
        .D(t_2_fu_103_p2),
        .O({flow_control_loop_pipe_sequential_init_U_n_2,flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}),
        .SR(SR),
        .\ap_CS_iter1_fsm_reg[1] (flow_control_loop_pipe_sequential_init_U_n_73),
        .ap_CS_iter1_fsm_state2(ap_CS_iter1_fsm_state2),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(D),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_70),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_72),
        .ap_loop_init_int_reg_2({flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .ap_ready_int1(ap_ready_int1),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_i_load(ap_sig_allocacmp_i_load),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .dwc2dma_full_n(dwc2dma_full_n),
        .grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg_reg(p_Val2_s_fu_480),
        .i_fu_52(i_fu_52),
        .i_fu_52_reg(i_fu_52_reg),
        .\i_fu_52_reg[0]_0 (\icmp_ln517_reg_208[0]_i_5_n_2 ),
        .\i_fu_52_reg[0]_1 (\icmp_ln517_reg_208[0]_i_6_n_2 ),
        .\i_fu_52_reg[11] ({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .\i_fu_52_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .\i_fu_52_reg[19] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\i_fu_52_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .\i_fu_52_reg[27] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\i_fu_52_reg[31] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .\i_fu_52_reg[31]_0 (\i_fu_52[0]_i_10_n_2 ),
        .\i_fu_52_reg[31]_1 (\icmp_ln517_reg_208[0]_i_11_n_2 ),
        .\i_fu_52_reg[31]_2 (\icmp_ln517_reg_208[0]_i_10_n_2 ),
        .\i_fu_52_reg[31]_3 (\i_fu_52[0]_i_11_n_2 ),
        .\i_fu_52_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}),
        .i_fu_52_reg_0_sp_1(\icmp_ln517_reg_208[0]_i_4_n_2 ),
        .icmp_ln508_fu_97_p2_carry__1(icmp_ln508_fu_97_p2_carry__1_0),
        .icmp_ln508_reg_198(icmp_ln508_reg_198),
        .icmp_ln517_fu_118_p2(icmp_ln517_fu_118_p2),
        .icmp_ln517_reg_208(icmp_ln517_reg_208),
        .\icmp_ln517_reg_208_reg[0] (i_1_fu_112_p2[3:1]),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .numReps_c_full_n(numReps_c_full_n),
        .\t_fu_56_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}),
        .\t_fu_56_reg[31] ({\t_fu_56_reg_n_2_[31] ,\t_fu_56_reg_n_2_[30] ,\t_fu_56_reg_n_2_[29] ,\t_fu_56_reg_n_2_[28] ,\t_fu_56_reg_n_2_[27] ,\t_fu_56_reg_n_2_[26] ,\t_fu_56_reg_n_2_[25] ,\t_fu_56_reg_n_2_[24] ,\t_fu_56_reg_n_2_[23] ,\t_fu_56_reg_n_2_[22] ,\t_fu_56_reg_n_2_[21] ,\t_fu_56_reg_n_2_[20] ,\t_fu_56_reg_n_2_[19] ,\t_fu_56_reg_n_2_[18] ,\t_fu_56_reg_n_2_[17] ,\t_fu_56_reg_n_2_[16] ,\t_fu_56_reg_n_2_[15] ,\t_fu_56_reg_n_2_[14] ,\t_fu_56_reg_n_2_[13] ,\t_fu_56_reg_n_2_[12] ,\t_fu_56_reg_n_2_[11] ,\t_fu_56_reg_n_2_[10] ,\t_fu_56_reg_n_2_[9] ,\t_fu_56_reg_n_2_[8] ,\t_fu_56_reg_n_2_[7] ,\t_fu_56_reg_n_2_[6] ,\t_fu_56_reg_n_2_[5] ,\t_fu_56_reg_n_2_[4] ,\t_fu_56_reg_n_2_[3] ,\t_fu_56_reg_n_2_[2] ,\t_fu_56_reg_n_2_[1] ,\t_fu_56_reg_n_2_[0] }));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(icmp_ln508_fu_97_p24_in),
        .I2(ap_ready_int1),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry
       (.CI(1'b0),
        .CO({i_1_fu_112_p2_carry_n_2,i_1_fu_112_p2_carry_n_3,i_1_fu_112_p2_carry_n_4,i_1_fu_112_p2_carry_n_5}),
        .CYINIT(ap_sig_allocacmp_i_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_112_p2[4:1]),
        .S(ap_sig_allocacmp_i_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry__0
       (.CI(i_1_fu_112_p2_carry_n_2),
        .CO({i_1_fu_112_p2_carry__0_n_2,i_1_fu_112_p2_carry__0_n_3,i_1_fu_112_p2_carry__0_n_4,i_1_fu_112_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_112_p2[8:5]),
        .S(ap_sig_allocacmp_i_load[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry__1
       (.CI(i_1_fu_112_p2_carry__0_n_2),
        .CO({i_1_fu_112_p2_carry__1_n_2,i_1_fu_112_p2_carry__1_n_3,i_1_fu_112_p2_carry__1_n_4,i_1_fu_112_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_112_p2[12:9]),
        .S(ap_sig_allocacmp_i_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry__2
       (.CI(i_1_fu_112_p2_carry__1_n_2),
        .CO({i_1_fu_112_p2_carry__2_n_2,i_1_fu_112_p2_carry__2_n_3,i_1_fu_112_p2_carry__2_n_4,i_1_fu_112_p2_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_112_p2[16:13]),
        .S(ap_sig_allocacmp_i_load[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry__3
       (.CI(i_1_fu_112_p2_carry__2_n_2),
        .CO({i_1_fu_112_p2_carry__3_n_2,i_1_fu_112_p2_carry__3_n_3,i_1_fu_112_p2_carry__3_n_4,i_1_fu_112_p2_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_112_p2[20:17]),
        .S(ap_sig_allocacmp_i_load[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry__4
       (.CI(i_1_fu_112_p2_carry__3_n_2),
        .CO({i_1_fu_112_p2_carry__4_n_2,i_1_fu_112_p2_carry__4_n_3,i_1_fu_112_p2_carry__4_n_4,i_1_fu_112_p2_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_112_p2[24:21]),
        .S(ap_sig_allocacmp_i_load[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry__5
       (.CI(i_1_fu_112_p2_carry__4_n_2),
        .CO({i_1_fu_112_p2_carry__5_n_2,i_1_fu_112_p2_carry__5_n_3,i_1_fu_112_p2_carry__5_n_4,i_1_fu_112_p2_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_1_fu_112_p2[28:25]),
        .S(ap_sig_allocacmp_i_load[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i_1_fu_112_p2_carry__6
       (.CI(i_1_fu_112_p2_carry__5_n_2),
        .CO({NLW_i_1_fu_112_p2_carry__6_CO_UNCONNECTED[3:2],i_1_fu_112_p2_carry__6_n_4,i_1_fu_112_p2_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_1_fu_112_p2_carry__6_O_UNCONNECTED[3],i_1_fu_112_p2[31:29]}),
        .S({1'b0,ap_sig_allocacmp_i_load[31:29]}));
  LUT3 #(
    .INIT(8'h04)) 
    \i_fu_52[0]_i_10 
       (.I0(i_1_fu_112_p2[2]),
        .I1(i_1_fu_112_p2[3]),
        .I2(i_1_fu_112_p2[1]),
        .O(\i_fu_52[0]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \i_fu_52[0]_i_11 
       (.I0(i_1_fu_112_p2[15]),
        .I1(i_1_fu_112_p2[14]),
        .I2(i_1_fu_112_p2[13]),
        .I3(i_1_fu_112_p2[12]),
        .O(\i_fu_52[0]_i_11_n_2 ));
  FDRE \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(i_fu_52_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(i_fu_52_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(i_fu_52_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(i_fu_52_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(i_fu_52_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(i_fu_52_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(i_fu_52_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(i_fu_52_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(i_fu_52_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(i_fu_52_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(i_fu_52_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(i_fu_52_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(i_fu_52_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(i_fu_52_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(i_fu_52_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(i_fu_52_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(i_fu_52_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(i_fu_52_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(i_fu_52_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(i_fu_52_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(i_fu_52_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(i_fu_52_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(i_fu_52_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(i_fu_52_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(i_fu_52_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(i_fu_52_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(i_fu_52_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(i_fu_52_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(i_fu_52_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(i_fu_52_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(i_fu_52_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  FDRE \i_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_52),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(i_fu_52_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_70));
  CARRY4 icmp_ln508_fu_97_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln508_fu_97_p2_carry_n_2,icmp_ln508_fu_97_p2_carry_n_3,icmp_ln508_fu_97_p2_carry_n_4,icmp_ln508_fu_97_p2_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln508_fu_97_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86}));
  CARRY4 icmp_ln508_fu_97_p2_carry__0
       (.CI(icmp_ln508_fu_97_p2_carry_n_2),
        .CO({icmp_ln508_fu_97_p2_carry__0_n_2,icmp_ln508_fu_97_p2_carry__0_n_3,icmp_ln508_fu_97_p2_carry__0_n_4,icmp_ln508_fu_97_p2_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln508_fu_97_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}));
  CARRY4 icmp_ln508_fu_97_p2_carry__1
       (.CI(icmp_ln508_fu_97_p2_carry__0_n_2),
        .CO({NLW_icmp_ln508_fu_97_p2_carry__1_CO_UNCONNECTED[3],icmp_ln508_fu_97_p24_in,icmp_ln508_fu_97_p2_carry__1_n_4,icmp_ln508_fu_97_p2_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln508_fu_97_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln508_reg_198[0]_i_1 
       (.I0(icmp_ln508_fu_97_p24_in),
        .I1(ap_ready_int1),
        .I2(icmp_ln508_reg_198),
        .O(\icmp_ln508_reg_198[0]_i_1_n_2 ));
  FDRE \icmp_ln508_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln508_reg_198[0]_i_1_n_2 ),
        .Q(icmp_ln508_reg_198),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln517_reg_208[0]_i_1 
       (.I0(ap_ready_int1),
        .I1(icmp_ln508_fu_97_p24_in),
        .O(t_fu_56));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln517_reg_208[0]_i_10 
       (.I0(i_1_fu_112_p2[11]),
        .I1(i_1_fu_112_p2[10]),
        .I2(i_1_fu_112_p2[9]),
        .I3(i_1_fu_112_p2[8]),
        .O(\icmp_ln517_reg_208[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln517_reg_208[0]_i_11 
       (.I0(i_1_fu_112_p2[7]),
        .I1(i_1_fu_112_p2[6]),
        .I2(i_1_fu_112_p2[5]),
        .I3(i_1_fu_112_p2[4]),
        .O(\icmp_ln517_reg_208[0]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln517_reg_208[0]_i_4 
       (.I0(i_1_fu_112_p2[28]),
        .I1(i_1_fu_112_p2[29]),
        .I2(i_1_fu_112_p2[30]),
        .I3(i_1_fu_112_p2[31]),
        .I4(\icmp_ln517_reg_208[0]_i_8_n_2 ),
        .O(\icmp_ln517_reg_208[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln517_reg_208[0]_i_5 
       (.I0(i_1_fu_112_p2[18]),
        .I1(i_1_fu_112_p2[19]),
        .I2(i_1_fu_112_p2[16]),
        .I3(i_1_fu_112_p2[17]),
        .I4(\icmp_ln517_reg_208[0]_i_9_n_2 ),
        .O(\icmp_ln517_reg_208[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln517_reg_208[0]_i_6 
       (.I0(i_1_fu_112_p2[12]),
        .I1(i_1_fu_112_p2[13]),
        .I2(i_1_fu_112_p2[14]),
        .I3(i_1_fu_112_p2[15]),
        .I4(\icmp_ln517_reg_208[0]_i_10_n_2 ),
        .O(\icmp_ln517_reg_208[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln517_reg_208[0]_i_8 
       (.I0(i_1_fu_112_p2[27]),
        .I1(i_1_fu_112_p2[26]),
        .I2(i_1_fu_112_p2[25]),
        .I3(i_1_fu_112_p2[24]),
        .O(\icmp_ln517_reg_208[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln517_reg_208[0]_i_9 
       (.I0(i_1_fu_112_p2[23]),
        .I1(i_1_fu_112_p2[22]),
        .I2(i_1_fu_112_p2[21]),
        .I3(i_1_fu_112_p2[20]),
        .O(\icmp_ln517_reg_208[0]_i_9_n_2 ));
  FDRE \icmp_ln517_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(icmp_ln517_fu_118_p2),
        .Q(icmp_ln517_reg_208),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1E)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr0__1),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Q[2]),
        .I1(dwc2dma_full_n),
        .I2(icmp_ln508_reg_198),
        .I3(icmp_ln517_reg_208),
        .I4(ap_CS_iter1_fsm_state2),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mOutPtr[1]_i_3 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(Q[2]),
        .I2(dwc2dma_full_n),
        .I3(icmp_ln508_reg_198),
        .I4(icmp_ln517_reg_208),
        .I5(ap_CS_iter1_fsm_state2),
        .O(mOutPtr0__1));
  LUT4 #(
    .INIT(16'h00D0)) 
    \p_Val2_s_fu_48[55]_i_2 
       (.I0(icmp_ln517_reg_208),
        .I1(dwc2dma_full_n),
        .I2(ap_CS_iter1_fsm_state2),
        .I3(icmp_ln508_reg_198),
        .O(p_Val2_s_fu_4800_out));
  FDRE \p_Val2_s_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [8]),
        .Q(\ei_V_reg_202_reg[7]_0 [0]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [18]),
        .Q(\ei_V_reg_202_reg[7]_0 [10]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [19]),
        .Q(\ei_V_reg_202_reg[7]_0 [11]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[12] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [20]),
        .Q(\ei_V_reg_202_reg[7]_0 [12]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[13] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [21]),
        .Q(\ei_V_reg_202_reg[7]_0 [13]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [22]),
        .Q(\ei_V_reg_202_reg[7]_0 [14]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [23]),
        .Q(\ei_V_reg_202_reg[7]_0 [15]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[16] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [24]),
        .Q(\ei_V_reg_202_reg[7]_0 [16]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[17] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [25]),
        .Q(\ei_V_reg_202_reg[7]_0 [17]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[18] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [26]),
        .Q(\ei_V_reg_202_reg[7]_0 [18]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[19] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [27]),
        .Q(\ei_V_reg_202_reg[7]_0 [19]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [9]),
        .Q(\ei_V_reg_202_reg[7]_0 [1]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[20] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [28]),
        .Q(\ei_V_reg_202_reg[7]_0 [20]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[21] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [29]),
        .Q(\ei_V_reg_202_reg[7]_0 [21]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[22] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [30]),
        .Q(\ei_V_reg_202_reg[7]_0 [22]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[23] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [31]),
        .Q(\ei_V_reg_202_reg[7]_0 [23]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[24] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [32]),
        .Q(\ei_V_reg_202_reg[7]_0 [24]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[25] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [33]),
        .Q(\ei_V_reg_202_reg[7]_0 [25]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[26] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [34]),
        .Q(\ei_V_reg_202_reg[7]_0 [26]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[27] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [35]),
        .Q(\ei_V_reg_202_reg[7]_0 [27]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[28] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [36]),
        .Q(\ei_V_reg_202_reg[7]_0 [28]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[29] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [37]),
        .Q(\ei_V_reg_202_reg[7]_0 [29]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [10]),
        .Q(\ei_V_reg_202_reg[7]_0 [2]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[30] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [38]),
        .Q(\ei_V_reg_202_reg[7]_0 [30]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[31] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [39]),
        .Q(\ei_V_reg_202_reg[7]_0 [31]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[32] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [40]),
        .Q(\ei_V_reg_202_reg[7]_0 [32]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[33] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [41]),
        .Q(\ei_V_reg_202_reg[7]_0 [33]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[34] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [42]),
        .Q(\ei_V_reg_202_reg[7]_0 [34]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[35] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [43]),
        .Q(\ei_V_reg_202_reg[7]_0 [35]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[36] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [44]),
        .Q(\ei_V_reg_202_reg[7]_0 [36]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[37] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [45]),
        .Q(\ei_V_reg_202_reg[7]_0 [37]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[38] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [46]),
        .Q(\ei_V_reg_202_reg[7]_0 [38]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[39] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [47]),
        .Q(\ei_V_reg_202_reg[7]_0 [39]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [11]),
        .Q(\ei_V_reg_202_reg[7]_0 [3]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[40] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [48]),
        .Q(\ei_V_reg_202_reg[7]_0 [40]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[41] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [49]),
        .Q(\ei_V_reg_202_reg[7]_0 [41]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[42] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [50]),
        .Q(\ei_V_reg_202_reg[7]_0 [42]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[43] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [51]),
        .Q(\ei_V_reg_202_reg[7]_0 [43]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[44] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [52]),
        .Q(\ei_V_reg_202_reg[7]_0 [44]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[45] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [53]),
        .Q(\ei_V_reg_202_reg[7]_0 [45]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[46] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [54]),
        .Q(\ei_V_reg_202_reg[7]_0 [46]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[47] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [55]),
        .Q(\ei_V_reg_202_reg[7]_0 [47]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[48] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [56]),
        .Q(\ei_V_reg_202_reg[7]_0 [48]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[49] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [57]),
        .Q(\ei_V_reg_202_reg[7]_0 [49]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [12]),
        .Q(\ei_V_reg_202_reg[7]_0 [4]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[50] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [58]),
        .Q(\ei_V_reg_202_reg[7]_0 [50]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[51] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [59]),
        .Q(\ei_V_reg_202_reg[7]_0 [51]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[52] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [60]),
        .Q(\ei_V_reg_202_reg[7]_0 [52]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[53] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [61]),
        .Q(\ei_V_reg_202_reg[7]_0 [53]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[54] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [62]),
        .Q(\ei_V_reg_202_reg[7]_0 [54]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[55] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [63]),
        .Q(\ei_V_reg_202_reg[7]_0 [55]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [13]),
        .Q(\ei_V_reg_202_reg[7]_0 [5]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [14]),
        .Q(\ei_V_reg_202_reg[7]_0 [6]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [15]),
        .Q(\ei_V_reg_202_reg[7]_0 [7]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [16]),
        .Q(\ei_V_reg_202_reg[7]_0 [8]),
        .R(p_Val2_s_fu_480));
  FDRE \p_Val2_s_fu_48_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_4800_out),
        .D(\ei_V_reg_202_reg[7]_0 [17]),
        .Q(\ei_V_reg_202_reg[7]_0 [9]),
        .R(p_Val2_s_fu_480));
  FDRE \t_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[0]),
        .Q(\t_fu_56_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[10]),
        .Q(\t_fu_56_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[11]),
        .Q(\t_fu_56_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[12]),
        .Q(\t_fu_56_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[13]),
        .Q(\t_fu_56_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[14]),
        .Q(\t_fu_56_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[15]),
        .Q(\t_fu_56_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[16]),
        .Q(\t_fu_56_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[17]),
        .Q(\t_fu_56_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[18]),
        .Q(\t_fu_56_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[19]),
        .Q(\t_fu_56_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[1]),
        .Q(\t_fu_56_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[20]),
        .Q(\t_fu_56_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[21]),
        .Q(\t_fu_56_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[22]),
        .Q(\t_fu_56_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[23]),
        .Q(\t_fu_56_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[24]),
        .Q(\t_fu_56_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[25]),
        .Q(\t_fu_56_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[26]),
        .Q(\t_fu_56_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[27]),
        .Q(\t_fu_56_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[28]),
        .Q(\t_fu_56_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[29]),
        .Q(\t_fu_56_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[2]),
        .Q(\t_fu_56_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[30]),
        .Q(\t_fu_56_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[31] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[31]),
        .Q(\t_fu_56_reg_n_2_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[3]),
        .Q(\t_fu_56_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[4]),
        .Q(\t_fu_56_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[5]),
        .Q(\t_fu_56_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[6]),
        .Q(\t_fu_56_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[7]),
        .Q(\t_fu_56_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[8]),
        .Q(\t_fu_56_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
  FDRE \t_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(t_fu_56),
        .D(t_2_fu_103_p2[9]),
        .Q(\t_fu_56_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_72));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_64u_4096u_s
   (\B_V_data_1_state_reg[1] ,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    mOutPtr0__1,
    Q,
    E,
    ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    D,
    SR,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    numReps_c_full_n,
    ap_start,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    dwc2dma_full_n,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n,
    in0_V_TVALID,
    \totalIters_reg_78_reg[31]_0 ,
    in0_V_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output mOutPtr0__1;
  output [0:0]Q;
  output [0:0]E;
  output ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  output [63:0]D;
  input [0:0]SR;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input numReps_c_full_n;
  input ap_start;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input dwc2dma_full_n;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n;
  input in0_V_TVALID;
  input [19:0]\totalIters_reg_78_reg[31]_0 ;
  input [7:0]in0_V_TDATA;

  wire [7:0]B_V_data_1_data_out;
  wire \B_V_data_1_state_reg[1] ;
  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire dwc2dma_full_n;
  wire grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg;
  wire grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_n_10;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire numReps_c_full_n;
  wire t_fu_56;
  wire [31:12]totalIters;
  wire [19:0]\totalIters_reg_78_reg[31]_0 ;

  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .I3(ap_start),
        .I4(numReps_c_full_n),
        .I5(Q),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3 grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58
       (.D({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .dwc2dma_full_n(dwc2dma_full_n),
        .\ei_V_reg_202_reg[7]_0 (D),
        .\ei_V_reg_202_reg[7]_1 (B_V_data_1_data_out),
        .grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .icmp_ln508_fu_97_p2_carry__1_0(totalIters),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .mOutPtr0__1(mOutPtr0__1),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .numReps_c_full_n(numReps_c_full_n),
        .t_fu_56(t_fu_56));
  FDRE #(
    .INIT(1'b0)) 
    grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_n_10),
        .Q(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_regslice_both regslice_both_in0_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .Q(ap_CS_fsm_state3),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA(in0_V_TDATA),
        .in0_V_TVALID(in0_V_TVALID),
        .in0_V_TVALID_int_regslice(in0_V_TVALID_int_regslice),
        .t_fu_56(t_fu_56));
  FDRE \totalIters_reg_78_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [0]),
        .Q(totalIters[12]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [1]),
        .Q(totalIters[13]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [2]),
        .Q(totalIters[14]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [3]),
        .Q(totalIters[15]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [4]),
        .Q(totalIters[16]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [5]),
        .Q(totalIters[17]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [6]),
        .Q(totalIters[18]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [7]),
        .Q(totalIters[19]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [8]),
        .Q(totalIters[20]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [9]),
        .Q(totalIters[21]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [10]),
        .Q(totalIters[22]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [11]),
        .Q(totalIters[23]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [12]),
        .Q(totalIters[24]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [13]),
        .Q(totalIters[25]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [14]),
        .Q(totalIters[26]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [15]),
        .Q(totalIters[27]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [16]),
        .Q(totalIters[28]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [17]),
        .Q(totalIters[29]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [18]),
        .Q(totalIters[30]),
        .R(1'b0));
  FDRE \totalIters_reg_78_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\totalIters_reg_78_reg[31]_0 [19]),
        .Q(totalIters[31]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_control_s_axi
   (\FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_reg,
    \int_numReps_reg[31]_0 ,
    in,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_1,
    ap_rst_n_0,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_RREADY,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    s_axi_control_WVALID,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_2,
    start_once_reg,
    start_for_Stream2Mem_Batch_64u_4096u_U0_full_n,
    out_r_c_full_n,
    Q,
    CO,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    Stream2Mem_Batch_64u_4096u_U0_ap_start,
    int_ap_idle_reg_0,
    numReps_c_full_n,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    ap_sync_ready,
    ap_rst_n,
    ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    s_axi_control_AWADDR);
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output ap_start;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  output ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_reg;
  output [31:0]\int_numReps_reg[31]_0 ;
  output [60:0]in;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg_1;
  output ap_rst_n_0;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SR;
  input ap_clk;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_RREADY;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_WVALID;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_2;
  input start_once_reg;
  input start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  input out_r_c_full_n;
  input [1:0]Q;
  input [0:0]CO;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input Stream2Mem_Batch_64u_4096u_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input numReps_c_full_n;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input ap_sync_ready;
  input ap_rst_n;
  input ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input [5:0]s_axi_control_AWADDR;

  wire [0:0]CO;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_start;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_1;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_2;
  wire ar_hs;
  wire auto_restart_status_i_1_n_2;
  wire auto_restart_status_reg_n_2;
  wire [1:0]data3;
  wire [60:0]in;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_2;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_i_2_n_2;
  wire int_gie_reg_n_2;
  wire int_ier;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire \int_ier_reg_n_2_[1] ;
  wire int_interrupt0;
  wire int_interrupt_reg_n_2;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr[1]_i_2_n_2 ;
  wire [31:0]int_numReps0;
  wire \int_numReps[31]_i_1_n_2 ;
  wire [31:0]\int_numReps_reg[31]_0 ;
  wire \int_out_r[31]_i_1_n_2 ;
  wire \int_out_r[31]_i_3_n_2 ;
  wire \int_out_r[63]_i_1_n_2 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg02_out;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_2;
  wire numReps_c_full_n;
  wire [2:0]out_r;
  wire out_r_c_full_n;
  wire p_1_in;
  wire [7:2]p_3_in;
  wire \rdata[0]_i_1_n_2 ;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[10]_i_1_n_2 ;
  wire \rdata[11]_i_1_n_2 ;
  wire \rdata[12]_i_1_n_2 ;
  wire \rdata[13]_i_1_n_2 ;
  wire \rdata[14]_i_1_n_2 ;
  wire \rdata[15]_i_1_n_2 ;
  wire \rdata[16]_i_1_n_2 ;
  wire \rdata[17]_i_1_n_2 ;
  wire \rdata[18]_i_1_n_2 ;
  wire \rdata[19]_i_1_n_2 ;
  wire \rdata[1]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[1]_i_4_n_2 ;
  wire \rdata[1]_i_5_n_2 ;
  wire \rdata[20]_i_1_n_2 ;
  wire \rdata[21]_i_1_n_2 ;
  wire \rdata[22]_i_1_n_2 ;
  wire \rdata[23]_i_1_n_2 ;
  wire \rdata[24]_i_1_n_2 ;
  wire \rdata[25]_i_1_n_2 ;
  wire \rdata[26]_i_1_n_2 ;
  wire \rdata[27]_i_1_n_2 ;
  wire \rdata[28]_i_1_n_2 ;
  wire \rdata[29]_i_1_n_2 ;
  wire \rdata[2]_i_1_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[30]_i_1_n_2 ;
  wire \rdata[31]_i_1_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[31]_i_6_n_2 ;
  wire \rdata[3]_i_1_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[4]_i_1_n_2 ;
  wire \rdata[5]_i_1_n_2 ;
  wire \rdata[6]_i_1_n_2 ;
  wire \rdata[7]_i_1_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[8]_i_1_n_2 ;
  wire \rdata[9]_i_1_n_2 ;
  wire \rdata[9]_i_2_n_2 ;
  wire \rdata[9]_i_3_n_2 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  wire start_once_reg;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_control_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_control_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000088888888888)) 
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .I2(out_r_c_full_n),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready_reg_2),
        .I5(ap_start),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg_2),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I2(out_r_c_full_n),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_2),
        .O(auto_restart_status_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_2),
        .Q(auto_restart_status_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    int_ap_idle_i_1
       (.I0(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .I1(ap_start),
        .I2(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I3(int_ap_idle_reg_0),
        .I4(Q[0]),
        .I5(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_2
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg_2),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(\int_isr[1]_i_2_n_2 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_2),
        .Q(int_ap_ready),
        .R(SR));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_out_r[31]_i_3_n_2 ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\waddr_reg_n_2_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_3_in[7]),
        .O(int_auto_restart_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r[31]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\waddr_reg_n_2_[4] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(p_3_in[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF80)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_2),
        .I2(\int_out_r[31]_i_3_n_2 ),
        .I3(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  LUT4 #(
    .INIT(16'h0008)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[3] ),
        .O(int_gie_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_2_[1] ),
        .O(\int_ier[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_out_r[31]_i_3_n_2 ),
        .I3(\waddr_reg_n_2_[2] ),
        .I4(\waddr_reg_n_2_[4] ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[1] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(data3[1]),
        .I1(data3[0]),
        .I2(int_gie_reg_n_2),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(int_interrupt_reg_n_2),
        .R(SR));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_2_[0] ),
        .I1(Q[1]),
        .I2(CO),
        .I3(p_1_in),
        .I4(data3[0]),
        .O(\int_isr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[9]_i_3_n_2 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(ar_hs),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(\int_ier_reg_n_2_[1] ),
        .I1(ap_sync_ready),
        .I2(\int_isr[1]_i_2_n_2 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_isr[1]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\int_isr[1]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(data3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(data3[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[0]_i_1 
       (.I0(\int_numReps_reg[31]_0 [0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_numReps0[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[10]_i_1 
       (.I0(\int_numReps_reg[31]_0 [10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_numReps0[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[11]_i_1 
       (.I0(\int_numReps_reg[31]_0 [11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_numReps0[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[12]_i_1 
       (.I0(\int_numReps_reg[31]_0 [12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_numReps0[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[13]_i_1 
       (.I0(\int_numReps_reg[31]_0 [13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_numReps0[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[14]_i_1 
       (.I0(\int_numReps_reg[31]_0 [14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_numReps0[14]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[15]_i_1 
       (.I0(\int_numReps_reg[31]_0 [15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_numReps0[15]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[16]_i_1 
       (.I0(\int_numReps_reg[31]_0 [16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_numReps0[16]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[17]_i_1 
       (.I0(\int_numReps_reg[31]_0 [17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_numReps0[17]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[18]_i_1 
       (.I0(\int_numReps_reg[31]_0 [18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_numReps0[18]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[19]_i_1 
       (.I0(\int_numReps_reg[31]_0 [19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_numReps0[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[1]_i_1 
       (.I0(\int_numReps_reg[31]_0 [1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_numReps0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[20]_i_1 
       (.I0(\int_numReps_reg[31]_0 [20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_numReps0[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[21]_i_1 
       (.I0(\int_numReps_reg[31]_0 [21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_numReps0[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[22]_i_1 
       (.I0(\int_numReps_reg[31]_0 [22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_numReps0[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[23]_i_1 
       (.I0(\int_numReps_reg[31]_0 [23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_numReps0[23]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[24]_i_1 
       (.I0(\int_numReps_reg[31]_0 [24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_numReps0[24]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[25]_i_1 
       (.I0(\int_numReps_reg[31]_0 [25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_numReps0[25]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[26]_i_1 
       (.I0(\int_numReps_reg[31]_0 [26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_numReps0[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[27]_i_1 
       (.I0(\int_numReps_reg[31]_0 [27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_numReps0[27]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[28]_i_1 
       (.I0(\int_numReps_reg[31]_0 [28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_numReps0[28]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[29]_i_1 
       (.I0(\int_numReps_reg[31]_0 [29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_numReps0[29]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[2]_i_1 
       (.I0(\int_numReps_reg[31]_0 [2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_numReps0[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[30]_i_1 
       (.I0(\int_numReps_reg[31]_0 [30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_numReps0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_numReps[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\int_out_r[31]_i_3_n_2 ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[4] ),
        .O(\int_numReps[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[31]_i_2 
       (.I0(\int_numReps_reg[31]_0 [31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_numReps0[31]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[3]_i_1 
       (.I0(\int_numReps_reg[31]_0 [3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_numReps0[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[4]_i_1 
       (.I0(\int_numReps_reg[31]_0 [4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_numReps0[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[5]_i_1 
       (.I0(\int_numReps_reg[31]_0 [5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_numReps0[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[6]_i_1 
       (.I0(\int_numReps_reg[31]_0 [6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_numReps0[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[7]_i_1 
       (.I0(\int_numReps_reg[31]_0 [7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_numReps0[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[8]_i_1 
       (.I0(\int_numReps_reg[31]_0 [8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_numReps0[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_numReps[9]_i_1 
       (.I0(\int_numReps_reg[31]_0 [9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_numReps0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[0] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[0]),
        .Q(\int_numReps_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[10] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[10]),
        .Q(\int_numReps_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[11] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[11]),
        .Q(\int_numReps_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[12] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[12]),
        .Q(\int_numReps_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[13] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[13]),
        .Q(\int_numReps_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[14] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[14]),
        .Q(\int_numReps_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[15] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[15]),
        .Q(\int_numReps_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[16] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[16]),
        .Q(\int_numReps_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[17] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[17]),
        .Q(\int_numReps_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[18] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[18]),
        .Q(\int_numReps_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[19] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[19]),
        .Q(\int_numReps_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[1] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[1]),
        .Q(\int_numReps_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[20] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[20]),
        .Q(\int_numReps_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[21] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[21]),
        .Q(\int_numReps_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[22] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[22]),
        .Q(\int_numReps_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[23] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[23]),
        .Q(\int_numReps_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[24] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[24]),
        .Q(\int_numReps_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[25] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[25]),
        .Q(\int_numReps_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[26] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[26]),
        .Q(\int_numReps_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[27] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[27]),
        .Q(\int_numReps_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[28] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[28]),
        .Q(\int_numReps_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[29] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[29]),
        .Q(\int_numReps_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[2] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[2]),
        .Q(\int_numReps_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[30] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[30]),
        .Q(\int_numReps_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[31] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[31]),
        .Q(\int_numReps_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[3] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[3]),
        .Q(\int_numReps_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[4] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[4]),
        .Q(\int_numReps_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[5] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[5]),
        .Q(\int_numReps_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[6] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[6]),
        .Q(\int_numReps_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[7] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[7]),
        .Q(\int_numReps_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[8] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[8]),
        .Q(\int_numReps_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_numReps_reg[9] 
       (.C(ap_clk),
        .CE(\int_numReps[31]_i_1_n_2 ),
        .D(int_numReps0[9]),
        .Q(\int_numReps_reg[31]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[0]_i_1 
       (.I0(out_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg02_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[10]_i_1 
       (.I0(in[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg02_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[11]_i_1 
       (.I0(in[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg02_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[12]_i_1 
       (.I0(in[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg02_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[13]_i_1 
       (.I0(in[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg02_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[14]_i_1 
       (.I0(in[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg02_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[15]_i_1 
       (.I0(in[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg02_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[16]_i_1 
       (.I0(in[13]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg02_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[17]_i_1 
       (.I0(in[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg02_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[18]_i_1 
       (.I0(in[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg02_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[19]_i_1 
       (.I0(in[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg02_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[1]_i_1 
       (.I0(out_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg02_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[20]_i_1 
       (.I0(in[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg02_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[21]_i_1 
       (.I0(in[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg02_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[22]_i_1 
       (.I0(in[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg02_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[23]_i_1 
       (.I0(in[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg02_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[24]_i_1 
       (.I0(in[21]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg02_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[25]_i_1 
       (.I0(in[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg02_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[26]_i_1 
       (.I0(in[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg02_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[27]_i_1 
       (.I0(in[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg02_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[28]_i_1 
       (.I0(in[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg02_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[29]_i_1 
       (.I0(in[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg02_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[2]_i_1 
       (.I0(out_r[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg02_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[30]_i_1 
       (.I0(in[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg02_out[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_out_r[31]_i_3_n_2 ),
        .O(\int_out_r[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[31]_i_2 
       (.I0(in[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg02_out[31]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_out_r[31]_i_3 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_2_[0] ),
        .I3(\waddr_reg_n_2_[5] ),
        .I4(\waddr_reg_n_2_[1] ),
        .O(\int_out_r[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[32]_i_1 
       (.I0(in[29]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[33]_i_1 
       (.I0(in[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[34]_i_1 
       (.I0(in[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[35]_i_1 
       (.I0(in[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[36]_i_1 
       (.I0(in[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[37]_i_1 
       (.I0(in[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[38]_i_1 
       (.I0(in[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[39]_i_1 
       (.I0(in[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[3]_i_1 
       (.I0(in[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg02_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[40]_i_1 
       (.I0(in[37]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[41]_i_1 
       (.I0(in[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[42]_i_1 
       (.I0(in[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[43]_i_1 
       (.I0(in[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[44]_i_1 
       (.I0(in[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[45]_i_1 
       (.I0(in[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[46]_i_1 
       (.I0(in[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[47]_i_1 
       (.I0(in[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[48]_i_1 
       (.I0(in[45]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[49]_i_1 
       (.I0(in[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[4]_i_1 
       (.I0(in[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg02_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[50]_i_1 
       (.I0(in[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[51]_i_1 
       (.I0(in[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[52]_i_1 
       (.I0(in[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[53]_i_1 
       (.I0(in[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[54]_i_1 
       (.I0(in[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[55]_i_1 
       (.I0(in[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[56]_i_1 
       (.I0(in[53]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[57]_i_1 
       (.I0(in[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[58]_i_1 
       (.I0(in[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[59]_i_1 
       (.I0(in[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[5]_i_1 
       (.I0(in[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg02_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[60]_i_1 
       (.I0(in[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[61]_i_1 
       (.I0(in[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[62]_i_1 
       (.I0(in[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_out_r[63]_i_1 
       (.I0(\int_out_r[31]_i_3_n_2 ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[4] ),
        .I3(\waddr_reg_n_2_[3] ),
        .O(\int_out_r[63]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[63]_i_2 
       (.I0(in[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[6]_i_1 
       (.I0(in[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg02_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[7]_i_1 
       (.I0(in[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg02_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[8]_i_1 
       (.I0(in[5]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg02_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[9]_i_1 
       (.I0(in[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg02_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[0]),
        .Q(out_r[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[10]),
        .Q(in[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[11]),
        .Q(in[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[12]),
        .Q(in[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[13]),
        .Q(in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[14]),
        .Q(in[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[15]),
        .Q(in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[16]),
        .Q(in[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[17]),
        .Q(in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[18]),
        .Q(in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[19]),
        .Q(in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[1]),
        .Q(out_r[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[20]),
        .Q(in[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[21]),
        .Q(in[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[22]),
        .Q(in[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[23]),
        .Q(in[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[24]),
        .Q(in[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[25]),
        .Q(in[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[26]),
        .Q(in[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[27]),
        .Q(in[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[28]),
        .Q(in[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[29]),
        .Q(in[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[2]),
        .Q(out_r[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[30]),
        .Q(in[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[31]),
        .Q(in[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[0]),
        .Q(in[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[1]),
        .Q(in[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[2]),
        .Q(in[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[3]),
        .Q(in[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[4]),
        .Q(in[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[5]),
        .Q(in[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[6]),
        .Q(in[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[7]),
        .Q(in[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[3]),
        .Q(in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[8]),
        .Q(in[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[9]),
        .Q(in[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[10]),
        .Q(in[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[11]),
        .Q(in[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[12]),
        .Q(in[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[13]),
        .Q(in[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[14]),
        .Q(in[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[15]),
        .Q(in[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[16]),
        .Q(in[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[17]),
        .Q(in[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[4]),
        .Q(in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[18]),
        .Q(in[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[19]),
        .Q(in[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[20]),
        .Q(in[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[21]),
        .Q(in[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[22]),
        .Q(in[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[23]),
        .Q(in[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[24]),
        .Q(in[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[25]),
        .Q(in[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[26]),
        .Q(in[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[27]),
        .Q(in[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[5]),
        .Q(in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[28]),
        .Q(in[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[29]),
        .Q(in[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[30]),
        .Q(in[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[31]),
        .Q(in[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[6]),
        .Q(in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[7]),
        .Q(in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[8]),
        .Q(in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg02_out[9]),
        .Q(in[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(\int_isr[1]_i_2_n_2 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_2));
  LUT5 #(
    .INIT(32'h2F202020)) 
    int_task_ap_done_i_2
       (.I0(ap_idle),
        .I1(p_3_in[2]),
        .I2(auto_restart_status_reg_n_2),
        .I3(Q[1]),
        .I4(CO),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_2),
        .Q(int_task_ap_done),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .I1(ap_start),
        .I2(int_ap_idle_reg_0),
        .I3(numReps_c_full_n),
        .O(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hBBBFFFFF)) 
    \mOutPtr[2]_i_2 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg_2),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .I4(out_r_c_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_2 ),
        .I1(\rdata[0]_i_3_n_2 ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCFFAC0FACF0AC00A)) 
    \rdata[0]_i_2 
       (.I0(ap_start),
        .I1(data3[0]),
        .I2(\rdata[1]_i_5_n_2 ),
        .I3(\rdata[1]_i_4_n_2 ),
        .I4(int_gie_reg_n_2),
        .I5(\int_ier_reg_n_2_[0] ),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_3 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [0]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(out_r[0]),
        .I4(in[29]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [10]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[7]),
        .I4(in[39]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [11]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[8]),
        .I4(in[40]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [12]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[9]),
        .I4(in[41]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[12]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [13]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[10]),
        .I4(in[42]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[13]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [14]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[11]),
        .I4(in[43]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[14]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [15]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[12]),
        .I4(in[44]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[15]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [16]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[13]),
        .I4(in[45]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[16]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [17]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[14]),
        .I4(in[46]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[17]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [18]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[15]),
        .I4(in[47]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[18]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [19]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[16]),
        .I4(in[48]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[19]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCCA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(\rdata[1]_i_3_n_2 ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFA0C0A0C)) 
    \rdata[1]_i_2 
       (.I0(\int_ier_reg_n_2_[1] ),
        .I1(int_task_ap_done),
        .I2(\rdata[1]_i_4_n_2 ),
        .I3(\rdata[1]_i_5_n_2 ),
        .I4(data3[1]),
        .O(\rdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_3 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [1]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(out_r[1]),
        .I4(in[30]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[1]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFFFF6A)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [20]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[17]),
        .I4(in[49]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[20]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [21]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[18]),
        .I4(in[50]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[21]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [22]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[19]),
        .I4(in[51]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[22]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [23]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[20]),
        .I4(in[52]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[23]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [24]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[21]),
        .I4(in[53]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[24]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [25]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[22]),
        .I4(in[54]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[25]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [26]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[23]),
        .I4(in[55]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[26]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [27]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[24]),
        .I4(in[56]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[27]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [28]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[25]),
        .I4(in[57]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[28]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [29]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[26]),
        .I4(in[58]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    \rdata[2]_i_1 
       (.I0(p_3_in[2]),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\rdata[2]_i_2_n_2 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[9]_i_3_n_2 ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_2 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [2]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(out_r[2]),
        .I4(in[31]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [30]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[27]),
        .I4(in[59]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h8080808080808088)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [31]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[28]),
        .I4(in[60]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h10000100)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[31]_i_6 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\rdata[3]_i_2_n_2 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[9]_i_3_n_2 ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_2 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [3]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[0]),
        .I4(in[32]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [4]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[1]),
        .I4(in[33]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [5]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[2]),
        .I4(in[34]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [6]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[3]),
        .I4(in[35]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    \rdata[7]_i_1 
       (.I0(p_3_in[7]),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\rdata[7]_i_2_n_2 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[9]_i_3_n_2 ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_2 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [7]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[4]),
        .I4(in[36]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [8]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[5]),
        .I4(in[37]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    \rdata[9]_i_1 
       (.I0(int_interrupt_reg_n_2),
        .I1(\rdata[31]_i_5_n_2 ),
        .I2(\rdata[9]_i_2_n_2 ),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\rdata[9]_i_3_n_2 ),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_2 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(\int_numReps_reg[31]_0 [9]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(in[6]),
        .I4(in[38]),
        .I5(\rdata[31]_i_6_n_2 ),
        .O(\rdata[9]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[9]_i_3_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_2 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_entry_proc
   (start_once_reg,
    SR,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SR;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S
   (numReps_c_empty_n,
    numReps_c_full_n,
    Stream2Mem_Batch_64u_4096u_U0_numReps_read,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][3] ,
    D,
    ap_clk,
    Q,
    ap_start,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    out_r_c_empty_n,
    Stream2Mem_Batch_64u_4096u_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    SR,
    \SRL_SIG_reg[0][31] );
  output numReps_c_empty_n;
  output numReps_c_full_n;
  output Stream2Mem_Batch_64u_4096u_U0_numReps_read;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][1] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][3] ;
  output [27:0]D;
  input ap_clk;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input out_r_c_empty_n;
  input Stream2Mem_Batch_64u_4096u_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]SR;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [27:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_start;
  wire Stream2Mem_Batch_64u_4096u_U0_numReps_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire internal_empty_n_i_1__1_n_2;
  wire internal_full_n_i_1__1_n_2;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire numReps_c_empty_n;
  wire numReps_c_full_n;
  wire out_r_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_shiftReg U_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (numReps_c_full_n),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .\numReps_read_reg_206_reg[0] (\mOutPtr_reg_n_2_[0] ),
        .\numReps_read_reg_206_reg[0]_0 (\mOutPtr_reg_n_2_[1] ));
  LUT6 #(
    .INIT(64'hA8AA0000AAAAAAAA)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I4(numReps_c_empty_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_2),
        .Q(numReps_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(numReps_c_full_n),
        .I2(mOutPtr0__1),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__1
       (.I0(numReps_c_empty_n),
        .I1(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I2(numReps_c_full_n),
        .I3(Q),
        .I4(ap_start),
        .I5(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .O(mOutPtr0__1));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    internal_full_n_i_3__1
       (.I0(numReps_c_full_n),
        .I1(Q),
        .I2(ap_start),
        .I3(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .I4(numReps_c_empty_n),
        .I5(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_2),
        .Q(numReps_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1 
       (.I0(numReps_c_empty_n),
        .I1(out_r_c_empty_n),
        .I2(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I3(numReps_c_empty_n),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \rep_fu_68[0]_i_1 
       (.I0(numReps_c_empty_n),
        .I1(out_r_c_empty_n),
        .I2(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(Stream2Mem_Batch_64u_4096u_U0_numReps_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w32_d2_S_shiftReg
   (\SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    D,
    \SRL_SIG_reg[1][0]_1 ,
    Q,
    ap_start,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    \numReps_read_reg_206_reg[0] ,
    \numReps_read_reg_206_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output [27:0]D;
  input \SRL_SIG_reg[1][0]_1 ;
  input [0:0]Q;
  input ap_start;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input \numReps_read_reg_206_reg[0] ;
  input \numReps_read_reg_206_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [27:0]D;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg_n_2_[0][0] ;
  wire \SRL_SIG_reg_n_2_[0][10] ;
  wire \SRL_SIG_reg_n_2_[0][11] ;
  wire \SRL_SIG_reg_n_2_[0][12] ;
  wire \SRL_SIG_reg_n_2_[0][13] ;
  wire \SRL_SIG_reg_n_2_[0][14] ;
  wire \SRL_SIG_reg_n_2_[0][15] ;
  wire \SRL_SIG_reg_n_2_[0][16] ;
  wire \SRL_SIG_reg_n_2_[0][17] ;
  wire \SRL_SIG_reg_n_2_[0][18] ;
  wire \SRL_SIG_reg_n_2_[0][19] ;
  wire \SRL_SIG_reg_n_2_[0][1] ;
  wire \SRL_SIG_reg_n_2_[0][20] ;
  wire \SRL_SIG_reg_n_2_[0][21] ;
  wire \SRL_SIG_reg_n_2_[0][22] ;
  wire \SRL_SIG_reg_n_2_[0][23] ;
  wire \SRL_SIG_reg_n_2_[0][24] ;
  wire \SRL_SIG_reg_n_2_[0][25] ;
  wire \SRL_SIG_reg_n_2_[0][26] ;
  wire \SRL_SIG_reg_n_2_[0][27] ;
  wire \SRL_SIG_reg_n_2_[0][28] ;
  wire \SRL_SIG_reg_n_2_[0][29] ;
  wire \SRL_SIG_reg_n_2_[0][2] ;
  wire \SRL_SIG_reg_n_2_[0][30] ;
  wire \SRL_SIG_reg_n_2_[0][31] ;
  wire \SRL_SIG_reg_n_2_[0][3] ;
  wire \SRL_SIG_reg_n_2_[0][4] ;
  wire \SRL_SIG_reg_n_2_[0][5] ;
  wire \SRL_SIG_reg_n_2_[0][6] ;
  wire \SRL_SIG_reg_n_2_[0][7] ;
  wire \SRL_SIG_reg_n_2_[0][8] ;
  wire \SRL_SIG_reg_n_2_[0][9] ;
  wire \SRL_SIG_reg_n_2_[1][0] ;
  wire \SRL_SIG_reg_n_2_[1][10] ;
  wire \SRL_SIG_reg_n_2_[1][11] ;
  wire \SRL_SIG_reg_n_2_[1][12] ;
  wire \SRL_SIG_reg_n_2_[1][13] ;
  wire \SRL_SIG_reg_n_2_[1][14] ;
  wire \SRL_SIG_reg_n_2_[1][15] ;
  wire \SRL_SIG_reg_n_2_[1][16] ;
  wire \SRL_SIG_reg_n_2_[1][17] ;
  wire \SRL_SIG_reg_n_2_[1][18] ;
  wire \SRL_SIG_reg_n_2_[1][19] ;
  wire \SRL_SIG_reg_n_2_[1][1] ;
  wire \SRL_SIG_reg_n_2_[1][20] ;
  wire \SRL_SIG_reg_n_2_[1][21] ;
  wire \SRL_SIG_reg_n_2_[1][22] ;
  wire \SRL_SIG_reg_n_2_[1][23] ;
  wire \SRL_SIG_reg_n_2_[1][24] ;
  wire \SRL_SIG_reg_n_2_[1][25] ;
  wire \SRL_SIG_reg_n_2_[1][26] ;
  wire \SRL_SIG_reg_n_2_[1][27] ;
  wire \SRL_SIG_reg_n_2_[1][28] ;
  wire \SRL_SIG_reg_n_2_[1][29] ;
  wire \SRL_SIG_reg_n_2_[1][2] ;
  wire \SRL_SIG_reg_n_2_[1][30] ;
  wire \SRL_SIG_reg_n_2_[1][31] ;
  wire \SRL_SIG_reg_n_2_[1][3] ;
  wire \SRL_SIG_reg_n_2_[1][4] ;
  wire \SRL_SIG_reg_n_2_[1][5] ;
  wire \SRL_SIG_reg_n_2_[1][6] ;
  wire \SRL_SIG_reg_n_2_[1][7] ;
  wire \SRL_SIG_reg_n_2_[1][8] ;
  wire \SRL_SIG_reg_n_2_[1][9] ;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire \numReps_read_reg_206_reg[0] ;
  wire \numReps_read_reg_206_reg[0]_0 ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_1 ),
        .I1(Q),
        .I2(ap_start),
        .I3(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_2_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_2_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_2_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_2_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_2_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_2_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_2_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_2_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_2_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_2_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_2_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_2_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_2_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_2_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_2_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_2_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_2_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_2_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_2_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_2_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_2_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_2_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_2_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_2_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_2_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_2_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_2_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_2_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_2_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_2_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_2_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_2_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][0] ),
        .Q(\SRL_SIG_reg_n_2_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][10] ),
        .Q(\SRL_SIG_reg_n_2_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][11] ),
        .Q(\SRL_SIG_reg_n_2_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][12] ),
        .Q(\SRL_SIG_reg_n_2_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][13] ),
        .Q(\SRL_SIG_reg_n_2_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][14] ),
        .Q(\SRL_SIG_reg_n_2_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][15] ),
        .Q(\SRL_SIG_reg_n_2_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][16] ),
        .Q(\SRL_SIG_reg_n_2_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][17] ),
        .Q(\SRL_SIG_reg_n_2_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][18] ),
        .Q(\SRL_SIG_reg_n_2_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][19] ),
        .Q(\SRL_SIG_reg_n_2_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][1] ),
        .Q(\SRL_SIG_reg_n_2_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][20] ),
        .Q(\SRL_SIG_reg_n_2_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][21] ),
        .Q(\SRL_SIG_reg_n_2_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][22] ),
        .Q(\SRL_SIG_reg_n_2_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][23] ),
        .Q(\SRL_SIG_reg_n_2_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][24] ),
        .Q(\SRL_SIG_reg_n_2_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][25] ),
        .Q(\SRL_SIG_reg_n_2_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][26] ),
        .Q(\SRL_SIG_reg_n_2_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][27] ),
        .Q(\SRL_SIG_reg_n_2_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][28] ),
        .Q(\SRL_SIG_reg_n_2_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][29] ),
        .Q(\SRL_SIG_reg_n_2_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][2] ),
        .Q(\SRL_SIG_reg_n_2_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][30] ),
        .Q(\SRL_SIG_reg_n_2_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][31] ),
        .Q(\SRL_SIG_reg_n_2_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][3] ),
        .Q(\SRL_SIG_reg_n_2_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][4] ),
        .Q(\SRL_SIG_reg_n_2_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][5] ),
        .Q(\SRL_SIG_reg_n_2_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][6] ),
        .Q(\SRL_SIG_reg_n_2_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][7] ),
        .Q(\SRL_SIG_reg_n_2_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][8] ),
        .Q(\SRL_SIG_reg_n_2_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_2_[0][9] ),
        .Q(\SRL_SIG_reg_n_2_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[0]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][0] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][0] ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[10]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][10] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][10] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[11]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][11] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][11] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[12]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][12] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][12] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[13]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][13] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][13] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[14]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][14] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][14] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[15]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][15] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][15] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[16]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][16] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][16] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[17]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][17] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][17] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[18]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][18] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][18] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[19]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][19] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][19] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[1]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][1] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][1] ),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[20]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][20] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][20] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[21]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][21] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][21] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[22]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][22] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][22] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[23]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][23] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][23] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[24]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][24] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][24] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[25]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][25] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][25] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[26]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][26] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][26] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[27]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][27] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][27] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[28]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][28] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][28] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[29]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][29] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][29] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[2]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][2] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][2] ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[30]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][30] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][30] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[31]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][31] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][31] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[3]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][3] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][3] ),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[4]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][4] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][4] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[5]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][5] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][5] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[6]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][6] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][6] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[7]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][7] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][7] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[8]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][8] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][8] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \numReps_read_reg_206[9]_i_1 
       (.I0(\SRL_SIG_reg_n_2_[1][9] ),
        .I1(\numReps_read_reg_206_reg[0] ),
        .I2(\numReps_read_reg_206_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_2_[0][9] ),
        .O(D[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d2_S
   (dwc2dma_empty_n,
    dwc2dma_full_n,
    \mOutPtr_reg[0]_0 ,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[1][63] ,
    ap_clk,
    ap_rst_n,
    mOutPtr0__1,
    mOutPtr110_out,
    \ap_CS_iter1_fsm_reg[1] ,
    SR,
    \mOutPtr_reg[0]_1 ,
    E,
    D);
  output dwc2dma_empty_n;
  output dwc2dma_full_n;
  output \mOutPtr_reg[0]_0 ;
  output internal_empty_n_reg_0;
  output [63:0]\SRL_SIG_reg[1][63] ;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr0__1;
  input mOutPtr110_out;
  input \ap_CS_iter1_fsm_reg[1] ;
  input [0:0]SR;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input [63:0]D;

  wire [63:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [63:0]\SRL_SIG_reg[1][63] ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire dwc2dma_empty_n;
  wire dwc2dma_full_n;
  wire internal_empty_n_i_1__2_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_2;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_2_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d2_S_shiftReg U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][63]_0 (\SRL_SIG_reg[1][63] ),
        .ap_clk(ap_clk),
        .\tmp_reg_131_reg[0] (\mOutPtr_reg_n_2_[1] ),
        .\tmp_reg_131_reg[63] (\mOutPtr_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_iter1_fsm[1]_i_2__1 
       (.I0(dwc2dma_empty_n),
        .I1(\ap_CS_iter1_fsm_reg[1] ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1__2
       (.I0(dwc2dma_empty_n),
        .I1(mOutPtr0__1),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_2),
        .Q(dwc2dma_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(dwc2dma_full_n),
        .I2(mOutPtr0__1),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_2),
        .Q(dwc2dma_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(mOutPtr0__1),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d2_S_shiftReg
   (\SRL_SIG_reg[1][63]_0 ,
    \tmp_reg_131_reg[63] ,
    \tmp_reg_131_reg[0] ,
    E,
    D,
    ap_clk);
  output [63:0]\SRL_SIG_reg[1][63]_0 ;
  input \tmp_reg_131_reg[63] ;
  input \tmp_reg_131_reg[0] ;
  input [0:0]E;
  input [63:0]D;
  input ap_clk;

  wire [63:0]D;
  wire [0:0]E;
  wire [63:0]\SRL_SIG_reg[0] ;
  wire [63:0]\SRL_SIG_reg[1] ;
  wire [63:0]\SRL_SIG_reg[1][63]_0 ;
  wire ap_clk;
  wire \tmp_reg_131_reg[0] ;
  wire \tmp_reg_131_reg[63] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0] [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0] [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0] [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0] [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0] [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0] [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0] [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0] [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0] [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0] [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0] [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0] [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0] [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0] [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0] [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0] [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\SRL_SIG_reg[0] [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\SRL_SIG_reg[0] [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\SRL_SIG_reg[0] [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\SRL_SIG_reg[0] [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\SRL_SIG_reg[0] [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\SRL_SIG_reg[0] [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\SRL_SIG_reg[0] [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\SRL_SIG_reg[0] [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\SRL_SIG_reg[0] [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\SRL_SIG_reg[0] [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\SRL_SIG_reg[0] [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\SRL_SIG_reg[0] [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\SRL_SIG_reg[0] [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\SRL_SIG_reg[0] [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\SRL_SIG_reg[0] [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\SRL_SIG_reg[0] [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\SRL_SIG_reg[0] [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\SRL_SIG_reg[0] [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\SRL_SIG_reg[0] [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\SRL_SIG_reg[0] [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\SRL_SIG_reg[0] [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\SRL_SIG_reg[0] [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\SRL_SIG_reg[0] [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\SRL_SIG_reg[0] [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\SRL_SIG_reg[0] [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\SRL_SIG_reg[0] [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\SRL_SIG_reg[0] [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\SRL_SIG_reg[0] [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\SRL_SIG_reg[0] [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\SRL_SIG_reg[0] [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\SRL_SIG_reg[0] [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\SRL_SIG_reg[0] [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0] [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [0]),
        .Q(\SRL_SIG_reg[1] [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [10]),
        .Q(\SRL_SIG_reg[1] [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [11]),
        .Q(\SRL_SIG_reg[1] [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [12]),
        .Q(\SRL_SIG_reg[1] [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [13]),
        .Q(\SRL_SIG_reg[1] [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [14]),
        .Q(\SRL_SIG_reg[1] [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [15]),
        .Q(\SRL_SIG_reg[1] [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [16]),
        .Q(\SRL_SIG_reg[1] [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [17]),
        .Q(\SRL_SIG_reg[1] [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [18]),
        .Q(\SRL_SIG_reg[1] [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [19]),
        .Q(\SRL_SIG_reg[1] [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [1]),
        .Q(\SRL_SIG_reg[1] [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [20]),
        .Q(\SRL_SIG_reg[1] [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [21]),
        .Q(\SRL_SIG_reg[1] [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [22]),
        .Q(\SRL_SIG_reg[1] [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [23]),
        .Q(\SRL_SIG_reg[1] [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [24]),
        .Q(\SRL_SIG_reg[1] [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [25]),
        .Q(\SRL_SIG_reg[1] [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [26]),
        .Q(\SRL_SIG_reg[1] [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [27]),
        .Q(\SRL_SIG_reg[1] [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [28]),
        .Q(\SRL_SIG_reg[1] [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [29]),
        .Q(\SRL_SIG_reg[1] [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [2]),
        .Q(\SRL_SIG_reg[1] [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [30]),
        .Q(\SRL_SIG_reg[1] [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [31]),
        .Q(\SRL_SIG_reg[1] [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [32]),
        .Q(\SRL_SIG_reg[1] [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [33]),
        .Q(\SRL_SIG_reg[1] [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [34]),
        .Q(\SRL_SIG_reg[1] [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [35]),
        .Q(\SRL_SIG_reg[1] [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [36]),
        .Q(\SRL_SIG_reg[1] [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [37]),
        .Q(\SRL_SIG_reg[1] [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [38]),
        .Q(\SRL_SIG_reg[1] [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [39]),
        .Q(\SRL_SIG_reg[1] [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [3]),
        .Q(\SRL_SIG_reg[1] [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [40]),
        .Q(\SRL_SIG_reg[1] [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [41]),
        .Q(\SRL_SIG_reg[1] [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [42]),
        .Q(\SRL_SIG_reg[1] [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [43]),
        .Q(\SRL_SIG_reg[1] [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [44]),
        .Q(\SRL_SIG_reg[1] [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [45]),
        .Q(\SRL_SIG_reg[1] [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [46]),
        .Q(\SRL_SIG_reg[1] [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [47]),
        .Q(\SRL_SIG_reg[1] [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [48]),
        .Q(\SRL_SIG_reg[1] [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [49]),
        .Q(\SRL_SIG_reg[1] [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [4]),
        .Q(\SRL_SIG_reg[1] [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [50]),
        .Q(\SRL_SIG_reg[1] [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [51]),
        .Q(\SRL_SIG_reg[1] [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [52]),
        .Q(\SRL_SIG_reg[1] [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [53]),
        .Q(\SRL_SIG_reg[1] [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [54]),
        .Q(\SRL_SIG_reg[1] [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [55]),
        .Q(\SRL_SIG_reg[1] [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [56]),
        .Q(\SRL_SIG_reg[1] [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [57]),
        .Q(\SRL_SIG_reg[1] [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [58]),
        .Q(\SRL_SIG_reg[1] [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [59]),
        .Q(\SRL_SIG_reg[1] [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [5]),
        .Q(\SRL_SIG_reg[1] [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [60]),
        .Q(\SRL_SIG_reg[1] [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [61]),
        .Q(\SRL_SIG_reg[1] [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [62]),
        .Q(\SRL_SIG_reg[1] [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [63]),
        .Q(\SRL_SIG_reg[1] [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [6]),
        .Q(\SRL_SIG_reg[1] [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [7]),
        .Q(\SRL_SIG_reg[1] [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [8]),
        .Q(\SRL_SIG_reg[1] [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0] [9]),
        .Q(\SRL_SIG_reg[1] [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[0]_i_1 
       (.I0(\SRL_SIG_reg[1] [0]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [0]),
        .O(\SRL_SIG_reg[1][63]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[10]_i_1 
       (.I0(\SRL_SIG_reg[1] [10]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [10]),
        .O(\SRL_SIG_reg[1][63]_0 [10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[11]_i_1 
       (.I0(\SRL_SIG_reg[1] [11]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [11]),
        .O(\SRL_SIG_reg[1][63]_0 [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[12]_i_1 
       (.I0(\SRL_SIG_reg[1] [12]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [12]),
        .O(\SRL_SIG_reg[1][63]_0 [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[13]_i_1 
       (.I0(\SRL_SIG_reg[1] [13]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [13]),
        .O(\SRL_SIG_reg[1][63]_0 [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[14]_i_1 
       (.I0(\SRL_SIG_reg[1] [14]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [14]),
        .O(\SRL_SIG_reg[1][63]_0 [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[15]_i_1 
       (.I0(\SRL_SIG_reg[1] [15]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [15]),
        .O(\SRL_SIG_reg[1][63]_0 [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[16]_i_1 
       (.I0(\SRL_SIG_reg[1] [16]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [16]),
        .O(\SRL_SIG_reg[1][63]_0 [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[17]_i_1 
       (.I0(\SRL_SIG_reg[1] [17]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [17]),
        .O(\SRL_SIG_reg[1][63]_0 [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[18]_i_1 
       (.I0(\SRL_SIG_reg[1] [18]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [18]),
        .O(\SRL_SIG_reg[1][63]_0 [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[19]_i_1 
       (.I0(\SRL_SIG_reg[1] [19]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [19]),
        .O(\SRL_SIG_reg[1][63]_0 [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[1]_i_1 
       (.I0(\SRL_SIG_reg[1] [1]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [1]),
        .O(\SRL_SIG_reg[1][63]_0 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[20]_i_1 
       (.I0(\SRL_SIG_reg[1] [20]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [20]),
        .O(\SRL_SIG_reg[1][63]_0 [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[21]_i_1 
       (.I0(\SRL_SIG_reg[1] [21]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [21]),
        .O(\SRL_SIG_reg[1][63]_0 [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[22]_i_1 
       (.I0(\SRL_SIG_reg[1] [22]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [22]),
        .O(\SRL_SIG_reg[1][63]_0 [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[23]_i_1 
       (.I0(\SRL_SIG_reg[1] [23]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [23]),
        .O(\SRL_SIG_reg[1][63]_0 [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[24]_i_1 
       (.I0(\SRL_SIG_reg[1] [24]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [24]),
        .O(\SRL_SIG_reg[1][63]_0 [24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[25]_i_1 
       (.I0(\SRL_SIG_reg[1] [25]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [25]),
        .O(\SRL_SIG_reg[1][63]_0 [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[26]_i_1 
       (.I0(\SRL_SIG_reg[1] [26]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [26]),
        .O(\SRL_SIG_reg[1][63]_0 [26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[27]_i_1 
       (.I0(\SRL_SIG_reg[1] [27]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [27]),
        .O(\SRL_SIG_reg[1][63]_0 [27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[28]_i_1 
       (.I0(\SRL_SIG_reg[1] [28]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [28]),
        .O(\SRL_SIG_reg[1][63]_0 [28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[29]_i_1 
       (.I0(\SRL_SIG_reg[1] [29]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [29]),
        .O(\SRL_SIG_reg[1][63]_0 [29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[2]_i_1 
       (.I0(\SRL_SIG_reg[1] [2]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [2]),
        .O(\SRL_SIG_reg[1][63]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[30]_i_1 
       (.I0(\SRL_SIG_reg[1] [30]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [30]),
        .O(\SRL_SIG_reg[1][63]_0 [30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[31]_i_1 
       (.I0(\SRL_SIG_reg[1] [31]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [31]),
        .O(\SRL_SIG_reg[1][63]_0 [31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[32]_i_1 
       (.I0(\SRL_SIG_reg[1] [32]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [32]),
        .O(\SRL_SIG_reg[1][63]_0 [32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[33]_i_1 
       (.I0(\SRL_SIG_reg[1] [33]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [33]),
        .O(\SRL_SIG_reg[1][63]_0 [33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[34]_i_1 
       (.I0(\SRL_SIG_reg[1] [34]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [34]),
        .O(\SRL_SIG_reg[1][63]_0 [34]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[35]_i_1 
       (.I0(\SRL_SIG_reg[1] [35]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [35]),
        .O(\SRL_SIG_reg[1][63]_0 [35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[36]_i_1 
       (.I0(\SRL_SIG_reg[1] [36]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [36]),
        .O(\SRL_SIG_reg[1][63]_0 [36]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[37]_i_1 
       (.I0(\SRL_SIG_reg[1] [37]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [37]),
        .O(\SRL_SIG_reg[1][63]_0 [37]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[38]_i_1 
       (.I0(\SRL_SIG_reg[1] [38]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [38]),
        .O(\SRL_SIG_reg[1][63]_0 [38]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[39]_i_1 
       (.I0(\SRL_SIG_reg[1] [39]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [39]),
        .O(\SRL_SIG_reg[1][63]_0 [39]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[3]_i_1 
       (.I0(\SRL_SIG_reg[1] [3]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [3]),
        .O(\SRL_SIG_reg[1][63]_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[40]_i_1 
       (.I0(\SRL_SIG_reg[1] [40]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [40]),
        .O(\SRL_SIG_reg[1][63]_0 [40]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[41]_i_1 
       (.I0(\SRL_SIG_reg[1] [41]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [41]),
        .O(\SRL_SIG_reg[1][63]_0 [41]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[42]_i_1 
       (.I0(\SRL_SIG_reg[1] [42]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [42]),
        .O(\SRL_SIG_reg[1][63]_0 [42]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[43]_i_1 
       (.I0(\SRL_SIG_reg[1] [43]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [43]),
        .O(\SRL_SIG_reg[1][63]_0 [43]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[44]_i_1 
       (.I0(\SRL_SIG_reg[1] [44]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [44]),
        .O(\SRL_SIG_reg[1][63]_0 [44]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[45]_i_1 
       (.I0(\SRL_SIG_reg[1] [45]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [45]),
        .O(\SRL_SIG_reg[1][63]_0 [45]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[46]_i_1 
       (.I0(\SRL_SIG_reg[1] [46]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [46]),
        .O(\SRL_SIG_reg[1][63]_0 [46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[47]_i_1 
       (.I0(\SRL_SIG_reg[1] [47]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [47]),
        .O(\SRL_SIG_reg[1][63]_0 [47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[48]_i_1 
       (.I0(\SRL_SIG_reg[1] [48]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [48]),
        .O(\SRL_SIG_reg[1][63]_0 [48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[49]_i_1 
       (.I0(\SRL_SIG_reg[1] [49]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [49]),
        .O(\SRL_SIG_reg[1][63]_0 [49]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[4]_i_1 
       (.I0(\SRL_SIG_reg[1] [4]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [4]),
        .O(\SRL_SIG_reg[1][63]_0 [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[50]_i_1 
       (.I0(\SRL_SIG_reg[1] [50]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [50]),
        .O(\SRL_SIG_reg[1][63]_0 [50]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[51]_i_1 
       (.I0(\SRL_SIG_reg[1] [51]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [51]),
        .O(\SRL_SIG_reg[1][63]_0 [51]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[52]_i_1 
       (.I0(\SRL_SIG_reg[1] [52]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [52]),
        .O(\SRL_SIG_reg[1][63]_0 [52]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[53]_i_1 
       (.I0(\SRL_SIG_reg[1] [53]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [53]),
        .O(\SRL_SIG_reg[1][63]_0 [53]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[54]_i_1 
       (.I0(\SRL_SIG_reg[1] [54]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [54]),
        .O(\SRL_SIG_reg[1][63]_0 [54]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[55]_i_1 
       (.I0(\SRL_SIG_reg[1] [55]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [55]),
        .O(\SRL_SIG_reg[1][63]_0 [55]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[56]_i_1 
       (.I0(\SRL_SIG_reg[1] [56]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [56]),
        .O(\SRL_SIG_reg[1][63]_0 [56]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[57]_i_1 
       (.I0(\SRL_SIG_reg[1] [57]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [57]),
        .O(\SRL_SIG_reg[1][63]_0 [57]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[58]_i_1 
       (.I0(\SRL_SIG_reg[1] [58]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [58]),
        .O(\SRL_SIG_reg[1][63]_0 [58]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[59]_i_1 
       (.I0(\SRL_SIG_reg[1] [59]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [59]),
        .O(\SRL_SIG_reg[1][63]_0 [59]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[5]_i_1 
       (.I0(\SRL_SIG_reg[1] [5]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [5]),
        .O(\SRL_SIG_reg[1][63]_0 [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[60]_i_1 
       (.I0(\SRL_SIG_reg[1] [60]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [60]),
        .O(\SRL_SIG_reg[1][63]_0 [60]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[61]_i_1 
       (.I0(\SRL_SIG_reg[1] [61]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [61]),
        .O(\SRL_SIG_reg[1][63]_0 [61]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[62]_i_1 
       (.I0(\SRL_SIG_reg[1] [62]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [62]),
        .O(\SRL_SIG_reg[1][63]_0 [62]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[63]_i_2 
       (.I0(\SRL_SIG_reg[1] [63]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [63]),
        .O(\SRL_SIG_reg[1][63]_0 [63]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[6]_i_1 
       (.I0(\SRL_SIG_reg[1] [6]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [6]),
        .O(\SRL_SIG_reg[1][63]_0 [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[7]_i_1 
       (.I0(\SRL_SIG_reg[1] [7]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [7]),
        .O(\SRL_SIG_reg[1][63]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[8]_i_1 
       (.I0(\SRL_SIG_reg[1] [8]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [8]),
        .O(\SRL_SIG_reg[1][63]_0 [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_reg_131[9]_i_1 
       (.I0(\SRL_SIG_reg[1] [9]),
        .I1(\tmp_reg_131_reg[63] ),
        .I2(\tmp_reg_131_reg[0] ),
        .I3(\SRL_SIG_reg[0] [9]),
        .O(\SRL_SIG_reg[1][63]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S
   (out_r_c_empty_n,
    out_r_c_full_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    start_for_Stream2Mem_Batch_64u_4096u_U0_full_n,
    start_once_reg,
    ap_start,
    start_once_reg_reg,
    ap_rst_n,
    Stream2Mem_Batch_64u_4096u_U0_numReps_read,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[1]_0 ,
    numReps_c_empty_n,
    Stream2Mem_Batch_64u_4096u_U0_ap_start,
    Q,
    in,
    SR);
  output out_r_c_empty_n;
  output out_r_c_full_n;
  output internal_full_n_reg_0;
  output [60:0]out;
  input ap_clk;
  input start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  input start_once_reg;
  input ap_start;
  input start_once_reg_reg;
  input ap_rst_n;
  input Stream2Mem_Batch_64u_4096u_U0_numReps_read;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input numReps_c_empty_n;
  input Stream2Mem_Batch_64u_4096u_U0_ap_start;
  input [0:0]Q;
  input [60:0]in;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_start;
  wire Stream2Mem_Batch_64u_4096u_U0_numReps_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire [60:0]in;
  wire internal_empty_n_i_1__0_n_2;
  wire internal_empty_n_i_2_n_2;
  wire internal_full_n_i_1__0_n_2;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr0__1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[2]_i_1_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire numReps_c_empty_n;
  wire [60:0]out;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_shiftReg U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram
       (.ap_clk(ap_clk),
        .ap_start(ap_start),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .\out_read_reg_211_reg[3] (out_r_c_full_n),
        .\out_read_reg_211_reg[3]_0 (start_once_reg_reg),
        .start_for_Stream2Mem_Batch_64u_4096u_U0_full_n(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT6 #(
    .INIT(64'h8AAA0000AAAAAAAA)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_i_2_n_2),
        .I3(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I4(out_r_c_empty_n),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(internal_empty_n_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_2),
        .Q(out_r_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DDDDDDD)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(out_r_c_full_n),
        .I2(mOutPtr0__1),
        .I3(internal_empty_n_i_2_n_2),
        .I4(mOutPtr[0]),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__0
       (.I0(out_r_c_empty_n),
        .I1(numReps_c_empty_n),
        .I2(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I3(Q),
        .I4(out_r_c_full_n),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(mOutPtr0__1));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    internal_full_n_i_3__0
       (.I0(out_r_c_full_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(out_r_c_empty_n),
        .I3(numReps_c_empty_n),
        .I4(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I5(Q),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_2),
        .Q(out_r_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(out_r_c_empty_n),
        .I1(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I2(out_r_c_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(out_r_c_full_n),
        .I3(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I4(out_r_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Stream2Mem_Batch_64u_4096u_U0_numReps_read),
        .I4(out_r_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(mOutPtr[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(mOutPtr[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_2 ),
        .Q(mOutPtr[2]),
        .S(SR));
  LUT5 #(
    .INIT(32'hDF10DF00)) 
    start_once_reg_i_1
       (.I0(out_r_c_full_n),
        .I1(start_once_reg_reg),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_shiftReg
   (out,
    \out_read_reg_211_reg[3] ,
    start_for_Stream2Mem_Batch_64u_4096u_U0_full_n,
    start_once_reg,
    ap_start,
    \out_read_reg_211_reg[3]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [60:0]out;
  input \out_read_reg_211_reg[3] ;
  input start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  input start_once_reg;
  input ap_start;
  input \out_read_reg_211_reg[3]_0 ;
  input [2:0]mOutPtr;
  input [60:0]in;
  input ap_clk;

  wire ap_clk;
  wire ap_start;
  wire [60:0]in;
  wire [2:0]mOutPtr;
  wire [60:0]out;
  wire \out_read_reg_211_reg[3] ;
  wire \out_read_reg_211_reg[3]_0 ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  wire start_once_reg;

  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \SRL_SIG_reg[2][3]_srl3_i_1 
       (.I0(\out_read_reg_211_reg[3] ),
        .I1(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(\out_read_reg_211_reg[3]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][3]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/out_r_c_U/U_StreamingDataflowPartition_2_IODMA_0_fifo_w64_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init
   (O,
    \i_fu_52_reg[7] ,
    \i_fu_52_reg[11] ,
    \i_fu_52_reg[15] ,
    \i_fu_52_reg[19] ,
    \i_fu_52_reg[23] ,
    \i_fu_52_reg[27] ,
    \i_fu_52_reg[31] ,
    D,
    ap_done_cache_reg_0,
    ap_ready_int1,
    i_fu_52,
    ap_loop_init_int_reg_0,
    grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg_reg,
    ap_loop_init_int_reg_1,
    \ap_CS_iter1_fsm_reg[1] ,
    ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    icmp_ln517_fu_118_p2,
    S,
    ap_loop_init_int_reg_2,
    \t_fu_56_reg[10] ,
    ap_sig_allocacmp_i_load,
    SR,
    ap_clk,
    numReps_c_full_n,
    ap_start,
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    Q,
    ap_rst_n,
    CO,
    i_fu_52_reg_0_sp_1,
    \i_fu_52_reg[0]_0 ,
    \i_fu_52_reg[0]_1 ,
    grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg,
    in0_V_TVALID_int_regslice,
    ap_CS_iter1_fsm_state2,
    dwc2dma_full_n,
    icmp_ln517_reg_208,
    icmp_ln508_reg_198,
    ap_loop_exit_ready_pp0_iter1_reg,
    i_fu_52_reg,
    \i_fu_52_reg[31]_0 ,
    \i_fu_52_reg[31]_1 ,
    \i_fu_52_reg[31]_2 ,
    \i_fu_52_reg[31]_3 ,
    \t_fu_56_reg[31] ,
    icmp_ln508_fu_97_p2_carry__1,
    \icmp_ln517_reg_208_reg[0] );
  output [3:0]O;
  output [3:0]\i_fu_52_reg[7] ;
  output [3:0]\i_fu_52_reg[11] ;
  output [3:0]\i_fu_52_reg[15] ;
  output [3:0]\i_fu_52_reg[19] ;
  output [3:0]\i_fu_52_reg[23] ;
  output [3:0]\i_fu_52_reg[27] ;
  output [3:0]\i_fu_52_reg[31] ;
  output [31:0]D;
  output [1:0]ap_done_cache_reg_0;
  output ap_ready_int1;
  output i_fu_52;
  output ap_loop_init_int_reg_0;
  output [0:0]grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg_reg;
  output [0:0]ap_loop_init_int_reg_1;
  output \ap_CS_iter1_fsm_reg[1] ;
  output ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  output icmp_ln517_fu_118_p2;
  output [3:0]S;
  output [2:0]ap_loop_init_int_reg_2;
  output [3:0]\t_fu_56_reg[10] ;
  output [31:0]ap_sig_allocacmp_i_load;
  input [0:0]SR;
  input ap_clk;
  input numReps_c_full_n;
  input ap_start;
  input ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input [2:0]Q;
  input ap_rst_n;
  input [0:0]CO;
  input i_fu_52_reg_0_sp_1;
  input \i_fu_52_reg[0]_0 ;
  input \i_fu_52_reg[0]_1 ;
  input grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg;
  input in0_V_TVALID_int_regslice;
  input ap_CS_iter1_fsm_state2;
  input dwc2dma_full_n;
  input icmp_ln517_reg_208;
  input icmp_ln508_reg_198;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [31:0]i_fu_52_reg;
  input \i_fu_52_reg[31]_0 ;
  input \i_fu_52_reg[31]_1 ;
  input \i_fu_52_reg[31]_2 ;
  input \i_fu_52_reg[31]_3 ;
  input [31:0]\t_fu_56_reg[31] ;
  input [19:0]icmp_ln508_fu_97_p2_carry__1;
  input [2:0]\icmp_ln517_reg_208_reg[0] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_2__0_n_2 ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_2;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_2;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire [2:0]ap_loop_init_int_reg_2;
  wire ap_ready_int1;
  wire ap_rst_n;
  wire [31:0]ap_sig_allocacmp_i_load;
  wire [31:2]ap_sig_allocacmp_t_1;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire dwc2dma_full_n;
  wire grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg;
  wire [0:0]grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg_reg;
  wire i_fu_52;
  wire \i_fu_52[0]_i_5_n_2 ;
  wire \i_fu_52[0]_i_6_n_2 ;
  wire \i_fu_52[0]_i_7_n_2 ;
  wire \i_fu_52[0]_i_8_n_2 ;
  wire \i_fu_52[0]_i_9_n_2 ;
  wire \i_fu_52[12]_i_2_n_2 ;
  wire \i_fu_52[12]_i_3_n_2 ;
  wire \i_fu_52[12]_i_4_n_2 ;
  wire \i_fu_52[12]_i_5_n_2 ;
  wire \i_fu_52[16]_i_2_n_2 ;
  wire \i_fu_52[16]_i_3_n_2 ;
  wire \i_fu_52[16]_i_4_n_2 ;
  wire \i_fu_52[16]_i_5_n_2 ;
  wire \i_fu_52[20]_i_2_n_2 ;
  wire \i_fu_52[20]_i_3_n_2 ;
  wire \i_fu_52[20]_i_4_n_2 ;
  wire \i_fu_52[20]_i_5_n_2 ;
  wire \i_fu_52[24]_i_2_n_2 ;
  wire \i_fu_52[24]_i_3_n_2 ;
  wire \i_fu_52[24]_i_4_n_2 ;
  wire \i_fu_52[24]_i_5_n_2 ;
  wire \i_fu_52[28]_i_2_n_2 ;
  wire \i_fu_52[28]_i_3_n_2 ;
  wire \i_fu_52[28]_i_4_n_2 ;
  wire \i_fu_52[28]_i_5_n_2 ;
  wire \i_fu_52[4]_i_2_n_2 ;
  wire \i_fu_52[4]_i_3_n_2 ;
  wire \i_fu_52[4]_i_4_n_2 ;
  wire \i_fu_52[4]_i_5_n_2 ;
  wire \i_fu_52[8]_i_2__0_n_2 ;
  wire \i_fu_52[8]_i_3_n_2 ;
  wire \i_fu_52[8]_i_4_n_2 ;
  wire \i_fu_52[8]_i_5_n_2 ;
  wire [31:0]i_fu_52_reg;
  wire \i_fu_52_reg[0]_0 ;
  wire \i_fu_52_reg[0]_1 ;
  wire \i_fu_52_reg[0]_i_3_n_2 ;
  wire \i_fu_52_reg[0]_i_3_n_3 ;
  wire \i_fu_52_reg[0]_i_3_n_4 ;
  wire \i_fu_52_reg[0]_i_3_n_5 ;
  wire [3:0]\i_fu_52_reg[11] ;
  wire \i_fu_52_reg[12]_i_1_n_2 ;
  wire \i_fu_52_reg[12]_i_1_n_3 ;
  wire \i_fu_52_reg[12]_i_1_n_4 ;
  wire \i_fu_52_reg[12]_i_1_n_5 ;
  wire [3:0]\i_fu_52_reg[15] ;
  wire \i_fu_52_reg[16]_i_1_n_2 ;
  wire \i_fu_52_reg[16]_i_1_n_3 ;
  wire \i_fu_52_reg[16]_i_1_n_4 ;
  wire \i_fu_52_reg[16]_i_1_n_5 ;
  wire [3:0]\i_fu_52_reg[19] ;
  wire \i_fu_52_reg[20]_i_1_n_2 ;
  wire \i_fu_52_reg[20]_i_1_n_3 ;
  wire \i_fu_52_reg[20]_i_1_n_4 ;
  wire \i_fu_52_reg[20]_i_1_n_5 ;
  wire [3:0]\i_fu_52_reg[23] ;
  wire \i_fu_52_reg[24]_i_1_n_2 ;
  wire \i_fu_52_reg[24]_i_1_n_3 ;
  wire \i_fu_52_reg[24]_i_1_n_4 ;
  wire \i_fu_52_reg[24]_i_1_n_5 ;
  wire [3:0]\i_fu_52_reg[27] ;
  wire \i_fu_52_reg[28]_i_1_n_3 ;
  wire \i_fu_52_reg[28]_i_1_n_4 ;
  wire \i_fu_52_reg[28]_i_1_n_5 ;
  wire [3:0]\i_fu_52_reg[31] ;
  wire \i_fu_52_reg[31]_0 ;
  wire \i_fu_52_reg[31]_1 ;
  wire \i_fu_52_reg[31]_2 ;
  wire \i_fu_52_reg[31]_3 ;
  wire \i_fu_52_reg[4]_i_1_n_2 ;
  wire \i_fu_52_reg[4]_i_1_n_3 ;
  wire \i_fu_52_reg[4]_i_1_n_4 ;
  wire \i_fu_52_reg[4]_i_1_n_5 ;
  wire [3:0]\i_fu_52_reg[7] ;
  wire \i_fu_52_reg[8]_i_1_n_2 ;
  wire \i_fu_52_reg[8]_i_1_n_3 ;
  wire \i_fu_52_reg[8]_i_1_n_4 ;
  wire \i_fu_52_reg[8]_i_1_n_5 ;
  wire i_fu_52_reg_0_sn_1;
  wire icmp_ln508_fu_97_p2_carry__0_i_5_n_2;
  wire icmp_ln508_fu_97_p2_carry__0_i_6_n_2;
  wire icmp_ln508_fu_97_p2_carry__0_i_7_n_2;
  wire icmp_ln508_fu_97_p2_carry__0_i_8_n_2;
  wire [19:0]icmp_ln508_fu_97_p2_carry__1;
  wire icmp_ln508_fu_97_p2_carry__1_i_4_n_2;
  wire icmp_ln508_fu_97_p2_carry__1_i_5_n_2;
  wire icmp_ln508_reg_198;
  wire icmp_ln517_fu_118_p2;
  wire icmp_ln517_reg_208;
  wire \icmp_ln517_reg_208[0]_i_7_n_2 ;
  wire [2:0]\icmp_ln517_reg_208_reg[0] ;
  wire in0_V_TVALID_int_regslice;
  wire numReps_c_full_n;
  wire \t_fu_56[12]_i_4_n_2 ;
  wire \t_fu_56[12]_i_5_n_2 ;
  wire \t_fu_56[4]_i_2_n_2 ;
  wire \t_fu_56[4]_i_3_n_2 ;
  wire \t_fu_56[4]_i_4_n_2 ;
  wire \t_fu_56[4]_i_6_n_2 ;
  wire \t_fu_56[8]_i_3_n_2 ;
  wire \t_fu_56[8]_i_4_n_2 ;
  wire [3:0]\t_fu_56_reg[10] ;
  wire \t_fu_56_reg[12]_i_1_n_2 ;
  wire \t_fu_56_reg[12]_i_1_n_3 ;
  wire \t_fu_56_reg[12]_i_1_n_4 ;
  wire \t_fu_56_reg[12]_i_1_n_5 ;
  wire \t_fu_56_reg[16]_i_1_n_2 ;
  wire \t_fu_56_reg[16]_i_1_n_3 ;
  wire \t_fu_56_reg[16]_i_1_n_4 ;
  wire \t_fu_56_reg[16]_i_1_n_5 ;
  wire \t_fu_56_reg[20]_i_1_n_2 ;
  wire \t_fu_56_reg[20]_i_1_n_3 ;
  wire \t_fu_56_reg[20]_i_1_n_4 ;
  wire \t_fu_56_reg[20]_i_1_n_5 ;
  wire \t_fu_56_reg[24]_i_1_n_2 ;
  wire \t_fu_56_reg[24]_i_1_n_3 ;
  wire \t_fu_56_reg[24]_i_1_n_4 ;
  wire \t_fu_56_reg[24]_i_1_n_5 ;
  wire \t_fu_56_reg[28]_i_1_n_2 ;
  wire \t_fu_56_reg[28]_i_1_n_3 ;
  wire \t_fu_56_reg[28]_i_1_n_4 ;
  wire \t_fu_56_reg[28]_i_1_n_5 ;
  wire [31:0]\t_fu_56_reg[31] ;
  wire \t_fu_56_reg[31]_i_2_n_4 ;
  wire \t_fu_56_reg[31]_i_2_n_5 ;
  wire \t_fu_56_reg[4]_i_1_n_2 ;
  wire \t_fu_56_reg[4]_i_1_n_3 ;
  wire \t_fu_56_reg[4]_i_1_n_4 ;
  wire \t_fu_56_reg[4]_i_1_n_5 ;
  wire \t_fu_56_reg[8]_i_1_n_2 ;
  wire \t_fu_56_reg[8]_i_1_n_3 ;
  wire \t_fu_56_reg[8]_i_1_n_4 ;
  wire \t_fu_56_reg[8]_i_1_n_5 ;
  wire [3:3]\NLW_i_fu_52_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_t_fu_56_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_fu_56_reg[31]_i_2_O_UNCONNECTED ;

  assign i_fu_52_reg_0_sn_1 = i_fu_52_reg_0_sp_1;
  LUT6 #(
    .INIT(64'h00F7000000F7FFFF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(numReps_c_full_n),
        .I1(ap_start),
        .I2(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\ap_CS_fsm[0]_i_2__0_n_2 ),
        .O(ap_done_cache_reg_0[0]));
  LUT5 #(
    .INIT(32'hBFAFBFBF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(Q[1]),
        .I1(ap_done_reg1),
        .I2(Q[2]),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[0]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0FDF)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(Q[2]),
        .I3(ap_done_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(ap_done_cache_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFB000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(icmp_ln508_reg_198),
        .I1(icmp_ln517_reg_208),
        .I2(dwc2dma_full_n),
        .I3(ap_CS_iter1_fsm_state2),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_iter1_fsm[1]_i_2 
       (.I0(ap_CS_iter1_fsm_state2),
        .I1(dwc2dma_full_n),
        .I2(icmp_ln517_reg_208),
        .I3(icmp_ln508_reg_198),
        .O(\ap_CS_iter1_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_done_reg1),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_2),
        .Q(ap_done_cache),
        .R(SR));
  LUT4 #(
    .INIT(16'hFF5D)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_ready_int1),
        .I3(ap_done_reg1),
        .O(ap_loop_init_int_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hEAFAEAEA)) 
    ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready_i_2
       (.I0(ap_sync_reg_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .I1(ap_done_reg1),
        .I2(Q[2]),
        .I3(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__0_i_1
       (.I0(i_fu_52_reg[8]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__0_i_2
       (.I0(i_fu_52_reg[7]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__0_i_3
       (.I0(i_fu_52_reg[6]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__0_i_4
       (.I0(i_fu_52_reg[5]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__1_i_1
       (.I0(i_fu_52_reg[12]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__1_i_2
       (.I0(i_fu_52_reg[11]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__1_i_3
       (.I0(i_fu_52_reg[10]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__1_i_4
       (.I0(i_fu_52_reg[9]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__2_i_1
       (.I0(i_fu_52_reg[16]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__2_i_2
       (.I0(i_fu_52_reg[15]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__2_i_3
       (.I0(i_fu_52_reg[14]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__2_i_4
       (.I0(i_fu_52_reg[13]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__3_i_1
       (.I0(i_fu_52_reg[20]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__3_i_2
       (.I0(i_fu_52_reg[19]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__3_i_3
       (.I0(i_fu_52_reg[18]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__3_i_4
       (.I0(i_fu_52_reg[17]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__4_i_1
       (.I0(i_fu_52_reg[24]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__4_i_2
       (.I0(i_fu_52_reg[23]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__4_i_3
       (.I0(i_fu_52_reg[22]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__4_i_4
       (.I0(i_fu_52_reg[21]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__5_i_1
       (.I0(i_fu_52_reg[28]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__5_i_2
       (.I0(i_fu_52_reg[27]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__5_i_3
       (.I0(i_fu_52_reg[26]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__5_i_4
       (.I0(i_fu_52_reg[25]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[25]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__6_i_1
       (.I0(i_fu_52_reg[31]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__6_i_2
       (.I0(i_fu_52_reg[30]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry__6_i_3
       (.I0(i_fu_52_reg[29]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry_i_1
       (.I0(i_fu_52_reg[0]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_i_load[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry_i_2
       (.I0(i_fu_52_reg[4]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry_i_3
       (.I0(i_fu_52_reg[3]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry_i_4
       (.I0(i_fu_52_reg[2]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    i_1_fu_112_p2_carry_i_5
       (.I0(i_fu_52_reg[1]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_load[1]));
  LUT6 #(
    .INIT(64'hAAAA0000C0000000)) 
    \i_fu_52[0]_i_1 
       (.I0(ap_loop_init),
        .I1(i_fu_52_reg_0_sn_1),
        .I2(\i_fu_52_reg[0]_0 ),
        .I3(\i_fu_52[0]_i_5_n_2 ),
        .I4(ap_ready_int1),
        .I5(CO),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    \i_fu_52[0]_i_2 
       (.I0(ap_ready_int1),
        .I1(CO),
        .I2(i_fu_52_reg_0_sn_1),
        .I3(\i_fu_52_reg[0]_0 ),
        .I4(\i_fu_52_reg[0]_1 ),
        .I5(\icmp_ln517_reg_208[0]_i_7_n_2 ),
        .O(i_fu_52));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_52[0]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \i_fu_52[0]_i_5 
       (.I0(ap_loop_init),
        .I1(i_fu_52_reg[0]),
        .I2(\i_fu_52_reg[31]_0 ),
        .I3(\i_fu_52_reg[31]_1 ),
        .I4(\i_fu_52_reg[31]_2 ),
        .I5(\i_fu_52_reg[31]_3 ),
        .O(\i_fu_52[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[0]_i_6 
       (.I0(i_fu_52_reg[3]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[0]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[0]_i_7 
       (.I0(i_fu_52_reg[2]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[0]_i_8 
       (.I0(i_fu_52_reg[1]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[0]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_52[0]_i_9 
       (.I0(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(i_fu_52_reg[0]),
        .O(\i_fu_52[0]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[12]_i_2 
       (.I0(i_fu_52_reg[15]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[12]_i_3 
       (.I0(i_fu_52_reg[14]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[12]_i_4 
       (.I0(i_fu_52_reg[13]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[12]_i_5 
       (.I0(i_fu_52_reg[12]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[16]_i_2 
       (.I0(i_fu_52_reg[19]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[16]_i_3 
       (.I0(i_fu_52_reg[18]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[16]_i_4 
       (.I0(i_fu_52_reg[17]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[16]_i_5 
       (.I0(i_fu_52_reg[16]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[20]_i_2 
       (.I0(i_fu_52_reg[23]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[20]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[20]_i_3 
       (.I0(i_fu_52_reg[22]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[20]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[20]_i_4 
       (.I0(i_fu_52_reg[21]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[20]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[20]_i_5 
       (.I0(i_fu_52_reg[20]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[20]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[24]_i_2 
       (.I0(i_fu_52_reg[27]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[24]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[24]_i_3 
       (.I0(i_fu_52_reg[26]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[24]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[24]_i_4 
       (.I0(i_fu_52_reg[25]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[24]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[24]_i_5 
       (.I0(i_fu_52_reg[24]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[24]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[28]_i_2 
       (.I0(i_fu_52_reg[31]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[28]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[28]_i_3 
       (.I0(i_fu_52_reg[30]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[28]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[28]_i_4 
       (.I0(i_fu_52_reg[29]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[28]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[28]_i_5 
       (.I0(i_fu_52_reg[28]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[28]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[4]_i_2 
       (.I0(i_fu_52_reg[7]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[4]_i_3 
       (.I0(i_fu_52_reg[6]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[4]_i_4 
       (.I0(i_fu_52_reg[5]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[4]_i_5 
       (.I0(i_fu_52_reg[4]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[4]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[8]_i_2__0 
       (.I0(i_fu_52_reg[11]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[8]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[8]_i_3 
       (.I0(i_fu_52_reg[10]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[8]_i_4 
       (.I0(i_fu_52_reg[9]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_52[8]_i_5 
       (.I0(i_fu_52_reg[8]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52[8]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_52_reg[0]_i_3_n_2 ,\i_fu_52_reg[0]_i_3_n_3 ,\i_fu_52_reg[0]_i_3_n_4 ,\i_fu_52_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(O),
        .S({\i_fu_52[0]_i_6_n_2 ,\i_fu_52[0]_i_7_n_2 ,\i_fu_52[0]_i_8_n_2 ,\i_fu_52[0]_i_9_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[12]_i_1 
       (.CI(\i_fu_52_reg[8]_i_1_n_2 ),
        .CO({\i_fu_52_reg[12]_i_1_n_2 ,\i_fu_52_reg[12]_i_1_n_3 ,\i_fu_52_reg[12]_i_1_n_4 ,\i_fu_52_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_52_reg[15] ),
        .S({\i_fu_52[12]_i_2_n_2 ,\i_fu_52[12]_i_3_n_2 ,\i_fu_52[12]_i_4_n_2 ,\i_fu_52[12]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[16]_i_1 
       (.CI(\i_fu_52_reg[12]_i_1_n_2 ),
        .CO({\i_fu_52_reg[16]_i_1_n_2 ,\i_fu_52_reg[16]_i_1_n_3 ,\i_fu_52_reg[16]_i_1_n_4 ,\i_fu_52_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_52_reg[19] ),
        .S({\i_fu_52[16]_i_2_n_2 ,\i_fu_52[16]_i_3_n_2 ,\i_fu_52[16]_i_4_n_2 ,\i_fu_52[16]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[20]_i_1 
       (.CI(\i_fu_52_reg[16]_i_1_n_2 ),
        .CO({\i_fu_52_reg[20]_i_1_n_2 ,\i_fu_52_reg[20]_i_1_n_3 ,\i_fu_52_reg[20]_i_1_n_4 ,\i_fu_52_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_52_reg[23] ),
        .S({\i_fu_52[20]_i_2_n_2 ,\i_fu_52[20]_i_3_n_2 ,\i_fu_52[20]_i_4_n_2 ,\i_fu_52[20]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[24]_i_1 
       (.CI(\i_fu_52_reg[20]_i_1_n_2 ),
        .CO({\i_fu_52_reg[24]_i_1_n_2 ,\i_fu_52_reg[24]_i_1_n_3 ,\i_fu_52_reg[24]_i_1_n_4 ,\i_fu_52_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_52_reg[27] ),
        .S({\i_fu_52[24]_i_2_n_2 ,\i_fu_52[24]_i_3_n_2 ,\i_fu_52[24]_i_4_n_2 ,\i_fu_52[24]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[28]_i_1 
       (.CI(\i_fu_52_reg[24]_i_1_n_2 ),
        .CO({\NLW_i_fu_52_reg[28]_i_1_CO_UNCONNECTED [3],\i_fu_52_reg[28]_i_1_n_3 ,\i_fu_52_reg[28]_i_1_n_4 ,\i_fu_52_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_52_reg[31] ),
        .S({\i_fu_52[28]_i_2_n_2 ,\i_fu_52[28]_i_3_n_2 ,\i_fu_52[28]_i_4_n_2 ,\i_fu_52[28]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[4]_i_1 
       (.CI(\i_fu_52_reg[0]_i_3_n_2 ),
        .CO({\i_fu_52_reg[4]_i_1_n_2 ,\i_fu_52_reg[4]_i_1_n_3 ,\i_fu_52_reg[4]_i_1_n_4 ,\i_fu_52_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_52_reg[7] ),
        .S({\i_fu_52[4]_i_2_n_2 ,\i_fu_52[4]_i_3_n_2 ,\i_fu_52[4]_i_4_n_2 ,\i_fu_52[4]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_52_reg[8]_i_1 
       (.CI(\i_fu_52_reg[4]_i_1_n_2 ),
        .CO({\i_fu_52_reg[8]_i_1_n_2 ,\i_fu_52_reg[8]_i_1_n_3 ,\i_fu_52_reg[8]_i_1_n_4 ,\i_fu_52_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_52_reg[11] ),
        .S({\i_fu_52[8]_i_2__0_n_2 ,\i_fu_52[8]_i_3_n_2 ,\i_fu_52[8]_i_4_n_2 ,\i_fu_52[8]_i_5_n_2 }));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln508_fu_97_p2_carry__0_i_1
       (.I0(icmp_ln508_fu_97_p2_carry__0_i_5_n_2),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I3(\t_fu_56_reg[31] [23]),
        .I4(icmp_ln508_fu_97_p2_carry__1[11]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln508_fu_97_p2_carry__0_i_2
       (.I0(icmp_ln508_fu_97_p2_carry__0_i_6_n_2),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I3(\t_fu_56_reg[31] [20]),
        .I4(icmp_ln508_fu_97_p2_carry__1[8]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln508_fu_97_p2_carry__0_i_3
       (.I0(icmp_ln508_fu_97_p2_carry__0_i_7_n_2),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I3(\t_fu_56_reg[31] [17]),
        .I4(icmp_ln508_fu_97_p2_carry__1[5]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln508_fu_97_p2_carry__0_i_4
       (.I0(icmp_ln508_fu_97_p2_carry__0_i_8_n_2),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I3(\t_fu_56_reg[31] [14]),
        .I4(icmp_ln508_fu_97_p2_carry__1[2]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln508_fu_97_p2_carry__0_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(\t_fu_56_reg[31] [21]),
        .I3(icmp_ln508_fu_97_p2_carry__1[9]),
        .I4(\t_fu_56_reg[31] [22]),
        .I5(icmp_ln508_fu_97_p2_carry__1[10]),
        .O(icmp_ln508_fu_97_p2_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln508_fu_97_p2_carry__0_i_6
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(\t_fu_56_reg[31] [18]),
        .I3(icmp_ln508_fu_97_p2_carry__1[6]),
        .I4(\t_fu_56_reg[31] [19]),
        .I5(icmp_ln508_fu_97_p2_carry__1[7]),
        .O(icmp_ln508_fu_97_p2_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln508_fu_97_p2_carry__0_i_7
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(\t_fu_56_reg[31] [15]),
        .I3(icmp_ln508_fu_97_p2_carry__1[3]),
        .I4(\t_fu_56_reg[31] [16]),
        .I5(icmp_ln508_fu_97_p2_carry__1[4]),
        .O(icmp_ln508_fu_97_p2_carry__0_i_7_n_2));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln508_fu_97_p2_carry__0_i_8
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(\t_fu_56_reg[31] [12]),
        .I3(icmp_ln508_fu_97_p2_carry__1[0]),
        .I4(\t_fu_56_reg[31] [13]),
        .I5(icmp_ln508_fu_97_p2_carry__1[1]),
        .O(icmp_ln508_fu_97_p2_carry__0_i_8_n_2));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln508_fu_97_p2_carry__1_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(\t_fu_56_reg[31] [30]),
        .I3(icmp_ln508_fu_97_p2_carry__1[18]),
        .I4(\t_fu_56_reg[31] [31]),
        .I5(icmp_ln508_fu_97_p2_carry__1[19]),
        .O(ap_loop_init_int_reg_2[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln508_fu_97_p2_carry__1_i_2
       (.I0(icmp_ln508_fu_97_p2_carry__1_i_4_n_2),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I3(\t_fu_56_reg[31] [29]),
        .I4(icmp_ln508_fu_97_p2_carry__1[17]),
        .O(ap_loop_init_int_reg_2[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln508_fu_97_p2_carry__1_i_3
       (.I0(icmp_ln508_fu_97_p2_carry__1_i_5_n_2),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I3(\t_fu_56_reg[31] [26]),
        .I4(icmp_ln508_fu_97_p2_carry__1[14]),
        .O(ap_loop_init_int_reg_2[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln508_fu_97_p2_carry__1_i_4
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(\t_fu_56_reg[31] [27]),
        .I3(icmp_ln508_fu_97_p2_carry__1[15]),
        .I4(\t_fu_56_reg[31] [28]),
        .I5(icmp_ln508_fu_97_p2_carry__1[16]),
        .O(icmp_ln508_fu_97_p2_carry__1_i_4_n_2));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln508_fu_97_p2_carry__1_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(\t_fu_56_reg[31] [24]),
        .I3(icmp_ln508_fu_97_p2_carry__1[12]),
        .I4(\t_fu_56_reg[31] [25]),
        .I5(icmp_ln508_fu_97_p2_carry__1[13]),
        .O(icmp_ln508_fu_97_p2_carry__1_i_5_n_2));
  LUT5 #(
    .INIT(32'hFF010101)) 
    icmp_ln508_fu_97_p2_carry_i_1
       (.I0(\t_fu_56_reg[31] [10]),
        .I1(\t_fu_56_reg[31] [9]),
        .I2(\t_fu_56_reg[31] [11]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56_reg[10] [3]));
  LUT5 #(
    .INIT(32'hFF010101)) 
    icmp_ln508_fu_97_p2_carry_i_2
       (.I0(\t_fu_56_reg[31] [7]),
        .I1(\t_fu_56_reg[31] [6]),
        .I2(\t_fu_56_reg[31] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56_reg[10] [2]));
  LUT5 #(
    .INIT(32'hFF010101)) 
    icmp_ln508_fu_97_p2_carry_i_3
       (.I0(\t_fu_56_reg[31] [4]),
        .I1(\t_fu_56_reg[31] [3]),
        .I2(\t_fu_56_reg[31] [5]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56_reg[10] [1]));
  LUT5 #(
    .INIT(32'hFF010101)) 
    icmp_ln508_fu_97_p2_carry_i_4
       (.I0(\t_fu_56_reg[31] [1]),
        .I1(\t_fu_56_reg[31] [0]),
        .I2(\t_fu_56_reg[31] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56_reg[10] [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln517_reg_208[0]_i_2 
       (.I0(i_fu_52_reg_0_sn_1),
        .I1(\i_fu_52_reg[0]_0 ),
        .I2(\i_fu_52_reg[0]_1 ),
        .I3(\icmp_ln517_reg_208[0]_i_7_n_2 ),
        .O(icmp_ln517_fu_118_p2));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \icmp_ln517_reg_208[0]_i_3 
       (.I0(\ap_CS_iter1_fsm_reg[1] ),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(CO),
        .I3(in0_V_TVALID_int_regslice),
        .O(ap_ready_int1));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \icmp_ln517_reg_208[0]_i_7 
       (.I0(\i_fu_52_reg[31]_1 ),
        .I1(\icmp_ln517_reg_208_reg[0] [1]),
        .I2(\icmp_ln517_reg_208_reg[0] [2]),
        .I3(\icmp_ln517_reg_208_reg[0] [0]),
        .I4(i_fu_52_reg[0]),
        .I5(ap_loop_init),
        .O(\icmp_ln517_reg_208[0]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \p_Val2_s_fu_48[55]_i_1 
       (.I0(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_ready_int1),
        .O(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h8F)) 
    \t_fu_56[0]_i_1 
       (.I0(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\t_fu_56_reg[31] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[12]_i_2 
       (.I0(\t_fu_56_reg[31] [12]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[12]_i_3 
       (.I0(\t_fu_56_reg[31] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[12]_i_4 
       (.I0(\t_fu_56_reg[31] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[12]_i_5 
       (.I0(\t_fu_56_reg[31] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[16]_i_2 
       (.I0(\t_fu_56_reg[31] [16]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[16]_i_3 
       (.I0(\t_fu_56_reg[31] [15]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[16]_i_4 
       (.I0(\t_fu_56_reg[31] [14]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[16]_i_5 
       (.I0(\t_fu_56_reg[31] [13]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[20]_i_2 
       (.I0(\t_fu_56_reg[31] [20]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[20]_i_3 
       (.I0(\t_fu_56_reg[31] [19]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[20]_i_4 
       (.I0(\t_fu_56_reg[31] [18]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[20]_i_5 
       (.I0(\t_fu_56_reg[31] [17]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[24]_i_2 
       (.I0(\t_fu_56_reg[31] [24]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[24]_i_3 
       (.I0(\t_fu_56_reg[31] [23]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[24]_i_4 
       (.I0(\t_fu_56_reg[31] [22]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[24]_i_5 
       (.I0(\t_fu_56_reg[31] [21]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[28]_i_2 
       (.I0(\t_fu_56_reg[31] [28]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[28]_i_3 
       (.I0(\t_fu_56_reg[31] [27]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[28]_i_4 
       (.I0(\t_fu_56_reg[31] [26]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[28]_i_5 
       (.I0(\t_fu_56_reg[31] [25]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[25]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \t_fu_56[31]_i_1 
       (.I0(CO),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I3(ap_ready_int1),
        .O(ap_loop_init_int_reg_1));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[31]_i_3 
       (.I0(\t_fu_56_reg[31] [31]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[31]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[31]_i_4 
       (.I0(\t_fu_56_reg[31] [30]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[31]_i_5 
       (.I0(\t_fu_56_reg[31] [29]),
        .I1(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_t_1[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[4]_i_2 
       (.I0(\t_fu_56_reg[31] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[4]_i_3 
       (.I0(\t_fu_56_reg[31] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[4]_i_4 
       (.I0(\t_fu_56_reg[31] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[4]_i_5 
       (.I0(\t_fu_56_reg[31] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[4]_i_6 
       (.I0(\t_fu_56_reg[31] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[4]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[8]_i_2 
       (.I0(\t_fu_56_reg[31] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[8]_i_3 
       (.I0(\t_fu_56_reg[31] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[8]_i_4 
       (.I0(\t_fu_56_reg[31] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(\t_fu_56[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \t_fu_56[8]_i_5 
       (.I0(\t_fu_56_reg[31] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_StreamingDataWidthConverter_Batch_8u_64u_4096u_Pipeline_VITIS_LOOP_508_3_fu_58_ap_start_reg),
        .O(ap_sig_allocacmp_t_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[12]_i_1 
       (.CI(\t_fu_56_reg[8]_i_1_n_2 ),
        .CO({\t_fu_56_reg[12]_i_1_n_2 ,\t_fu_56_reg[12]_i_1_n_3 ,\t_fu_56_reg[12]_i_1_n_4 ,\t_fu_56_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S({ap_sig_allocacmp_t_1[12:11],\t_fu_56[12]_i_4_n_2 ,\t_fu_56[12]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[16]_i_1 
       (.CI(\t_fu_56_reg[12]_i_1_n_2 ),
        .CO({\t_fu_56_reg[16]_i_1_n_2 ,\t_fu_56_reg[16]_i_1_n_3 ,\t_fu_56_reg[16]_i_1_n_4 ,\t_fu_56_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(ap_sig_allocacmp_t_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[20]_i_1 
       (.CI(\t_fu_56_reg[16]_i_1_n_2 ),
        .CO({\t_fu_56_reg[20]_i_1_n_2 ,\t_fu_56_reg[20]_i_1_n_3 ,\t_fu_56_reg[20]_i_1_n_4 ,\t_fu_56_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(ap_sig_allocacmp_t_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[24]_i_1 
       (.CI(\t_fu_56_reg[20]_i_1_n_2 ),
        .CO({\t_fu_56_reg[24]_i_1_n_2 ,\t_fu_56_reg[24]_i_1_n_3 ,\t_fu_56_reg[24]_i_1_n_4 ,\t_fu_56_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(ap_sig_allocacmp_t_1[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[28]_i_1 
       (.CI(\t_fu_56_reg[24]_i_1_n_2 ),
        .CO({\t_fu_56_reg[28]_i_1_n_2 ,\t_fu_56_reg[28]_i_1_n_3 ,\t_fu_56_reg[28]_i_1_n_4 ,\t_fu_56_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(ap_sig_allocacmp_t_1[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[31]_i_2 
       (.CI(\t_fu_56_reg[28]_i_1_n_2 ),
        .CO({\NLW_t_fu_56_reg[31]_i_2_CO_UNCONNECTED [3:2],\t_fu_56_reg[31]_i_2_n_4 ,\t_fu_56_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_t_fu_56_reg[31]_i_2_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,ap_sig_allocacmp_t_1[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\t_fu_56_reg[4]_i_1_n_2 ,\t_fu_56_reg[4]_i_1_n_3 ,\t_fu_56_reg[4]_i_1_n_4 ,\t_fu_56_reg[4]_i_1_n_5 }),
        .CYINIT(\t_fu_56[4]_i_2_n_2 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\t_fu_56[4]_i_3_n_2 ,\t_fu_56[4]_i_4_n_2 ,ap_sig_allocacmp_t_1[2],\t_fu_56[4]_i_6_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \t_fu_56_reg[8]_i_1 
       (.CI(\t_fu_56_reg[4]_i_1_n_2 ),
        .CO({\t_fu_56_reg[8]_i_1_n_2 ,\t_fu_56_reg[8]_i_1_n_3 ,\t_fu_56_reg[8]_i_1_n_4 ,\t_fu_56_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({ap_sig_allocacmp_t_1[8],\t_fu_56[8]_i_3_n_2 ,\t_fu_56[8]_i_4_n_2 ,ap_sig_allocacmp_t_1[5]}));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_2
   (\ap_CS_fsm_reg[10] ,
    ap_loop_init_int_reg_0,
    D,
    i_fu_52,
    ap_sig_allocacmp_i_3,
    ap_loop_init_int_reg_1,
    S,
    \i_fu_52_reg[12] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    \icmp_ln153_reg_122_reg[0] ,
    SR,
    ap_clk,
    Q,
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg,
    ap_rst_n,
    ap_done_cache_reg_0,
    gmem_WREADY,
    ap_CS_iter2_fsm_state3,
    ap_loop_exit_ready_pp0_iter2_reg,
    \i_fu_52_reg[0] ,
    ap_CS_iter1_fsm_state2,
    \i_fu_52_reg[4] ,
    \i_fu_52_reg[4]_0 ,
    \i_fu_52_reg[4]_1 ,
    \i_fu_52_reg[4]_2 ,
    \i_fu_52_reg[13] ,
    \i_fu_52_reg[0]_0 ,
    \i_fu_52_reg[0]_1 ,
    \i_fu_52_reg[0]_2 ,
    \i_fu_52_reg[8] ,
    \i_fu_52_reg[8]_0 ,
    \i_fu_52_reg[8]_1 ,
    \i_fu_52_reg[8]_2 ,
    \i_fu_52_reg[12]_0 ,
    \i_fu_52_reg[12]_1 ,
    \i_fu_52_reg[12]_2 ,
    \i_fu_52_reg[12]_3 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    \icmp_ln153_reg_122_reg[0]_0 );
  output \ap_CS_fsm_reg[10] ;
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output i_fu_52;
  output [8:0]ap_sig_allocacmp_i_3;
  output ap_loop_init_int_reg_1;
  output [0:0]S;
  output [3:0]\i_fu_52_reg[12] ;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output \icmp_ln153_reg_122_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;
  input ap_rst_n;
  input ap_done_cache_reg_0;
  input gmem_WREADY;
  input ap_CS_iter2_fsm_state3;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input \i_fu_52_reg[0] ;
  input ap_CS_iter1_fsm_state2;
  input \i_fu_52_reg[4] ;
  input \i_fu_52_reg[4]_0 ;
  input \i_fu_52_reg[4]_1 ;
  input \i_fu_52_reg[4]_2 ;
  input \i_fu_52_reg[13] ;
  input \i_fu_52_reg[0]_0 ;
  input \i_fu_52_reg[0]_1 ;
  input \i_fu_52_reg[0]_2 ;
  input \i_fu_52_reg[8] ;
  input \i_fu_52_reg[8]_0 ;
  input \i_fu_52_reg[8]_1 ;
  input \i_fu_52_reg[8]_2 ;
  input \i_fu_52_reg[12]_0 ;
  input \i_fu_52_reg[12]_1 ;
  input \i_fu_52_reg[12]_2 ;
  input \i_fu_52_reg[12]_3 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input \icmp_ln153_reg_122_reg[0]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_2;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_2;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_ready_int2__0;
  wire ap_rst_n;
  wire [8:0]ap_sig_allocacmp_i_3;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg;
  wire i_fu_52;
  wire \i_fu_52[13]_i_5_n_2 ;
  wire \i_fu_52_reg[0] ;
  wire \i_fu_52_reg[0]_0 ;
  wire \i_fu_52_reg[0]_1 ;
  wire \i_fu_52_reg[0]_2 ;
  wire [3:0]\i_fu_52_reg[12] ;
  wire \i_fu_52_reg[12]_0 ;
  wire \i_fu_52_reg[12]_1 ;
  wire \i_fu_52_reg[12]_2 ;
  wire \i_fu_52_reg[12]_3 ;
  wire \i_fu_52_reg[13] ;
  wire \i_fu_52_reg[4] ;
  wire \i_fu_52_reg[4]_0 ;
  wire \i_fu_52_reg[4]_1 ;
  wire \i_fu_52_reg[4]_2 ;
  wire \i_fu_52_reg[8] ;
  wire \i_fu_52_reg[8]_0 ;
  wire \i_fu_52_reg[8]_1 ;
  wire \i_fu_52_reg[8]_2 ;
  wire icmp_ln153_fu_88_p2;
  wire \icmp_ln153_reg_122_reg[0] ;
  wire \icmp_ln153_reg_122_reg[0]_0 ;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__0_i_1
       (.I0(\i_fu_52_reg[8]_2 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(S));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__0_i_2
       (.I0(\i_fu_52_reg[8]_1 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__0_i_3
       (.I0(\i_fu_52_reg[8]_0 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__0_i_4
       (.I0(\i_fu_52_reg[8] ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__1_i_1
       (.I0(\i_fu_52_reg[12]_3 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52_reg[12] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__1_i_2
       (.I0(\i_fu_52_reg[12]_2 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52_reg[12] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__1_i_3
       (.I0(\i_fu_52_reg[12]_1 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52_reg[12] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__1_i_4
       (.I0(\i_fu_52_reg[12]_0 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\i_fu_52_reg[12] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry__2_i_1
       (.I0(\i_fu_52_reg[13] ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry_i_1
       (.I0(\i_fu_52_reg[0]_0 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry_i_2
       (.I0(\i_fu_52_reg[4]_2 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry_i_3
       (.I0(\i_fu_52_reg[4]_1 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry_i_4
       (.I0(\i_fu_52_reg[4]_0 ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln153_fu_94_p2_carry_i_5
       (.I0(\i_fu_52_reg[4] ),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(Q[1]),
        .I3(ap_done_reg1),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8C88)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_done_reg1),
        .I1(Q[1]),
        .I2(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hE000)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(ap_done_cache_reg_0),
        .I1(gmem_WREADY),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h8880FFFF88808880)) 
    ap_done_cache_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(gmem_WREADY),
        .I3(ap_done_cache_reg_0),
        .I4(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_2),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2__0),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  LUT4 #(
    .INIT(16'hFFD5)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_ready_int2__0),
        .I2(ap_loop_init_int),
        .I3(ap_done_reg1),
        .O(ap_loop_init_int_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFDF0)) 
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg_i_1
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2__0),
        .I2(Q[0]),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .O(\ap_CS_fsm_reg[10] ));
  LUT3 #(
    .INIT(8'h8F)) 
    \i_fu_52[0]_i_1__1 
       (.I0(ap_loop_init_int),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I2(\i_fu_52_reg[0]_0 ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \i_fu_52[13]_i_1 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2__0),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h3111)) 
    \i_fu_52[13]_i_2 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2__0),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .O(i_fu_52));
  LUT6 #(
    .INIT(64'hC0404040C0000000)) 
    \i_fu_52[13]_i_3 
       (.I0(\i_fu_52_reg[0]_0 ),
        .I1(\i_fu_52[13]_i_5_n_2 ),
        .I2(\i_fu_52_reg[0]_1 ),
        .I3(ap_loop_init_int),
        .I4(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I5(\i_fu_52_reg[0]_2 ),
        .O(icmp_ln153_fu_88_p2));
  LUT6 #(
    .INIT(64'hFFFF575557555755)) 
    \i_fu_52[13]_i_4 
       (.I0(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I1(gmem_WREADY),
        .I2(ap_done_cache_reg_0),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(\i_fu_52_reg[0] ),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_ready_int2__0));
  LUT6 #(
    .INIT(64'h0000001000100010)) 
    \i_fu_52[13]_i_5 
       (.I0(\i_fu_52_reg[8] ),
        .I1(\i_fu_52_reg[8]_0 ),
        .I2(\i_fu_52_reg[13] ),
        .I3(\i_fu_52_reg[8]_1 ),
        .I4(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_1_fu_102_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\i_fu_52[13]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln153_reg_122[0]_i_1__0 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2__0),
        .I2(\icmp_ln153_reg_122_reg[0]_0 ),
        .O(\icmp_ln153_reg_122_reg[0] ));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_flow_control_loop_pipe_sequential_init_3
   (D,
    E,
    \icmp_ln153_reg_122_reg[0] ,
    ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[3] ,
    ap_loop_exit_ready_pp0_iter1_reg_reg,
    \icmp_ln153_reg_122_reg[0]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg,
    Q,
    gmem_WREADY,
    icmp_ln153_reg_122_pp0_iter1_reg,
    ap_CS_iter2_fsm_state3,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_CS_iter1_fsm_state2,
    \icmp_ln153_reg_122_reg[0]_1 ,
    dwc2dma_empty_n,
    \i_fu_52_reg[9] ,
    ap_loop_exit_ready_pp0_iter1_reg);
  output [1:0]D;
  output [0:0]E;
  output \icmp_ln153_reg_122_reg[0] ;
  output [9:0]ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[3] ;
  output ap_loop_exit_ready_pp0_iter1_reg_reg;
  output \icmp_ln153_reg_122_reg[0]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg;
  input [1:0]Q;
  input gmem_WREADY;
  input icmp_ln153_reg_122_pp0_iter1_reg;
  input ap_CS_iter2_fsm_state3;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_CS_iter1_fsm_state2;
  input \icmp_ln153_reg_122_reg[0]_1 ;
  input dwc2dma_empty_n;
  input [9:0]\i_fu_52_reg[9] ;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_CS_iter1_fsm_state2;
  wire ap_CS_iter2_fsm_state3;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_2;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_2;
  wire [9:0]ap_loop_init_int_reg_0;
  wire ap_ready_int2;
  wire ap_rst_n;
  wire dwc2dma_empty_n;
  wire gmem_WREADY;
  wire grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg;
  wire \i_fu_52[5]_i_2_n_2 ;
  wire \i_fu_52[6]_i_2_n_2 ;
  wire \i_fu_52[8]_i_2_n_2 ;
  wire \i_fu_52[9]_i_5_n_2 ;
  wire \i_fu_52[9]_i_6_n_2 ;
  wire \i_fu_52[9]_i_7_n_2 ;
  wire [9:0]\i_fu_52_reg[9] ;
  wire icmp_ln153_fu_88_p2;
  wire icmp_ln153_reg_122_pp0_iter1_reg;
  wire \icmp_ln153_reg_122_reg[0] ;
  wire \icmp_ln153_reg_122_reg[0]_0 ;
  wire \icmp_ln153_reg_122_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFF00D0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I2(Q[1]),
        .I3(ap_done_reg1),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8C88)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_reg1),
        .I1(Q[1]),
        .I2(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hE000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(gmem_WREADY),
        .I1(icmp_ln153_reg_122_pp0_iter1_reg),
        .I2(ap_CS_iter2_fsm_state3),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_done_reg1));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_iter1_fsm[1]_i_2__0 
       (.I0(\icmp_ln153_reg_122_reg[0]_1 ),
        .I1(dwc2dma_empty_n),
        .O(\icmp_ln153_reg_122_reg[0] ));
  LUT6 #(
    .INIT(64'h8880FFFF88808880)) 
    ap_done_cache_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_CS_iter2_fsm_state3),
        .I2(icmp_ln153_reg_122_pp0_iter1_reg),
        .I3(gmem_WREADY),
        .I4(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_2),
        .Q(ap_done_cache),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_reg));
  LUT4 #(
    .INIT(16'hFFD5)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_ready_int2),
        .I2(ap_loop_init_int),
        .I3(ap_done_reg1),
        .O(ap_loop_init_int_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg_i_1
       (.I0(ap_ready_int2),
        .I1(icmp_ln153_fu_88_p2),
        .I2(Q[0]),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h4055)) 
    \i_fu_52[0]_i_1__0 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_loop_init_int),
        .I2(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I3(\i_fu_52_reg[9] [0]),
        .O(ap_loop_init_int_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h01110444)) 
    \i_fu_52[1]_i_1 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(\i_fu_52_reg[9] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I4(\i_fu_52_reg[9] [0]),
        .O(ap_loop_init_int_reg_0[1]));
  LUT6 #(
    .INIT(64'h0015151500404040)) 
    \i_fu_52[2]_i_1 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(\i_fu_52_reg[9] [0]),
        .I2(\i_fu_52_reg[9] [1]),
        .I3(ap_loop_init_int),
        .I4(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I5(\i_fu_52_reg[9] [2]),
        .O(ap_loop_init_int_reg_0[2]));
  LUT6 #(
    .INIT(64'h0000155500004000)) 
    \i_fu_52[3]_i_1 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(\i_fu_52_reg[9] [1]),
        .I2(\i_fu_52_reg[9] [0]),
        .I3(\i_fu_52_reg[9] [2]),
        .I4(ap_loop_init),
        .I5(\i_fu_52_reg[9] [3]),
        .O(ap_loop_init_int_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_52[3]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .O(ap_loop_init));
  LUT5 #(
    .INIT(32'h41114444)) 
    \i_fu_52[4]_i_1 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(\i_fu_52[5]_i_2_n_2 ),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I4(\i_fu_52_reg[9] [4]),
        .O(ap_loop_init_int_reg_0[4]));
  LUT6 #(
    .INIT(64'h0000077700007000)) 
    \i_fu_52[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I2(\i_fu_52_reg[9] [4]),
        .I3(\i_fu_52[5]_i_2_n_2 ),
        .I4(icmp_ln153_fu_88_p2),
        .I5(\i_fu_52_reg[9] [5]),
        .O(ap_loop_init_int_reg_0[5]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \i_fu_52[5]_i_2 
       (.I0(\i_fu_52_reg[9] [3]),
        .I1(\i_fu_52_reg[9] [1]),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I4(\i_fu_52_reg[9] [0]),
        .I5(\i_fu_52_reg[9] [2]),
        .O(\i_fu_52[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000077700007000)) 
    \i_fu_52[6]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I2(\i_fu_52_reg[9] [5]),
        .I3(\i_fu_52[6]_i_2_n_2 ),
        .I4(icmp_ln153_fu_88_p2),
        .I5(\i_fu_52_reg[9] [6]),
        .O(ap_loop_init_int_reg_0[6]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \i_fu_52[6]_i_2 
       (.I0(\i_fu_52_reg[9] [4]),
        .I1(\i_fu_52_reg[9] [2]),
        .I2(\i_fu_52_reg[9] [0]),
        .I3(ap_loop_init),
        .I4(\i_fu_52_reg[9] [1]),
        .I5(\i_fu_52_reg[9] [3]),
        .O(\i_fu_52[6]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h21112222)) 
    \i_fu_52[7]_i_1 
       (.I0(\i_fu_52[8]_i_2_n_2 ),
        .I1(icmp_ln153_fu_88_p2),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I4(\i_fu_52_reg[9] [7]),
        .O(ap_loop_init_int_reg_0[7]));
  LUT6 #(
    .INIT(64'h0000077700007000)) 
    \i_fu_52[8]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I2(\i_fu_52_reg[9] [7]),
        .I3(\i_fu_52[8]_i_2_n_2 ),
        .I4(icmp_ln153_fu_88_p2),
        .I5(\i_fu_52_reg[9] [8]),
        .O(ap_loop_init_int_reg_0[8]));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \i_fu_52[8]_i_2 
       (.I0(\i_fu_52_reg[9] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I3(\i_fu_52_reg[9] [4]),
        .I4(\i_fu_52[5]_i_2_n_2 ),
        .I5(\i_fu_52_reg[9] [5]),
        .O(\i_fu_52[8]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h3111)) 
    \i_fu_52[9]_i_1 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2),
        .I2(ap_loop_init_int),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0000077700007000)) 
    \i_fu_52[9]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I2(\i_fu_52_reg[9] [8]),
        .I3(\i_fu_52[9]_i_5_n_2 ),
        .I4(icmp_ln153_fu_88_p2),
        .I5(\i_fu_52_reg[9] [9]),
        .O(ap_loop_init_int_reg_0[9]));
  LUT6 #(
    .INIT(64'hC0D5000000000000)) 
    \i_fu_52[9]_i_3 
       (.I0(\i_fu_52_reg[9] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I3(\i_fu_52_reg[9] [6]),
        .I4(\i_fu_52[9]_i_6_n_2 ),
        .I5(\i_fu_52[9]_i_7_n_2 ),
        .O(icmp_ln153_fu_88_p2));
  LUT6 #(
    .INIT(64'hFFFF575557555755)) 
    \i_fu_52[9]_i_4 
       (.I0(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I1(icmp_ln153_reg_122_pp0_iter1_reg),
        .I2(gmem_WREADY),
        .I3(ap_CS_iter2_fsm_state3),
        .I4(\icmp_ln153_reg_122_reg[0] ),
        .I5(ap_CS_iter1_fsm_state2),
        .O(ap_ready_int2));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \i_fu_52[9]_i_5 
       (.I0(\i_fu_52_reg[9] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I3(\i_fu_52_reg[9] [5]),
        .I4(\i_fu_52[6]_i_2_n_2 ),
        .I5(\i_fu_52_reg[9] [6]),
        .O(\i_fu_52[9]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \i_fu_52[9]_i_6 
       (.I0(\i_fu_52_reg[9] [4]),
        .I1(\i_fu_52_reg[9] [5]),
        .I2(\i_fu_52_reg[9] [0]),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_52_reg[9] [8]),
        .O(\i_fu_52[9]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0001010100000000)) 
    \i_fu_52[9]_i_7 
       (.I0(\i_fu_52_reg[9] [2]),
        .I1(\i_fu_52_reg[9] [3]),
        .I2(\i_fu_52_reg[9] [1]),
        .I3(grp_Stream2Mem_Batch_64u_4096u_Pipeline_VITIS_LOOP_153_11_fu_93_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_52_reg[9] [9]),
        .O(\i_fu_52[9]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln153_reg_122[0]_i_1 
       (.I0(icmp_ln153_fu_88_p2),
        .I1(ap_ready_int2),
        .I2(\icmp_ln153_reg_122_reg[0]_1 ),
        .O(\icmp_ln153_reg_122_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi
   (wrsp_type,
    SR,
    last_resp,
    next_wreq,
    Q,
    wreq_valid,
    gmem_AWREADY,
    WVALID_Dummy,
    gmem_WREADY,
    wrsp_valid,
    wrsp_ready,
    gmem_BVALID,
    ursp_ready,
    AWVALID_Dummy,
    dout_vld_reg,
    RREADY_Dummy,
    AWREADY_Dummy,
    burst_valid,
    fifo_burst_ready,
    rs_req_ready,
    req_fifo_valid,
    AWREADY_Dummy_0,
    fifo_valid,
    WREADY_Dummy,
    flying_req_reg,
    s_ready_t_reg,
    need_wrsp,
    fifo_resp_ready,
    WVALID_Dummy_reg,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    WLAST_Dummy_reg,
    s_ready_t_reg_0,
    next_burst,
    empty_n_reg,
    \could_multi_bursts.last_loop__8 ,
    \could_multi_bursts.next_loop ,
    req_en__0,
    m_axi_gmem_AWVALID,
    empty_n_reg_0,
    empty_n_reg_1,
    empty_n_reg_2,
    empty_n_reg_3,
    empty_n_reg_4,
    \state_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    resp_ready__1,
    empty_n_reg_5,
    empty_n_reg_6,
    m_axi_gmem_WVALID,
    data_en__3,
    empty_n_reg_7,
    \dout_reg[72] ,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    m_axi_gmem_AWVALID12_out,
    \data_p1_reg[67] ,
    ap_clk,
    dout_vld_reg_0,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout_vld_reg_3,
    tmp_valid_reg,
    dout_vld_reg_4,
    s_ready_t_reg_1,
    dout_vld_reg_5,
    dout_vld_reg_6,
    dout_vld_reg_7,
    s_ready_t_reg_2,
    dout_vld_reg_8,
    WVALID_Dummy_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    WLAST_Dummy_reg_0,
    s_ready_t_reg_3,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    \mOutPtr_reg[0] ,
    push,
    push_1,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID,
    m_axi_gmem_RVALID,
    in,
    din);
  output wrsp_type;
  output [0:0]SR;
  output last_resp;
  output next_wreq;
  output [1:0]Q;
  output wreq_valid;
  output gmem_AWREADY;
  output WVALID_Dummy;
  output gmem_WREADY;
  output wrsp_valid;
  output wrsp_ready;
  output gmem_BVALID;
  output ursp_ready;
  output AWVALID_Dummy;
  output dout_vld_reg;
  output RREADY_Dummy;
  output AWREADY_Dummy;
  output burst_valid;
  output fifo_burst_ready;
  output rs_req_ready;
  output req_fifo_valid;
  output AWREADY_Dummy_0;
  output fifo_valid;
  output WREADY_Dummy;
  output flying_req_reg;
  output s_ready_t_reg;
  output need_wrsp;
  output fifo_resp_ready;
  output WVALID_Dummy_reg;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output WLAST_Dummy_reg;
  output s_ready_t_reg_0;
  output next_burst;
  output empty_n_reg;
  output \could_multi_bursts.last_loop__8 ;
  output \could_multi_bursts.next_loop ;
  output req_en__0;
  output m_axi_gmem_AWVALID;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output empty_n_reg_3;
  output empty_n_reg_4;
  output [0:0]\state_reg[0] ;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output resp_ready__1;
  output empty_n_reg_5;
  output empty_n_reg_6;
  output m_axi_gmem_WVALID;
  output data_en__3;
  output empty_n_reg_7;
  output [72:0]\dout_reg[72] ;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [1:0]\FSM_sequential_state_reg[1]_1 ;
  output m_axi_gmem_AWVALID12_out;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input tmp_valid_reg;
  input dout_vld_reg_4;
  input s_ready_t_reg_1;
  input dout_vld_reg_5;
  input dout_vld_reg_6;
  input dout_vld_reg_7;
  input s_ready_t_reg_2;
  input dout_vld_reg_8;
  input WVALID_Dummy_reg_0;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input WLAST_Dummy_reg_0;
  input s_ready_t_reg_3;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input [1:0]\mOutPtr_reg[0] ;
  input push;
  input push_1;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_RVALID;
  input [62:0]in;
  input [63:0]din;

  wire [63:3]AWADDR_Dummy;
  wire [31:11]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [1:0]\FSM_sequential_state_reg[1]_1 ;
  wire [1:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SR;
  wire [63:0]WDATA_Dummy;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire \buff_wdata/mOutPtr18_out ;
  wire \buff_wdata/pop ;
  wire burst_valid;
  wire bus_write_n_22;
  wire bus_write_n_23;
  wire bus_write_n_25;
  wire bus_write_n_31;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_loop__8 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_en__3;
  wire [64:0]\data_p1_reg[67] ;
  wire [63:0]din;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire dout_vld_reg_6;
  wire dout_vld_reg_7;
  wire dout_vld_reg_8;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire empty_n_reg_4;
  wire empty_n_reg_5;
  wire empty_n_reg_6;
  wire empty_n_reg_7;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_valid;
  wire flying_req_reg;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire gmem_WREADY;
  wire [62:0]in;
  wire last_resp;
  wire [1:0]\mOutPtr_reg[0] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID12_out;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_burst;
  wire next_wreq;
  wire push;
  wire push_1;
  wire req_en__0;
  wire req_fifo_valid;
  wire resp_ready__1;
  wire rs_req_ready;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire [0:0]\state_reg[0] ;
  wire [7:0]strb_buf;
  wire tmp_valid_reg;
  wire ursp_ready;
  wire wreq_handling_reg;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_read bus_read
       (.\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_1 ),
        .\FSM_sequential_state_reg[1]_0 (RREADY_Dummy),
        .Q(RVALID_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(s_ready_t_reg_0),
        .s_ready_t_reg_0(s_ready_t_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_write bus_write
       (.D({AWLEN_Dummy[31],AWLEN_Dummy[16:15],AWLEN_Dummy[11],AWADDR_Dummy}),
        .E(next_wreq),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_0 ),
        .\FSM_sequential_state_reg[1]_0 (AWVALID_Dummy),
        .Q(\FSM_sequential_state_reg[1] ),
        .SR(SR),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WVALID_Dummy_reg_0(WVALID_Dummy_reg),
        .WVALID_Dummy_reg_1(WVALID_Dummy_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bus_write_n_22),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (\rs_wreq/load_p2 ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[0] (last_resp),
        .\dout_reg[0]_0 (wrsp_type),
        .\dout_reg[0]_1 (ursp_ready),
        .\dout_reg[72] (\dout_reg[72] ),
        .dout_vld_reg(burst_valid),
        .dout_vld_reg_0(req_fifo_valid),
        .dout_vld_reg_1(fifo_valid),
        .dout_vld_reg_2(need_wrsp),
        .dout_vld_reg_3(bus_write_n_23),
        .dout_vld_reg_4(bus_write_n_31),
        .dout_vld_reg_5(dout_vld_reg_5),
        .dout_vld_reg_6(dout_vld_reg_6),
        .dout_vld_reg_7(dout_vld_reg_7),
        .dout_vld_reg_8(dout_vld_reg_8),
        .empty_n_reg(bus_write_n_25),
        .empty_n_reg_0(empty_n_reg_3),
        .empty_n_reg_1(empty_n_reg_5),
        .empty_n_reg_2(empty_n_reg_6),
        .empty_n_reg_3(empty_n_reg_7),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(req_en__0),
        .full_n_reg(fifo_burst_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .full_n_reg_1(WREADY_Dummy),
        .full_n_reg_2(fifo_resp_ready),
        .full_n_reg_3(\could_multi_bursts.next_loop ),
        .in(WLAST_Dummy_reg),
        .\last_cnt_reg[2] (data_en__3),
        .mOutPtr18_out(\buff_wdata/mOutPtr18_out ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(WVALID_Dummy),
        .mem_reg_0(empty_n_reg),
        .next_burst(next_burst),
        .pop(\buff_wdata/pop ),
        .push(push),
        .s_ready_t_reg(AWREADY_Dummy),
        .s_ready_t_reg_0(rs_req_ready),
        .s_ready_t_reg_1(s_ready_t_reg),
        .s_ready_t_reg_2(s_ready_t_reg_1),
        .s_ready_t_reg_3(s_ready_t_reg_2),
        .\sect_len_buf_reg[5]_0 (\could_multi_bursts.last_loop__8 ),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (resp_ready__1),
        .wreq_handling_reg_0(wreq_handling_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(dout_vld_reg_4),
        .empty_n_reg(empty_n_reg_0),
        .full_n_reg(RREADY_Dummy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_store store_unit
       (.D({AWLEN_Dummy[31],AWLEN_Dummy[16:15],AWLEN_Dummy[11],AWADDR_Dummy}),
        .E(bus_write_n_31),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (\state_reg[0] ),
        .\dout_reg[0]_1 (last_resp),
        .dout_vld_reg(wreq_valid),
        .dout_vld_reg_0(gmem_BVALID),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .dout_vld_reg_3(dout_vld_reg_2),
        .dout_vld_reg_4(dout_vld_reg_3),
        .empty_n_reg(empty_n_reg_1),
        .empty_n_reg_0(empty_n_reg_2),
        .empty_n_reg_1(empty_n_reg_4),
        .empty_n_reg_2(empty_n_reg),
        .full_n_reg(gmem_AWREADY),
        .full_n_reg_0(wrsp_ready),
        .full_n_reg_1(ursp_ready),
        .gmem_WREADY(gmem_WREADY),
        .in(in),
        .mOutPtr18_out(\buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (AWREADY_Dummy),
        .m_axi_gmem_AWVALID12_out(m_axi_gmem_AWVALID12_out),
        .mem_reg(bus_write_n_25),
        .mem_reg_0(bus_write_n_23),
        .mem_reg_1(bus_write_n_22),
        .need_wrsp(need_wrsp),
        .pop(\buff_wdata/pop ),
        .push(push),
        .push_1(push_1),
        .resp_ready__1(resp_ready__1),
        .tmp_valid_reg_0(AWVALID_Dummy),
        .tmp_valid_reg_1(\rs_wreq/load_p2 ),
        .tmp_valid_reg_2(tmp_valid_reg),
        .wrsp_valid(wrsp_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    push,
    valid_length,
    Q,
    D,
    S,
    m_axi_gmem_AWVALID12_out,
    SR,
    dout_vld_reg_1,
    ap_clk,
    \rep_fu_68_reg[31] ,
    ap_rst_n,
    push_1,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    next_wreq,
    in);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  output push;
  output valid_length;
  output [62:0]Q;
  output [0:0]D;
  output [0:0]S;
  output m_axi_gmem_AWVALID12_out;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_clk;
  input [0:0]\rep_fu_68_reg[31] ;
  input ap_rst_n;
  input push_1;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input next_wreq;
  input [62:0]in;

  wire [0:0]D;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__7_n_2;
  wire full_n_i_2_n_2;
  wire full_n_reg_0;
  wire [62:0]in;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1__7_n_2 ;
  wire \mOutPtr[2]_i_1__7_n_2 ;
  wire \mOutPtr[3]_i_1__7_n_2 ;
  wire \mOutPtr[3]_i_2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire m_axi_gmem_AWVALID12_out;
  wire next_wreq;
  wire pop;
  wire push;
  wire push_1;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr_reg_n_2_[0] ;
  wire \raddr_reg_n_2_[1] ;
  wire \raddr_reg_n_2_[2] ;
  wire [0:0]\rep_fu_68_reg[31] ;
  wire valid_length;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl U_fifo_srl
       (.D(D),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (dout_vld_reg_0),
        .\dout_reg[0]_4 (empty_n_reg_0),
        .\dout_reg[77]_0 (\raddr_reg_n_2_[0] ),
        .\dout_reg[77]_1 (\raddr_reg_n_2_[1] ),
        .in(in),
        .pop(pop),
        .push(push),
        .push_1(push_1),
        .valid_length(valid_length));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_i_2_n_2),
        .I3(pop),
        .I4(push_1),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAFAFAF2F)) 
    full_n_i_1__7
       (.I0(full_n_reg_0),
        .I1(\rep_fu_68_reg[31] ),
        .I2(ap_rst_n),
        .I3(empty_n_i_2_n_2),
        .I4(full_n_i_2_n_2),
        .I5(pop),
        .O(full_n_i_1__7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(full_n_i_2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__7 
       (.I0(pop),
        .I1(\rep_fu_68_reg[31] ),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_2 ));
  LUT6 #(
    .INIT(64'hFFF07FF8000F8007)) 
    \mOutPtr[2]_i_1__7 
       (.I0(full_n_reg_0),
        .I1(\rep_fu_68_reg[31] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(pop),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_2 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\rep_fu_68_reg[31] ),
        .I1(full_n_reg_0),
        .I2(next_wreq),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__7_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(pop),
        .I4(push_1),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_2 ),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_2 ),
        .D(\mOutPtr[1]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_2 ),
        .D(\mOutPtr[2]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_2 ),
        .D(\mOutPtr[3]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9D9D9D9D62626240)) 
    \raddr[0]_i_1 
       (.I0(pop),
        .I1(push_1),
        .I2(empty_n_reg_0),
        .I3(\raddr_reg_n_2_[2] ),
        .I4(\raddr_reg_n_2_[1] ),
        .I5(\raddr_reg_n_2_[0] ),
        .O(\raddr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC989866CCCCCC)) 
    \raddr[1]_i_1 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_0),
        .I4(push_1),
        .I5(pop),
        .O(\raddr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0E0E078F0F0F0)) 
    \raddr[2]_i_1 
       (.I0(\raddr_reg_n_2_[0] ),
        .I1(\raddr_reg_n_2_[1] ),
        .I2(\raddr_reg_n_2_[2] ),
        .I3(empty_n_reg_0),
        .I4(push_1),
        .I5(pop),
        .O(\raddr[2]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(\raddr_reg_n_2_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rep_fu_68[0]_i_2 
       (.I0(full_n_reg_0),
        .I1(\rep_fu_68_reg[31] ),
        .O(m_axi_gmem_AWVALID12_out));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem_WREADY,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    push,
    pop,
    mOutPtr18_out,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output gmem_WREADY;
  output empty_n_reg_0;
  output [71:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input push;
  input pop;
  input mOutPtr18_out;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [63:0]din;

  wire [0:0]E;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]din;
  wire [71:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1_n_2;
  wire full_n_i_2__1_n_2;
  wire gmem_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_1__1_n_2 ;
  wire \mOutPtr[2]_i_1__1_n_2 ;
  wire \mOutPtr[3]_i_1__1_n_2 ;
  wire \mOutPtr[4]_i_2__1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]rnext;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_2_[3] ,\waddr_reg_n_2_[2] ,\waddr_reg_n_2_[1] ,\waddr_reg_n_2_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .pop(pop),
        .push(push),
        .raddr(raddr),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_2),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_2),
        .I2(gmem_WREADY),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \waddr[0]_i_1 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h552A)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h5A70)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6C4C)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(\waddr[3]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1
   (\dout_reg[0] ,
    wrsp_valid,
    full_n_reg_0,
    next_wreq,
    empty_n_reg_0,
    push__0,
    resp_ready__1,
    push,
    valid_length,
    ap_clk,
    SR,
    dout_vld_reg_0,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    need_wrsp);
  output \dout_reg[0] ;
  output wrsp_valid;
  output full_n_reg_0;
  output next_wreq;
  output empty_n_reg_0;
  output push__0;
  output resp_ready__1;
  input push;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \dout_reg[0]_0 ;
  input [0:0]\dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input need_wrsp;

  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__1_n_2;
  wire empty_n_reg_0;
  wire full_n_i_2__2_n_2;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire need_wrsp;
  wire next_wreq;
  wire pop;
  wire push;
  wire push__0;
  wire \raddr[0]_i_1_n_2 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire valid_length;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_5),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (empty_n_reg_0),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .\dout_reg[0]_4 (\dout_reg[0]_2 ),
        .full_n_reg(full_n_i_2__2_n_2),
        .\mOutPtr_reg[0] (full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .pop(pop),
        .push(push),
        .push__0(push__0),
        .\raddr_reg[0] (U_fifo_srl_n_6),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(wrsp_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(next_wreq),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8808)) 
    \tmp_addr[63]_i_1 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1_0
   (\dout_reg[0] ,
    dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    sel,
    ap_clk,
    SR,
    dout_vld_reg_1,
    ap_rst_n,
    full_n_reg_1,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \mOutPtr_reg[0]_0 ,
    Q,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 );
  output \dout_reg[0] ;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_rst_n;
  input full_n_reg_1;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_4;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__7_n_2;
  wire empty_n_reg_0;
  wire full_n_i_2__7_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__7_n_2 ;
  wire \mOutPtr[1]_i_1__4_n_2 ;
  wire \mOutPtr[2]_i_1__4_n_2 ;
  wire \mOutPtr[3]_i_1__4_n_2 ;
  wire \mOutPtr[4]_i_1__3_n_2 ;
  wire \mOutPtr[4]_i_2__2_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_2 ;
  wire \raddr[1]_i_1__1_n_2 ;
  wire \raddr[2]_i_1__1_n_2 ;
  wire \raddr[3]_i_1__1_n_2 ;
  wire \raddr[3]_i_2__1_n_2 ;
  wire [3:0]raddr_reg;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0_1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (\dout_reg[0]_2 ),
        .\dout_reg[0]_4 (\dout_reg[0]_3 ),
        .\dout_reg[0]_5 (Q),
        .\dout_reg[0]_6 (dout_vld_reg_0),
        .\dout_reg[0]_7 (empty_n_reg_0),
        .full_n_reg(full_n_i_2__7_n_2),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .pop(pop),
        .sel(sel));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__7_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__7_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[0]_i_1__7_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[1]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[2]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[3]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_2 ),
        .D(\mOutPtr[4]_i_2__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__1 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__1 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__0 
       (.I0(empty_n_reg_0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(full_n_reg_1),
        .I5(full_n_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_2 ),
        .D(\raddr[0]_i_1__3_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_2 ),
        .D(\raddr[1]_i_1__1_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_2 ),
        .D(\raddr[2]_i_1__1_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_2 ),
        .D(\raddr[3]_i_2__1_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    SR,
    dout_vld_reg_1,
    ap_clk,
    ap_rst_n,
    push__0,
    \mOutPtr_reg[0]_0 );
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_clk;
  input ap_rst_n;
  input push__0;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__2_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_2;
  wire full_n_i_2__0_n_2;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_2 ;
  wire \mOutPtr[1]_i_1__2_n_2 ;
  wire \mOutPtr[2]_i_1__2_n_2 ;
  wire \mOutPtr[3]_i_1__2_n_2 ;
  wire \mOutPtr[3]_i_2__0_n_2 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire p_12_in;
  wire pop;
  wire push__0;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FFFB00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_i_2__2_n_2),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .O(empty_n_i_2__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    empty_n_i_3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(dout_vld_reg_0),
        .I2(empty_n_reg_0),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF55FFFFFDFDFF55)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(empty_n_i_2__2_n_2),
        .I2(full_n_i_2__0_n_2),
        .I3(full_n_reg_0),
        .I4(push__0),
        .I5(pop),
        .O(full_n_i_1__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(full_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'h65AA)) 
    \mOutPtr[3]_i_1__2 
       (.I0(push__0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_0),
        .O(\mOutPtr[3]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \mOutPtr[3]_i_4 
       (.I0(push__0),
        .I1(empty_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[0]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[1]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[2]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_2 ),
        .D(\mOutPtr[3]_i_2__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    full_n_reg_0,
    empty_n_reg_0,
    SR,
    dout_vld_reg_1,
    ap_clk,
    ap_rst_n,
    Q);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__3_n_2;
  wire empty_n_i_3__0_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_2;
  wire full_n_i_2__3_n_2;
  wire full_n_i_3_n_2;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_1__3_n_2 ;
  wire \mOutPtr[2]_i_1__3_n_2 ;
  wire \mOutPtr[3]_i_1__3_n_2 ;
  wire \mOutPtr[4]_i_1__2_n_2 ;
  wire \mOutPtr[5]_i_1_n_2 ;
  wire \mOutPtr[5]_i_2_n_2 ;
  wire \mOutPtr[5]_i_3_n_2 ;
  wire \mOutPtr[6]_i_1_n_2 ;
  wire \mOutPtr[7]_i_1_n_2 ;
  wire \mOutPtr[8]_i_1_n_2 ;
  wire \mOutPtr[8]_i_2_n_2 ;
  wire \mOutPtr[8]_i_3_n_2 ;
  wire \mOutPtr[8]_i_5_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire \mOutPtr_reg_n_2_[5] ;
  wire \mOutPtr_reg_n_2_[6] ;
  wire \mOutPtr_reg_n_2_[7] ;
  wire \mOutPtr_reg_n_2_[8] ;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF0E0F0E0F0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_2),
        .I1(empty_n_i_3__0_n_2),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[7] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .O(empty_n_i_2__3_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[4] ),
        .I3(\mOutPtr_reg_n_2_[8] ),
        .I4(\mOutPtr_reg_n_2_[6] ),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hDF55FFFFDF55DF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_2),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_0),
        .O(full_n_i_1__2_n_2));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3_n_2),
        .I1(\mOutPtr_reg_n_2_[5] ),
        .I2(\mOutPtr_reg_n_2_[3] ),
        .I3(\mOutPtr_reg_n_2_[8] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_3
       (.I0(\mOutPtr_reg_n_2_[6] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[7] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(full_n_i_3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h6696999999999999)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(\mOutPtr[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[2] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_2 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_3_n_2 ),
        .I3(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[5]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h2ED1)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_2 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_5_n_2 ),
        .I3(\mOutPtr_reg_n_2_[6] ),
        .O(\mOutPtr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_3_n_2 ),
        .I1(\mOutPtr_reg_n_2_[6] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_5_n_2 ),
        .I4(\mOutPtr_reg_n_2_[7] ),
        .O(\mOutPtr[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8878)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .O(\mOutPtr[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_2_[7] ),
        .I1(\mOutPtr[8]_i_3_n_2 ),
        .I2(\mOutPtr_reg_n_2_[6] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr[8]_i_5_n_2 ),
        .I5(\mOutPtr_reg_n_2_[8] ),
        .O(\mOutPtr[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[2] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .I5(\mOutPtr_reg_n_2_[5] ),
        .O(\mOutPtr[8]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[8]_i_4 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_0),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_2_[5] ),
        .I1(\mOutPtr_reg_n_2_[3] ),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[2] ),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[8]_i_5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[2]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[3]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[4]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[5]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[6]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[7]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[8]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized4
   (dout_vld_reg_0,
    full_n_reg_0,
    ap_rst_n_0,
    dout_vld_reg_1,
    ap_rst_n_1,
    next_burst,
    \could_multi_bursts.sect_handling_reg ,
    \sect_len_buf_reg[5] ,
    full_n_reg_1,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    E,
    \could_multi_bursts.sect_handling_reg_3 ,
    empty_n_reg_0,
    dout_vld_reg_2,
    pop,
    in,
    \could_multi_bursts.sect_handling_reg_4 ,
    SR,
    dout_vld_reg_3,
    ap_clk,
    ap_rst_n,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    \mOutPtr_reg[0]_0 ,
    \sect_addr_buf_reg[3] ,
    CO,
    \start_addr_reg[63] ,
    Q,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[0]_3 ,
    \dout[3]_i_2 ,
    push,
    \mOutPtr_reg[0]_4 ,
    \mem_reg[14][0]_srl15_i_3 ,
    \mem_reg[14][0]_srl15_i_3_0 ,
    sel);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output [0:0]ap_rst_n_1;
  output next_burst;
  output \could_multi_bursts.sect_handling_reg ;
  output \sect_len_buf_reg[5] ;
  output full_n_reg_1;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg_3 ;
  output empty_n_reg_0;
  output [0:0]dout_vld_reg_2;
  output pop;
  output [3:0]in;
  output [0:0]\could_multi_bursts.sect_handling_reg_4 ;
  input [0:0]SR;
  input dout_vld_reg_3;
  input ap_clk;
  input ap_rst_n;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input \sect_addr_buf_reg[3] ;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]Q;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \mOutPtr_reg[0]_3 ;
  input [7:0]\dout[3]_i_2 ;
  input push;
  input \mOutPtr_reg[0]_4 ;
  input [8:0]\mem_reg[14][0]_srl15_i_3 ;
  input [4:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input sel;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_4 ;
  wire [7:0]\dout[3]_i_2 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__4_n_2;
  wire empty_n_reg_0;
  wire full_n_i_2__4_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__4_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[0]_4 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire mem_reg;
  wire [8:0]\mem_reg[14][0]_srl15_i_3 ;
  wire [4:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire next_burst;
  wire pop;
  wire pop_0;
  wire push;
  wire raddr17_in__1;
  wire \raddr[0]_i_1__0_n_2 ;
  wire [3:0]raddr_reg;
  wire \sect_addr_buf_reg[3] ;
  wire \sect_len_buf_reg[5] ;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.D({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .E(U_fifo_srl_n_6),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_1),
        .ap_rst_n_1(U_fifo_srl_n_4),
        .\dout[3]_i_2_0 (\dout[3]_i_2 ),
        .\dout[3]_i_2_1 (mem_reg),
        .\dout[3]_i_2_2 (mem_reg_0),
        .\dout[3]_i_2_3 (mem_reg_1),
        .\dout_reg[0]_0 (empty_n_reg_0),
        .\dout_reg[0]_1 (dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_7),
        .full_n_reg(full_n_i_2__4_n_2),
        .in(in),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_3 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_2_[4] ,\mOutPtr_reg_n_2_[3] ,\mOutPtr_reg_n_2_[2] ,\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\mem_reg[14][0]_srl15_i_3 ),
        .\mem_reg[14][0]_srl15_i_3_1 (\mem_reg[14][0]_srl15_i_3_0 ),
        .next_burst(next_burst),
        .pop_0(pop_0),
        .raddr17_in__1(raddr17_in__1),
        .\raddr_reg[0] (full_n_reg_1),
        .\raddr_reg[0]_0 (full_n_reg_0),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5] ),
        .sel(sel));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[0]_3 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\sect_len_buf_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_3),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_2),
        .I1(pop_0),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h66A65555AAAAAAAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(push),
        .I1(dout_vld_reg_0),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .I4(mem_reg),
        .I5(\mOutPtr_reg[0]_4 ),
        .O(dout_vld_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h8808FFFF)) 
    mem_reg_i_2
       (.I0(mem_reg),
        .I1(dout_vld_reg_0),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .I4(ap_rst_n),
        .O(dout_vld_reg_1));
  LUT5 #(
    .INIT(32'h15155515)) 
    mem_reg_i_3
       (.I0(ap_rst_n),
        .I1(mem_reg),
        .I2(dout_vld_reg_0),
        .I3(mem_reg_0),
        .I4(mem_reg_1),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__1));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\raddr[0]_i_1__0_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \raddr_reg[3]_i_2 
       (.I0(dout_vld_reg_0),
        .I1(mem_reg_0),
        .I2(mem_reg_1),
        .I3(mem_reg),
        .I4(\mOutPtr_reg[0]_4 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_len_buf_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\sect_len_buf_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1 
       (.I0(\sect_len_buf_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(\could_multi_bursts.sect_handling_reg_2 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[8]_i_1 
       (.I0(\sect_len_buf_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1 
       (.I0(\sect_len_buf_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\sect_len_buf_reg[5] ),
        .I1(full_n_reg_1),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\sect_addr_buf_reg[3] ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized5
   (dout_vld_reg_0,
    full_n_reg_0,
    sel,
    empty_n_reg_0,
    Q,
    SR,
    dout_vld_reg_1,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[3] ,
    \dout_reg[3]_0 ,
    in);
  output dout_vld_reg_0;
  output full_n_reg_0;
  output sel;
  output empty_n_reg_0;
  output [64:0]Q;
  input [0:0]SR;
  input dout_vld_reg_1;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[3] ;
  input \dout_reg[3]_0 ;
  input [64:0]in;

  wire [64:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3] ;
  wire \dout_reg[3]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__5_n_2;
  wire empty_n_reg_0;
  wire full_n_i_1__4_n_2;
  wire full_n_i_2__5_n_2;
  wire full_n_reg_0;
  wire [64:0]in;
  wire \mOutPtr[0]_i_1__5_n_2 ;
  wire \mOutPtr[1]_i_1__5_n_2 ;
  wire \mOutPtr[2]_i_1__5_n_2 ;
  wire \mOutPtr[3]_i_1__5_n_2 ;
  wire \mOutPtr[4]_i_1__4_n_2 ;
  wire \mOutPtr[4]_i_2__3_n_2 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire p_12_in;
  wire pop;
  wire push;
  wire raddr17_in__2;
  wire \raddr[0]_i_1__1_n_2 ;
  wire \raddr[1]_i_1__2_n_2 ;
  wire \raddr[2]_i_1__2_n_2 ;
  wire \raddr[3]_i_1__2_n_2 ;
  wire \raddr[3]_i_2__2_n_2 ;
  wire [3:0]raddr_reg;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .\dout_reg[3]_0 (\dout_reg[3]_0 ),
        .\dout_reg[3]_1 (\dout_reg[3] ),
        .\dout_reg[3]_2 (dout_vld_reg_0),
        .\dout_reg[3]_3 (empty_n_reg_0),
        .\dout_reg[67]_0 (Q),
        .in(in),
        .pop(pop),
        .push(push),
        .sel(sel));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_2),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__5_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__5 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__5_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__4 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(dout_vld_reg_0),
        .I4(\dout_reg[3] ),
        .I5(\dout_reg[3]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[0]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[1]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[2]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[3]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_2 ),
        .D(\mOutPtr[4]_i_2__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr17_in__2),
        .I1(empty_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(\raddr[3]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .O(raddr17_in__2));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[0]_i_1__1_n_2 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[1]_i_1__2_n_2 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[2]_i_1__2_n_2 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_2 ),
        .D(\raddr[3]_i_2__2_n_2 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized6
   (dout_vld_reg_0,
    ap_rst_n_0,
    full_n_reg_0,
    empty_n_reg_0,
    E,
    flying_req_reg,
    dout_vld_reg_1,
    full_n_reg_1,
    mOutPtr18_out,
    D,
    m_axi_gmem_WVALID,
    \last_cnt_reg[2] ,
    empty_n_reg_1,
    WVALID_Dummy_reg,
    \dout_reg[72] ,
    dout_vld_reg_2,
    ap_clk,
    mem_reg,
    mem_reg_0,
    \last_cnt_reg[0] ,
    mem_reg_1,
    ap_rst_n,
    \data_p2_reg[67] ,
    \data_p2_reg[67]_0 ,
    \dout_reg[0] ,
    push,
    Q,
    \data_p2_reg[67]_1 ,
    m_axi_gmem_WREADY,
    in);
  output dout_vld_reg_0;
  output ap_rst_n_0;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [0:0]E;
  output flying_req_reg;
  output dout_vld_reg_1;
  output [0:0]full_n_reg_1;
  output mOutPtr18_out;
  output [3:0]D;
  output m_axi_gmem_WVALID;
  output \last_cnt_reg[2] ;
  output empty_n_reg_1;
  output [0:0]WVALID_Dummy_reg;
  output [72:0]\dout_reg[72] ;
  input dout_vld_reg_2;
  input ap_clk;
  input mem_reg;
  input mem_reg_0;
  input \last_cnt_reg[0] ;
  input mem_reg_1;
  input ap_rst_n;
  input \data_p2_reg[67] ;
  input \data_p2_reg[67]_0 ;
  input \dout_reg[0] ;
  input push;
  input [4:0]Q;
  input \data_p2_reg[67]_1 ;
  input m_axi_gmem_WREADY;
  input [72:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \data_p2_reg[67] ;
  wire \data_p2_reg[67]_0 ;
  wire \data_p2_reg[67]_1 ;
  wire \dout_reg[0] ;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__6_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire flying_req_reg;
  wire full_n_i_1__5_n_2;
  wire full_n_i_2__6_n_2;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [72:0]in;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[2] ;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_1__6_n_2 ;
  wire \mOutPtr[2]_i_1__6_n_2 ;
  wire \mOutPtr[3]_i_1__6_n_2 ;
  wire \mOutPtr[4]_i_1__5_n_2 ;
  wire \mOutPtr[4]_i_2__4_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire \mOutPtr_reg_n_2_[2] ;
  wire \mOutPtr_reg_n_2_[3] ;
  wire \mOutPtr_reg_n_2_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire p_12_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire push_1;
  wire raddr113_out;
  wire \raddr[0]_i_1__2_n_2 ;
  wire \raddr[1]_i_1__3_n_2 ;
  wire \raddr[2]_i_1__3_n_2 ;
  wire \raddr[3]_i_1__3_n_2 ;
  wire \raddr[3]_i_2__3_n_2 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_0),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[67] (\data_p2_reg[67] ),
        .\data_p2_reg[67]_0 (\data_p2_reg[67]_0 ),
        .\data_p2_reg[67]_1 (\data_p2_reg[67]_1 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (dout_vld_reg_0),
        .\dout_reg[0]_2 (empty_n_reg_1),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[72]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_1),
        .flying_req_reg(flying_req_reg),
        .in(in),
        .\last_cnt_reg[0] (\last_cnt_reg[0] ),
        .\last_cnt_reg[0]_0 (full_n_reg_0),
        .\last_cnt_reg[2] (\last_cnt_reg[2] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push_1(push_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_2),
        .Q(dout_vld_reg_0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_2),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(empty_n_reg_1),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_2_[4] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(\mOutPtr_reg_n_2_[3] ),
        .O(empty_n_i_2__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_1),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_2),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(\mOutPtr_reg_n_2_[3] ),
        .I4(\mOutPtr_reg_n_2_[4] ),
        .O(full_n_i_2__6_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB000)) 
    \len_cnt[7]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(mem_reg_1),
        .I3(mem_reg_0),
        .O(full_n_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__6 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[1]_i_1__6_n_2 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(\mOutPtr_reg_n_2_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_2 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[1] ),
        .I1(\mOutPtr_reg_n_2_[0] ),
        .I2(\mOutPtr_reg_n_2_[2] ),
        .I3(pop),
        .I4(push_1),
        .I5(\mOutPtr_reg_n_2_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_2_[3] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(\mOutPtr_reg_n_2_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_2_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_2 ));
  LUT6 #(
    .INIT(64'h22A22222A2A2A2A2)) 
    \mOutPtr[4]_i_3__1 
       (.I0(push),
        .I1(mem_reg),
        .I2(mem_reg_0),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[0] ),
        .I5(mem_reg_1),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[0]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[1]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[2]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[3]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_2 ),
        .D(\mOutPtr[4]_i_2__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[4] ),
        .R(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(\dout_reg[0] ),
        .I1(dout_vld_reg_0),
        .I2(\last_cnt_reg[2] ),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hA2AA2222FFFFFFFF)) 
    mem_reg_i_1
       (.I0(mem_reg),
        .I1(mem_reg_0),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(mem_reg_1),
        .I5(ap_rst_n),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_1),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__3 
       (.I0(pop),
        .I1(push_1),
        .I2(empty_n_reg_1),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_1),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__2 
       (.I0(pop),
        .I1(\last_cnt_reg[0] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(empty_n_reg_1),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[0]_i_1__2_n_2 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[1]_i_1__3_n_2 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[2]_i_1__3_n_2 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_2 ),
        .D(\raddr[3]_i_2__3_n_2 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_load
   (dout_vld_reg,
    full_n_reg,
    empty_n_reg,
    SR,
    dout_vld_reg_0,
    ap_clk,
    ap_rst_n,
    Q);
  output dout_vld_reg;
  output full_n_reg;
  output empty_n_reg;
  input [0:0]SR;
  input dout_vld_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire full_n_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_mem
   (rnext,
    dout,
    raddr,
    pop,
    ap_clk,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    push);
  output [3:0]rnext;
  output [71:0]dout;
  input [3:0]raddr;
  input pop;
  input ap_clk;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [3:0]Q;
  input [63:0]din;
  input push;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [63:0]din;
  wire [71:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire pop;
  wire push;
  wire [3:0]raddr;
  wire [3:0]raddr_reg;
  wire [3:0]rnext;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1080" *) 
  (* RTL_RAM_NAME = "inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "496" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(din[31:0]),
        .DIBDI(din[63:32]),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(dout[31:0]),
        .DOBDO(dout[63:32]),
        .DOPADOP(dout[67:64]),
        .DOPBDOP(dout[71:68]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({push,push,push,push,push,push,push,push}));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00FF7F00)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h15FFAA00)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[3]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h37FF8800)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[3]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h3FFF8000)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_read
   (s_ready_t_reg,
    \FSM_sequential_state_reg[1] ,
    Q,
    SR,
    s_ready_t_reg_0,
    ap_clk,
    \FSM_sequential_state_reg[1]_0 ,
    m_axi_gmem_RVALID);
  output s_ready_t_reg;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output [0:0]Q;
  input [0:0]SR;
  input s_ready_t_reg_0;
  input ap_clk;
  input \FSM_sequential_state_reg[1]_0 ;
  input m_axi_gmem_RVALID;

  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_RVALID;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_0 ),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    S,
    \FSM_sequential_state_reg[1]_0 ,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[95]_0 ,
    \data_p1_reg[63]_0 ,
    SR,
    s_ready_t_reg_1,
    ap_clk,
    Q,
    last_sect_buf_reg,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    sect_cnt0,
    \data_p2_reg[81]_0 ,
    \end_addr_reg[6] ,
    \end_addr_reg[10] ,
    \end_addr_reg[14] ,
    \end_addr_reg[18] ,
    \end_addr_reg[22] ,
    \end_addr_reg[26] ,
    \end_addr_reg[30] ,
    \end_addr_reg[34] ,
    \data_p2_reg[3]_0 );
  output s_ready_t_reg_0;
  output [1:0]S;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [64:0]\data_p1_reg[95]_0 ;
  output [60:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input s_ready_t_reg_1;
  input ap_clk;
  input [3:0]Q;
  input [4:0]last_sect_buf_reg;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[1]_2 ;
  input [50:0]sect_cnt0;
  input [64:0]\data_p2_reg[81]_0 ;
  input [3:0]\end_addr_reg[6] ;
  input [3:0]\end_addr_reg[10] ;
  input [3:0]\end_addr_reg[14] ;
  input [3:0]\end_addr_reg[18] ;
  input [3:0]\end_addr_reg[22] ;
  input [3:0]\end_addr_reg[26] ;
  input [3:0]\end_addr_reg[30] ;
  input [0:0]\end_addr_reg[34] ;
  input [0:0]\data_p2_reg[3]_0 ;

  wire [51:0]D;
  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_1_n_2 ;
  wire \data_p1[32]_i_1_n_2 ;
  wire \data_p1[33]_i_1_n_2 ;
  wire \data_p1[34]_i_1_n_2 ;
  wire \data_p1[35]_i_1_n_2 ;
  wire \data_p1[36]_i_1_n_2 ;
  wire \data_p1[37]_i_1_n_2 ;
  wire \data_p1[38]_i_1_n_2 ;
  wire \data_p1[39]_i_1_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[40]_i_1_n_2 ;
  wire \data_p1[41]_i_1_n_2 ;
  wire \data_p1[42]_i_1_n_2 ;
  wire \data_p1[43]_i_1_n_2 ;
  wire \data_p1[44]_i_1_n_2 ;
  wire \data_p1[45]_i_1_n_2 ;
  wire \data_p1[46]_i_1_n_2 ;
  wire \data_p1[47]_i_1_n_2 ;
  wire \data_p1[48]_i_1_n_2 ;
  wire \data_p1[49]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[50]_i_1_n_2 ;
  wire \data_p1[51]_i_1_n_2 ;
  wire \data_p1[52]_i_1_n_2 ;
  wire \data_p1[53]_i_1_n_2 ;
  wire \data_p1[54]_i_1_n_2 ;
  wire \data_p1[55]_i_1_n_2 ;
  wire \data_p1[56]_i_1_n_2 ;
  wire \data_p1[57]_i_1_n_2 ;
  wire \data_p1[58]_i_1_n_2 ;
  wire \data_p1[59]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[60]_i_1_n_2 ;
  wire \data_p1[61]_i_1_n_2 ;
  wire \data_p1[62]_i_1_n_2 ;
  wire \data_p1[63]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[75]_i_1_n_2 ;
  wire \data_p1[79]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[80]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[95]_i_2_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [60:0]\data_p1_reg[63]_0 ;
  wire [64:0]\data_p1_reg[95]_0 ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire [64:0]\data_p2_reg[81]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[64] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[76] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[80] ;
  wire \data_p2_reg_n_2_[81] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire [3:0]\end_addr_reg[10] ;
  wire \end_addr_reg[10]_i_1_n_2 ;
  wire \end_addr_reg[10]_i_1_n_3 ;
  wire \end_addr_reg[10]_i_1_n_4 ;
  wire \end_addr_reg[10]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[14] ;
  wire \end_addr_reg[14]_i_1_n_2 ;
  wire \end_addr_reg[14]_i_1_n_3 ;
  wire \end_addr_reg[14]_i_1_n_4 ;
  wire \end_addr_reg[14]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[18] ;
  wire \end_addr_reg[18]_i_1_n_2 ;
  wire \end_addr_reg[18]_i_1_n_3 ;
  wire \end_addr_reg[18]_i_1_n_4 ;
  wire \end_addr_reg[18]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[22] ;
  wire \end_addr_reg[22]_i_1_n_2 ;
  wire \end_addr_reg[22]_i_1_n_3 ;
  wire \end_addr_reg[22]_i_1_n_4 ;
  wire \end_addr_reg[22]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[26] ;
  wire \end_addr_reg[26]_i_1_n_2 ;
  wire \end_addr_reg[26]_i_1_n_3 ;
  wire \end_addr_reg[26]_i_1_n_4 ;
  wire \end_addr_reg[26]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[30] ;
  wire \end_addr_reg[30]_i_1_n_2 ;
  wire \end_addr_reg[30]_i_1_n_3 ;
  wire \end_addr_reg[30]_i_1_n_4 ;
  wire \end_addr_reg[30]_i_1_n_5 ;
  wire [0:0]\end_addr_reg[34] ;
  wire \end_addr_reg[34]_i_1_n_2 ;
  wire \end_addr_reg[34]_i_1_n_3 ;
  wire \end_addr_reg[34]_i_1_n_4 ;
  wire \end_addr_reg[34]_i_1_n_5 ;
  wire \end_addr_reg[38]_i_1_n_2 ;
  wire \end_addr_reg[38]_i_1_n_3 ;
  wire \end_addr_reg[38]_i_1_n_4 ;
  wire \end_addr_reg[38]_i_1_n_5 ;
  wire \end_addr_reg[42]_i_1_n_2 ;
  wire \end_addr_reg[42]_i_1_n_3 ;
  wire \end_addr_reg[42]_i_1_n_4 ;
  wire \end_addr_reg[42]_i_1_n_5 ;
  wire \end_addr_reg[46]_i_1_n_2 ;
  wire \end_addr_reg[46]_i_1_n_3 ;
  wire \end_addr_reg[46]_i_1_n_4 ;
  wire \end_addr_reg[46]_i_1_n_5 ;
  wire \end_addr_reg[50]_i_1_n_2 ;
  wire \end_addr_reg[50]_i_1_n_3 ;
  wire \end_addr_reg[50]_i_1_n_4 ;
  wire \end_addr_reg[50]_i_1_n_5 ;
  wire \end_addr_reg[54]_i_1_n_2 ;
  wire \end_addr_reg[54]_i_1_n_3 ;
  wire \end_addr_reg[54]_i_1_n_4 ;
  wire \end_addr_reg[54]_i_1_n_5 ;
  wire \end_addr_reg[58]_i_1_n_2 ;
  wire \end_addr_reg[58]_i_1_n_3 ;
  wire \end_addr_reg[58]_i_1_n_4 ;
  wire \end_addr_reg[58]_i_1_n_5 ;
  wire \end_addr_reg[62]_i_1_n_2 ;
  wire \end_addr_reg[62]_i_1_n_3 ;
  wire \end_addr_reg[62]_i_1_n_4 ;
  wire \end_addr_reg[62]_i_1_n_5 ;
  wire [3:0]\end_addr_reg[6] ;
  wire \end_addr_reg[6]_i_1_n_2 ;
  wire \end_addr_reg[6]_i_1_n_3 ;
  wire \end_addr_reg[6]_i_1_n_4 ;
  wire \end_addr_reg[6]_i_1_n_5 ;
  wire [4:0]last_sect_buf_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire [0:0]\state_reg[0]_0 ;
  wire [3:0]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\FSM_sequential_state_reg[1]_0 [0]),
        .I4(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[32]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[33]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[34]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[35]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[36]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[37]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[38]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[39]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[40]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[41]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[42]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[43]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[44]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[45]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[46]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[47]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[48]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[49]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[50]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[51]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[52]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[53]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[54]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[55]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[56]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[57]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[58]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[59]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[60]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[61]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[62]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[63]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_2_[64] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[75]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_2_[76] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[79]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_2_[80] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[80]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[95]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_2_[81] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[95]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(\FSM_sequential_state_reg[1]_0 [0]),
        .I2(\FSM_sequential_state_reg[1]_0 [1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_2 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_2_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_2_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_2_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(\data_p2_reg_n_2_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[10]_i_1 
       (.CI(\end_addr_reg[6]_i_1_n_2 ),
        .CO({\end_addr_reg[10]_i_1_n_2 ,\end_addr_reg[10]_i_1_n_3 ,\end_addr_reg[10]_i_1_n_4 ,\end_addr_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[10] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[14]_i_1 
       (.CI(\end_addr_reg[10]_i_1_n_2 ),
        .CO({\end_addr_reg[14]_i_1_n_2 ,\end_addr_reg[14]_i_1_n_3 ,\end_addr_reg[14]_i_1_n_4 ,\end_addr_reg[14]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[14] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[18]_i_1 
       (.CI(\end_addr_reg[14]_i_1_n_2 ),
        .CO({\end_addr_reg[18]_i_1_n_2 ,\end_addr_reg[18]_i_1_n_3 ,\end_addr_reg[18]_i_1_n_4 ,\end_addr_reg[18]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[18] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[22]_i_1 
       (.CI(\end_addr_reg[18]_i_1_n_2 ),
        .CO({\end_addr_reg[22]_i_1_n_2 ,\end_addr_reg[22]_i_1_n_3 ,\end_addr_reg[22]_i_1_n_4 ,\end_addr_reg[22]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[22] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[26]_i_1 
       (.CI(\end_addr_reg[22]_i_1_n_2 ),
        .CO({\end_addr_reg[26]_i_1_n_2 ,\end_addr_reg[26]_i_1_n_3 ,\end_addr_reg[26]_i_1_n_4 ,\end_addr_reg[26]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[26] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[30]_i_1 
       (.CI(\end_addr_reg[26]_i_1_n_2 ),
        .CO({\end_addr_reg[30]_i_1_n_2 ,\end_addr_reg[30]_i_1_n_3 ,\end_addr_reg[30]_i_1_n_4 ,\end_addr_reg[30]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[30] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[34]_i_1 
       (.CI(\end_addr_reg[30]_i_1_n_2 ),
        .CO({\end_addr_reg[34]_i_1_n_2 ,\end_addr_reg[34]_i_1_n_3 ,\end_addr_reg[34]_i_1_n_4 ,\end_addr_reg[34]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:29],\end_addr_reg[34] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[38]_i_1 
       (.CI(\end_addr_reg[34]_i_1_n_2 ),
        .CO({\end_addr_reg[38]_i_1_n_2 ,\end_addr_reg[38]_i_1_n_3 ,\end_addr_reg[38]_i_1_n_4 ,\end_addr_reg[38]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[42]_i_1 
       (.CI(\end_addr_reg[38]_i_1_n_2 ),
        .CO({\end_addr_reg[42]_i_1_n_2 ,\end_addr_reg[42]_i_1_n_3 ,\end_addr_reg[42]_i_1_n_4 ,\end_addr_reg[42]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[46]_i_1 
       (.CI(\end_addr_reg[42]_i_1_n_2 ),
        .CO({\end_addr_reg[46]_i_1_n_2 ,\end_addr_reg[46]_i_1_n_3 ,\end_addr_reg[46]_i_1_n_4 ,\end_addr_reg[46]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[50]_i_1 
       (.CI(\end_addr_reg[46]_i_1_n_2 ),
        .CO({\end_addr_reg[50]_i_1_n_2 ,\end_addr_reg[50]_i_1_n_3 ,\end_addr_reg[50]_i_1_n_4 ,\end_addr_reg[50]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[54]_i_1 
       (.CI(\end_addr_reg[50]_i_1_n_2 ),
        .CO({\end_addr_reg[54]_i_1_n_2 ,\end_addr_reg[54]_i_1_n_3 ,\end_addr_reg[54]_i_1_n_4 ,\end_addr_reg[54]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[58]_i_1 
       (.CI(\end_addr_reg[54]_i_1_n_2 ),
        .CO({\end_addr_reg[58]_i_1_n_2 ,\end_addr_reg[58]_i_1_n_3 ,\end_addr_reg[58]_i_1_n_4 ,\end_addr_reg[58]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[62]_i_1 
       (.CI(\end_addr_reg[58]_i_1_n_2 ),
        .CO({\end_addr_reg[62]_i_1_n_2 ,\end_addr_reg[62]_i_1_n_3 ,\end_addr_reg[62]_i_1_n_4 ,\end_addr_reg[62]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[62]_i_1_n_2 ),
        .CO(\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:1],\data_p1_reg[63]_0 [60]}),
        .S({1'b0,1'b0,1'b0,\data_p1_reg[95]_0 [60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[6]_i_1_n_2 ,\end_addr_reg[6]_i_1_n_3 ,\end_addr_reg[6]_i_1_n_4 ,\end_addr_reg[6]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[6] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_buf_reg[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[2]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[3]),
        .I5(Q[2]),
        .O(S[0]));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [9]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(state),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    m_axi_gmem_AWVALID,
    \last_cnt_reg[4] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_1,
    s_ready_t_reg_2,
    m_axi_gmem_AWREADY,
    Q,
    D,
    E);
  output s_ready_t_reg_0;
  output m_axi_gmem_AWVALID;
  output \last_cnt_reg[4] ;
  output [64:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_1;
  input s_ready_t_reg_2;
  input m_axi_gmem_AWREADY;
  input [1:0]Q;
  input [64:0]D;
  input [0:0]E;

  wire [64:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_1__0_n_2 ;
  wire \data_p1[30]_i_1__0_n_2 ;
  wire \data_p1[31]_i_1__0_n_2 ;
  wire \data_p1[32]_i_1__0_n_2 ;
  wire \data_p1[33]_i_1__0_n_2 ;
  wire \data_p1[34]_i_1__0_n_2 ;
  wire \data_p1[35]_i_1__0_n_2 ;
  wire \data_p1[36]_i_1__0_n_2 ;
  wire \data_p1[37]_i_1__0_n_2 ;
  wire \data_p1[38]_i_1__0_n_2 ;
  wire \data_p1[39]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[40]_i_1__0_n_2 ;
  wire \data_p1[41]_i_1__0_n_2 ;
  wire \data_p1[42]_i_1__0_n_2 ;
  wire \data_p1[43]_i_1__0_n_2 ;
  wire \data_p1[44]_i_1__0_n_2 ;
  wire \data_p1[45]_i_1__0_n_2 ;
  wire \data_p1[46]_i_1__0_n_2 ;
  wire \data_p1[47]_i_1__0_n_2 ;
  wire \data_p1[48]_i_1__0_n_2 ;
  wire \data_p1[49]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[50]_i_1__0_n_2 ;
  wire \data_p1[51]_i_1__0_n_2 ;
  wire \data_p1[52]_i_1__0_n_2 ;
  wire \data_p1[53]_i_1__0_n_2 ;
  wire \data_p1[54]_i_1__0_n_2 ;
  wire \data_p1[55]_i_1__0_n_2 ;
  wire \data_p1[56]_i_1__0_n_2 ;
  wire \data_p1[57]_i_1__0_n_2 ;
  wire \data_p1[58]_i_1__0_n_2 ;
  wire \data_p1[59]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[60]_i_1__0_n_2 ;
  wire \data_p1[61]_i_1__0_n_2 ;
  wire \data_p1[62]_i_1__0_n_2 ;
  wire \data_p1[63]_i_2_n_2 ;
  wire \data_p1[64]_i_1_n_2 ;
  wire \data_p1[65]_i_1_n_2 ;
  wire \data_p1[66]_i_1_n_2 ;
  wire \data_p1[67]_i_1_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [64:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[32] ;
  wire \data_p2_reg_n_2_[33] ;
  wire \data_p2_reg_n_2_[34] ;
  wire \data_p2_reg_n_2_[35] ;
  wire \data_p2_reg_n_2_[36] ;
  wire \data_p2_reg_n_2_[37] ;
  wire \data_p2_reg_n_2_[38] ;
  wire \data_p2_reg_n_2_[39] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[40] ;
  wire \data_p2_reg_n_2_[41] ;
  wire \data_p2_reg_n_2_[42] ;
  wire \data_p2_reg_n_2_[43] ;
  wire \data_p2_reg_n_2_[44] ;
  wire \data_p2_reg_n_2_[45] ;
  wire \data_p2_reg_n_2_[46] ;
  wire \data_p2_reg_n_2_[47] ;
  wire \data_p2_reg_n_2_[48] ;
  wire \data_p2_reg_n_2_[49] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[50] ;
  wire \data_p2_reg_n_2_[51] ;
  wire \data_p2_reg_n_2_[52] ;
  wire \data_p2_reg_n_2_[53] ;
  wire \data_p2_reg_n_2_[54] ;
  wire \data_p2_reg_n_2_[55] ;
  wire \data_p2_reg_n_2_[56] ;
  wire \data_p2_reg_n_2_[57] ;
  wire \data_p2_reg_n_2_[58] ;
  wire \data_p2_reg_n_2_[59] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[60] ;
  wire \data_p2_reg_n_2_[61] ;
  wire \data_p2_reg_n_2_[62] ;
  wire \data_p2_reg_n_2_[63] ;
  wire \data_p2_reg_n_2_[64] ;
  wire \data_p2_reg_n_2_[65] ;
  wire \data_p2_reg_n_2_[66] ;
  wire \data_p2_reg_n_2_[67] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1_n_2;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_2 ;
  wire \state[1]_i_1__2_n_2 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(s_ready_t_reg_0),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[29]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[30]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[31]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_2_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[32]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_2_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[33]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_2_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[34]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_2_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[35]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_2_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[36]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_2_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[37]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_2_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[38]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_2_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[39]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_2_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[40]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_2_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[41]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_2_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[42]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_2_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[43]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_2_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[44]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_2_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[45]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_2_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[46]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_2_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[47]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_2_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[48]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_2_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[49]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_2_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[50]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_2_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[51]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_2_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[52]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_2_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[53]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_2_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[54]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_2_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[55]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_2_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[56]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_2_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[57]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_2_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[58]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_2_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[59]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_2_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[60]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_2_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[61]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_2_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[62]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__0 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_2_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[63]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_p1[63]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_2_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[64]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_2_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[65]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_2_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[66]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_2_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[67]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_2 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_2 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_2_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_2_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_2_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_2_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_2_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_2_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_2_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_2_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_2_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_2_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_2_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_2_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_2_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_2_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_2_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_2_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_2_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_2_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_2_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_2_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_2_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_2_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_2_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_2_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_2_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_2_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_2_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_2_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_2_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_2_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_2_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_2_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_2_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_2_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_2_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_2_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(m_axi_gmem_AWREADY),
        .I3(s_ready_t_reg_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_2),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__2_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_2 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    SR,
    s_ready_t_reg_1,
    ap_clk,
    \state_reg[1]_0 ,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  input [0:0]SR;
  input s_ready_t_reg_1;
  input ap_clk;
  input \state_reg[1]_0 ;
  input m_axi_gmem_BVALID;

  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  wire \state_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(\state_reg[1]_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(\state_reg[1]_0 ),
        .I2(m_axi_gmem_BVALID),
        .I3(\FSM_sequential_state_reg[1]_0 [0]),
        .I4(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(SR));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(\state_reg[1]_0 ),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(\state_reg[1]_0 ),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    SR,
    s_ready_t_reg_1,
    ap_clk,
    \FSM_sequential_state_reg[1]_1 ,
    m_axi_gmem_RVALID);
  output s_ready_t_reg_0;
  output [1:0]\FSM_sequential_state_reg[1]_0 ;
  output [0:0]Q;
  input [0:0]SR;
  input s_ready_t_reg_1;
  input ap_clk;
  input \FSM_sequential_state_reg[1]_1 ;
  input m_axi_gmem_RVALID;

  wire [1:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1__1_n_2 ;

  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem_RVALID),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_0 [1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(\FSM_sequential_state_reg[1]_0 [1]),
        .I2(\FSM_sequential_state_reg[1]_0 [0]),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(\FSM_sequential_state_reg[1]_0 [0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(\FSM_sequential_state_reg[1]_0 [1]),
        .R(SR));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_reg_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl
   (pop,
    push,
    valid_length,
    Q,
    D,
    S,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    push_1,
    in,
    \dout_reg[77]_0 ,
    \dout_reg[77]_1 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output valid_length;
  output [62:0]Q;
  output [0:0]D;
  output [0:0]S;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input push_1;
  input [62:0]in;
  input \dout_reg[77]_0 ;
  input \dout_reg[77]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]D;
  wire [62:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[77]_0 ;
  wire \dout_reg[77]_1 ;
  wire [62:0]in;
  wire \mem_reg[3][0]_srl4_n_2 ;
  wire \mem_reg[3][10]_srl4_n_2 ;
  wire \mem_reg[3][11]_srl4_n_2 ;
  wire \mem_reg[3][12]_srl4_n_2 ;
  wire \mem_reg[3][13]_srl4_n_2 ;
  wire \mem_reg[3][14]_srl4_n_2 ;
  wire \mem_reg[3][15]_srl4_n_2 ;
  wire \mem_reg[3][16]_srl4_n_2 ;
  wire \mem_reg[3][17]_srl4_n_2 ;
  wire \mem_reg[3][18]_srl4_n_2 ;
  wire \mem_reg[3][19]_srl4_n_2 ;
  wire \mem_reg[3][1]_srl4_n_2 ;
  wire \mem_reg[3][20]_srl4_n_2 ;
  wire \mem_reg[3][21]_srl4_n_2 ;
  wire \mem_reg[3][22]_srl4_n_2 ;
  wire \mem_reg[3][23]_srl4_n_2 ;
  wire \mem_reg[3][24]_srl4_n_2 ;
  wire \mem_reg[3][25]_srl4_n_2 ;
  wire \mem_reg[3][26]_srl4_n_2 ;
  wire \mem_reg[3][27]_srl4_n_2 ;
  wire \mem_reg[3][28]_srl4_n_2 ;
  wire \mem_reg[3][29]_srl4_n_2 ;
  wire \mem_reg[3][2]_srl4_n_2 ;
  wire \mem_reg[3][30]_srl4_n_2 ;
  wire \mem_reg[3][31]_srl4_n_2 ;
  wire \mem_reg[3][32]_srl4_n_2 ;
  wire \mem_reg[3][33]_srl4_n_2 ;
  wire \mem_reg[3][34]_srl4_n_2 ;
  wire \mem_reg[3][35]_srl4_n_2 ;
  wire \mem_reg[3][36]_srl4_n_2 ;
  wire \mem_reg[3][37]_srl4_n_2 ;
  wire \mem_reg[3][38]_srl4_n_2 ;
  wire \mem_reg[3][39]_srl4_n_2 ;
  wire \mem_reg[3][3]_srl4_n_2 ;
  wire \mem_reg[3][40]_srl4_n_2 ;
  wire \mem_reg[3][41]_srl4_n_2 ;
  wire \mem_reg[3][42]_srl4_n_2 ;
  wire \mem_reg[3][43]_srl4_n_2 ;
  wire \mem_reg[3][44]_srl4_n_2 ;
  wire \mem_reg[3][45]_srl4_n_2 ;
  wire \mem_reg[3][46]_srl4_n_2 ;
  wire \mem_reg[3][47]_srl4_n_2 ;
  wire \mem_reg[3][48]_srl4_n_2 ;
  wire \mem_reg[3][49]_srl4_n_2 ;
  wire \mem_reg[3][4]_srl4_n_2 ;
  wire \mem_reg[3][50]_srl4_n_2 ;
  wire \mem_reg[3][51]_srl4_n_2 ;
  wire \mem_reg[3][52]_srl4_n_2 ;
  wire \mem_reg[3][53]_srl4_n_2 ;
  wire \mem_reg[3][54]_srl4_n_2 ;
  wire \mem_reg[3][55]_srl4_n_2 ;
  wire \mem_reg[3][56]_srl4_n_2 ;
  wire \mem_reg[3][57]_srl4_n_2 ;
  wire \mem_reg[3][58]_srl4_n_2 ;
  wire \mem_reg[3][59]_srl4_n_2 ;
  wire \mem_reg[3][5]_srl4_n_2 ;
  wire \mem_reg[3][60]_srl4_n_2 ;
  wire \mem_reg[3][6]_srl4_n_2 ;
  wire \mem_reg[3][73]_srl4_n_2 ;
  wire \mem_reg[3][77]_srl4_n_2 ;
  wire \mem_reg[3][7]_srl4_n_2 ;
  wire \mem_reg[3][8]_srl4_n_2 ;
  wire \mem_reg[3][9]_srl4_n_2 ;
  wire pop;
  wire push;
  wire push_1;
  wire valid_length;

  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout[77]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(\dout_reg[0]_4 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_2 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_2 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_2 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_2 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_2 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_2 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_2 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_2 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_2 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_2 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_2 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_2 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_2 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_2 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_2 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_2 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_2 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_2 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_2 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_2 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_2 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_2 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_2 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_2 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_2 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_2 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_2 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_2 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_2 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_2 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_2 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_2 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_2 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_2 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_2 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_2 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_2 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_2 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_2 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_2 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_2 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_2 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_2 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_2 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_2 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_2 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_2 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_2 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_2 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_2 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_2 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_2 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_2 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_2 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_2 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_2 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][73]_srl4_n_2 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][77]_srl4_n_2 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_2 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_2 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_2 ),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[0]_2 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_3 ),
        .I3(\dout_reg[0]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(Q[62]),
        .I1(Q[61]),
        .O(valid_length));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[3][0]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[3][10]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[3][11]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[3][12]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[3][13]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[3][14]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[3][15]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[3][16]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[3][17]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[3][18]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[3][19]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[3][1]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[3][20]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[3][21]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[3][22]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[3][23]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[3][24]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[3][25]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[3][26]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[3][27]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[3][28]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[3][29]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[3][2]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[3][30]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[3][31]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[3][32]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[3][33]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[3][34]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[3][35]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[3][36]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[3][37]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[3][38]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[3][39]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[3][3]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[3][40]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[3][41]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[3][42]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[3][43]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[3][44]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[3][45]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[3][46]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[3][47]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[3][48]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[3][49]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[3][4]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[3][50]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[3][51]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[3][52]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[3][53]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[3][54]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[3][55]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[3][56]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[3][57]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[3][58]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[3][59]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[3][5]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[3][60]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[3][6]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][73]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[3][73]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][77]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[3][77]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[3][7]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[3][8]_srl4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[77]_0 ),
        .A1(\dout_reg[77]_1 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[3][9]_srl4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(Q[62]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[15]_i_1 
       (.I0(Q[61]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    E,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    push__0,
    resp_ready__1,
    push,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    next_wreq,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \dout_reg[0]_1 ,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    wrsp_valid,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output push__0;
  output resp_ready__1;
  input push;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input next_wreq;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \dout_reg[0]_1 ;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_2 ;
  input [0:0]\dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input wrsp_valid;
  input need_wrsp;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [0:0]\dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire push__0;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire resp_ready__1;
  wire valid_length;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA222FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(\dout_reg[0]_2 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_3 ),
        .I3(\dout_reg[0]_4 ),
        .I4(wrsp_valid),
        .I5(\dout_reg[0]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(next_wreq),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[3]_i_3 
       (.I0(\dout_reg[0]_2 ),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_3 ),
        .I4(\dout_reg[0]_4 ),
        .O(push__0));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00008808)) 
    \mOutPtr[4]_i_3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(\dout_reg[0]_1 ),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_1 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(\dout_reg[0]_1 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h2A2AAA2A)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_1 ),
        .O(raddr113_out));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_2 ),
        .I2(\dout_reg[0]_4 ),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized0_1
   (\dout_reg[0]_0 ,
    pop,
    ap_rst_n_0,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    full_n_reg_0,
    full_n_reg_1,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[0]_4 ,
    \dout_reg[0]_5 ,
    \dout_reg[0]_6 ,
    \dout_reg[0]_7 );
  output \dout_reg[0]_0 ;
  output pop;
  output ap_rst_n_0;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input full_n_reg_0;
  input full_n_reg_1;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[0]_4 ;
  input [0:0]\dout_reg[0]_5 ;
  input \dout_reg[0]_6 ;
  input \dout_reg[0]_7 ;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire [0:0]\dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire \dout_reg[0]_7 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire pop;
  wire sel;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__0 
       (.I0(\dout_reg[0]_3 ),
        .I1(\dout_reg[0]_4 ),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_5 ),
        .I4(\dout_reg[0]_6 ),
        .I5(\dout_reg[0]_7 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized2
   (ap_rst_n_0,
    next_burst,
    ap_rst_n_1,
    pop_0,
    E,
    empty_n_reg,
    D,
    \mOutPtr_reg[3] ,
    in,
    \sect_len_buf_reg[5] ,
    ap_rst_n,
    full_n_reg,
    \raddr_reg[0] ,
    \raddr_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    raddr17_in__1,
    \dout_reg[0]_0 ,
    Q,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_1 ,
    \dout[3]_i_2_0 ,
    \dout[3]_i_2_1 ,
    \dout[3]_i_2_2 ,
    \dout[3]_i_2_3 ,
    \mem_reg[14][0]_srl15_i_3_0 ,
    \mem_reg[14][0]_srl15_i_3_1 ,
    sel,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output next_burst;
  output ap_rst_n_1;
  output pop_0;
  output [0:0]E;
  output [0:0]empty_n_reg;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output [3:0]in;
  output \sect_len_buf_reg[5] ;
  input ap_rst_n;
  input full_n_reg;
  input \raddr_reg[0] ;
  input \raddr_reg[0]_0 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input raddr17_in__1;
  input \dout_reg[0]_0 ;
  input [3:0]Q;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_1 ;
  input [7:0]\dout[3]_i_2_0 ;
  input \dout[3]_i_2_1 ;
  input \dout[3]_i_2_2 ;
  input \dout[3]_i_2_3 ;
  input [8:0]\mem_reg[14][0]_srl15_i_3_0 ;
  input [4:0]\mem_reg[14][0]_srl15_i_3_1 ;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire [7:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_2_1 ;
  wire \dout[3]_i_2_2 ;
  wire \dout[3]_i_2_3 ;
  wire \dout[3]_i_3_n_2 ;
  wire \dout[3]_i_4_n_2 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg_n_2_[0] ;
  wire \dout_reg_n_2_[1] ;
  wire \dout_reg_n_2_[2] ;
  wire \dout_reg_n_2_[3] ;
  wire [0:0]empty_n_reg;
  wire full_n_reg;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [8:0]\mem_reg[14][0]_srl15_i_3_0 ;
  wire [4:0]\mem_reg[14][0]_srl15_i_3_1 ;
  wire \mem_reg[14][0]_srl15_i_4_n_2 ;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire next_burst;
  wire p_12_in;
  wire pop_0;
  wire raddr17_in__1;
  wire \raddr_reg[0] ;
  wire \raddr_reg[0]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire sel;

  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_0 ),
        .O(pop_0));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout[3]_i_3_n_2 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_2_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_2_[1] ),
        .I5(\dout[3]_i_4_n_2 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h1000100000001000)) 
    \dout[3]_i_3 
       (.I0(\dout[3]_i_2_0 [7]),
        .I1(\dout[3]_i_2_0 [6]),
        .I2(\dout[3]_i_2_1 ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout[3]_i_2_2 ),
        .I5(\dout[3]_i_2_3 ),
        .O(\dout[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_2_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_2_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_2 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop_0),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg_n_2_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(\raddr_reg[0]_0 ),
        .I5(pop_0),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\raddr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_2 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0] ),
        .I5(pop_0),
        .O(p_12_in));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [0]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h82000082)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_2 ),
        .I1(\mem_reg[14][0]_srl15_i_3_0 [5]),
        .I2(\mem_reg[14][0]_srl15_i_3_1 [1]),
        .I3(\mem_reg[14][0]_srl15_i_3_0 [4]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [0]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [8]),
        .I1(\mem_reg[14][0]_srl15_i_3_1 [4]),
        .I2(\mem_reg[14][0]_srl15_i_3_0 [7]),
        .I3(\mem_reg[14][0]_srl15_i_3_1 [3]),
        .I4(\mem_reg[14][0]_srl15_i_3_1 [2]),
        .I5(\mem_reg[14][0]_srl15_i_3_0 [6]),
        .O(\mem_reg[14][0]_srl15_i_4_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [1]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[1]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [2]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[2]));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3_0 [3]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\dout_reg[0]_0 ),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\dout_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr17_in__1),
        .I1(\dout_reg[0]_0 ),
        .I2(\raddr_reg[0] ),
        .I3(\raddr_reg[0]_0 ),
        .I4(pop_0),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__0 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(\dout_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized3
   (sel,
    pop,
    push,
    \dout_reg[67]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \dout_reg[3]_0 ,
    \dout_reg[3]_1 ,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    in,
    Q,
    ap_clk,
    SR);
  output sel;
  output pop;
  output push;
  output [64:0]\dout_reg[67]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \dout_reg[3]_0 ;
  input \dout_reg[3]_1 ;
  input \dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input [64:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire \dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire [64:0]\dout_reg[67]_0 ;
  wire [64:0]in;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][32]_srl15_n_2 ;
  wire \mem_reg[14][33]_srl15_n_2 ;
  wire \mem_reg[14][34]_srl15_n_2 ;
  wire \mem_reg[14][35]_srl15_n_2 ;
  wire \mem_reg[14][36]_srl15_n_2 ;
  wire \mem_reg[14][37]_srl15_n_2 ;
  wire \mem_reg[14][38]_srl15_n_2 ;
  wire \mem_reg[14][39]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][40]_srl15_n_2 ;
  wire \mem_reg[14][41]_srl15_n_2 ;
  wire \mem_reg[14][42]_srl15_n_2 ;
  wire \mem_reg[14][43]_srl15_n_2 ;
  wire \mem_reg[14][44]_srl15_n_2 ;
  wire \mem_reg[14][45]_srl15_n_2 ;
  wire \mem_reg[14][46]_srl15_n_2 ;
  wire \mem_reg[14][47]_srl15_n_2 ;
  wire \mem_reg[14][48]_srl15_n_2 ;
  wire \mem_reg[14][49]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][50]_srl15_n_2 ;
  wire \mem_reg[14][51]_srl15_n_2 ;
  wire \mem_reg[14][52]_srl15_n_2 ;
  wire \mem_reg[14][53]_srl15_n_2 ;
  wire \mem_reg[14][54]_srl15_n_2 ;
  wire \mem_reg[14][55]_srl15_n_2 ;
  wire \mem_reg[14][56]_srl15_n_2 ;
  wire \mem_reg[14][57]_srl15_n_2 ;
  wire \mem_reg[14][58]_srl15_n_2 ;
  wire \mem_reg[14][59]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][60]_srl15_n_2 ;
  wire \mem_reg[14][61]_srl15_n_2 ;
  wire \mem_reg[14][62]_srl15_n_2 ;
  wire \mem_reg[14][63]_srl15_n_2 ;
  wire \mem_reg[14][64]_srl15_n_2 ;
  wire \mem_reg[14][65]_srl15_n_2 ;
  wire \mem_reg[14][66]_srl15_n_2 ;
  wire \mem_reg[14][67]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire pop;
  wire push;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(\dout_reg[3]_0 ),
        .I1(\dout_reg[3]_1 ),
        .I2(\dout_reg[3]_2 ),
        .I3(\dout_reg[3]_3 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_2 ),
        .I4(\dout_reg[0]_3 ),
        .O(sel));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][32]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][33]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][34]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][35]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][36]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][37]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][38]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][39]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][3]_srl15_i_1__0 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][40]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][41]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][42]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][43]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][44]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][45]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][46]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][47]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][48]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][49]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][50]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][51]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][52]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][53]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][54]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][55]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][56]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][57]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][58]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][59]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][60]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][61]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][62]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][63]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][64]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][65]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][66]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][67]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
endmodule

(* ORIG_REF_NAME = "StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_srl__parameterized4
   (E,
    flying_req_reg,
    dout_vld_reg,
    D,
    pop,
    \last_cnt_reg[2] ,
    WVALID_Dummy_reg,
    push_1,
    \dout_reg[72]_0 ,
    SR,
    \data_p2_reg[67] ,
    \data_p2_reg[67]_0 ,
    \dout_reg[0]_0 ,
    Q,
    \data_p2_reg[67]_1 ,
    m_axi_gmem_WREADY,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    ap_rst_n,
    \dout_reg[72]_1 ,
    ap_clk);
  output [0:0]E;
  output flying_req_reg;
  output dout_vld_reg;
  output [3:0]D;
  output pop;
  output \last_cnt_reg[2] ;
  output [0:0]WVALID_Dummy_reg;
  output push_1;
  output [72:0]\dout_reg[72]_0 ;
  output [0:0]SR;
  input \data_p2_reg[67] ;
  input \data_p2_reg[67]_0 ;
  input \dout_reg[0]_0 ;
  input [4:0]Q;
  input \data_p2_reg[67]_1 ;
  input m_axi_gmem_WREADY;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [72:0]in;
  input ap_rst_n;
  input [3:0]\dout_reg[72]_1 ;
  input ap_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire \data_p2_reg[67] ;
  wire \data_p2_reg[67]_0 ;
  wire \data_p2_reg[67]_1 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [72:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[72]_1 ;
  wire dout_vld_reg;
  wire flying_req_reg;
  wire [72:0]in;
  wire \last_cnt[4]_i_4_n_2 ;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire \last_cnt_reg[2] ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][10]_srl15_n_2 ;
  wire \mem_reg[14][11]_srl15_n_2 ;
  wire \mem_reg[14][12]_srl15_n_2 ;
  wire \mem_reg[14][13]_srl15_n_2 ;
  wire \mem_reg[14][14]_srl15_n_2 ;
  wire \mem_reg[14][15]_srl15_n_2 ;
  wire \mem_reg[14][16]_srl15_n_2 ;
  wire \mem_reg[14][17]_srl15_n_2 ;
  wire \mem_reg[14][18]_srl15_n_2 ;
  wire \mem_reg[14][19]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire \mem_reg[14][20]_srl15_n_2 ;
  wire \mem_reg[14][21]_srl15_n_2 ;
  wire \mem_reg[14][22]_srl15_n_2 ;
  wire \mem_reg[14][23]_srl15_n_2 ;
  wire \mem_reg[14][24]_srl15_n_2 ;
  wire \mem_reg[14][25]_srl15_n_2 ;
  wire \mem_reg[14][26]_srl15_n_2 ;
  wire \mem_reg[14][27]_srl15_n_2 ;
  wire \mem_reg[14][28]_srl15_n_2 ;
  wire \mem_reg[14][29]_srl15_n_2 ;
  wire \mem_reg[14][2]_srl15_n_2 ;
  wire \mem_reg[14][30]_srl15_n_2 ;
  wire \mem_reg[14][31]_srl15_n_2 ;
  wire \mem_reg[14][32]_srl15_n_2 ;
  wire \mem_reg[14][33]_srl15_n_2 ;
  wire \mem_reg[14][34]_srl15_n_2 ;
  wire \mem_reg[14][35]_srl15_n_2 ;
  wire \mem_reg[14][36]_srl15_n_2 ;
  wire \mem_reg[14][37]_srl15_n_2 ;
  wire \mem_reg[14][38]_srl15_n_2 ;
  wire \mem_reg[14][39]_srl15_n_2 ;
  wire \mem_reg[14][3]_srl15_n_2 ;
  wire \mem_reg[14][40]_srl15_n_2 ;
  wire \mem_reg[14][41]_srl15_n_2 ;
  wire \mem_reg[14][42]_srl15_n_2 ;
  wire \mem_reg[14][43]_srl15_n_2 ;
  wire \mem_reg[14][44]_srl15_n_2 ;
  wire \mem_reg[14][45]_srl15_n_2 ;
  wire \mem_reg[14][46]_srl15_n_2 ;
  wire \mem_reg[14][47]_srl15_n_2 ;
  wire \mem_reg[14][48]_srl15_n_2 ;
  wire \mem_reg[14][49]_srl15_n_2 ;
  wire \mem_reg[14][4]_srl15_n_2 ;
  wire \mem_reg[14][50]_srl15_n_2 ;
  wire \mem_reg[14][51]_srl15_n_2 ;
  wire \mem_reg[14][52]_srl15_n_2 ;
  wire \mem_reg[14][53]_srl15_n_2 ;
  wire \mem_reg[14][54]_srl15_n_2 ;
  wire \mem_reg[14][55]_srl15_n_2 ;
  wire \mem_reg[14][56]_srl15_n_2 ;
  wire \mem_reg[14][57]_srl15_n_2 ;
  wire \mem_reg[14][58]_srl15_n_2 ;
  wire \mem_reg[14][59]_srl15_n_2 ;
  wire \mem_reg[14][5]_srl15_n_2 ;
  wire \mem_reg[14][60]_srl15_n_2 ;
  wire \mem_reg[14][61]_srl15_n_2 ;
  wire \mem_reg[14][62]_srl15_n_2 ;
  wire \mem_reg[14][63]_srl15_n_2 ;
  wire \mem_reg[14][64]_srl15_n_2 ;
  wire \mem_reg[14][65]_srl15_n_2 ;
  wire \mem_reg[14][66]_srl15_n_2 ;
  wire \mem_reg[14][67]_srl15_n_2 ;
  wire \mem_reg[14][68]_srl15_n_2 ;
  wire \mem_reg[14][69]_srl15_n_2 ;
  wire \mem_reg[14][6]_srl15_n_2 ;
  wire \mem_reg[14][70]_srl15_n_2 ;
  wire \mem_reg[14][71]_srl15_n_2 ;
  wire \mem_reg[14][72]_srl15_n_2 ;
  wire \mem_reg[14][7]_srl15_n_2 ;
  wire \mem_reg[14][8]_srl15_n_2 ;
  wire \mem_reg[14][9]_srl15_n_2 ;
  wire p_8_in;
  wire pop;
  wire push_1;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \data_p1[63]_i_3 
       (.I0(p_8_in),
        .I1(\dout_reg[0]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\data_p2_reg[67]_1 ),
        .O(flying_req_reg));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(flying_req_reg),
        .I1(\data_p2_reg[67] ),
        .I2(\data_p2_reg[67]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[63]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(\dout_reg[0]_0 ),
        .I2(\last_cnt_reg[2] ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0]_2 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [64]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [65]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [66]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [67]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][68]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [68]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][69]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [69]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][70]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [70]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][71]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [71]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][72]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [72]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_2 ),
        .Q(\dout_reg[72]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(flying_req_reg),
        .I1(\data_p2_reg[67] ),
        .I2(\data_p2_reg[67]_0 ),
        .I3(p_8_in),
        .I4(\dout_reg[0]_0 ),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[72]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[72]),
        .I1(push_1),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_2 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[0] ),
        .I2(\last_cnt_reg[0]_0 ),
        .I3(in[72]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(\last_cnt[4]_i_4_n_2 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[72]_0 [72]),
        .I2(\last_cnt_reg[2] ),
        .I3(\dout_reg[0]_0 ),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[72]),
        .I5(Q[1]),
        .O(\last_cnt[4]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\last_cnt_reg[2] ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\last_cnt_reg[0]_0 ),
        .I1(\last_cnt_reg[0] ),
        .O(push_1));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][37]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][38]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][39]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][40]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][41]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][42]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][43]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][44]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][45]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][46]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][47]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][48]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][49]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][50]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][51]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][52]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][53]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][54]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][55]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][56]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][57]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][58]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][59]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][60]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][61]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][62]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][63]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][64]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][65]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[14][66]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[14][67]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][68]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][68]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[14][68]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][69]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][69]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\mem_reg[14][69]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][70]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][70]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\mem_reg[14][70]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][71]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][71]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\mem_reg[14][71]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][72]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][72]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\mem_reg[14][72]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_2 ));
  (* srl_bus_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/StreamingDataflowPartition_2_IODMA_0/\inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push_1),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_store
   (\dout_reg[0] ,
    Q,
    dout_vld_reg,
    full_n_reg,
    WVALID_Dummy,
    gmem_WREADY,
    wrsp_valid,
    full_n_reg_0,
    dout_vld_reg_0,
    full_n_reg_1,
    tmp_valid_reg_0,
    empty_n_reg,
    empty_n_reg_0,
    empty_n_reg_1,
    tmp_valid_reg_1,
    resp_ready__1,
    m_axi_gmem_AWVALID12_out,
    empty_n_reg_2,
    D,
    dout,
    ap_clk,
    SR,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout_vld_reg_3,
    dout_vld_reg_4,
    tmp_valid_reg_2,
    \mOutPtr_reg[0] ,
    ap_rst_n,
    push,
    pop,
    push_1,
    \mOutPtr_reg[0]_0 ,
    mOutPtr18_out,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    need_wrsp,
    in,
    E,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output \dout_reg[0] ;
  output [1:0]Q;
  output dout_vld_reg;
  output full_n_reg;
  output WVALID_Dummy;
  output gmem_WREADY;
  output wrsp_valid;
  output full_n_reg_0;
  output dout_vld_reg_0;
  output full_n_reg_1;
  output tmp_valid_reg_0;
  output empty_n_reg;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]tmp_valid_reg_1;
  output resp_ready__1;
  output m_axi_gmem_AWVALID12_out;
  output empty_n_reg_2;
  output [64:0]D;
  output [71:0]dout;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input dout_vld_reg_3;
  input dout_vld_reg_4;
  input tmp_valid_reg_2;
  input [1:0]\mOutPtr_reg[0] ;
  input ap_rst_n;
  input push;
  input pop;
  input push_1;
  input \mOutPtr_reg[0]_0 ;
  input mOutPtr18_out;
  input [0:0]\dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input need_wrsp;
  input [62:0]in;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [63:0]din;

  wire [64:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]din;
  wire [71:0]dout;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire dout_vld_reg_4;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_WREADY;
  wire [62:0]in;
  wire mOutPtr18_out;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire m_axi_gmem_AWVALID12_out;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire pop;
  wire push;
  wire push_0;
  wire push_1;
  wire push__0;
  wire resp_ready__1;
  wire [31:15]tmp_len0;
  wire tmp_len0_carry_n_5;
  wire tmp_valid_reg_0;
  wire [0:0]tmp_valid_reg_1;
  wire tmp_valid_reg_2;
  wire valid_length;
  wire wrsp_valid;
  wire [3:1]NLW_tmp_len0_carry_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized0 buff_wdata
       (.E(E),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_2),
        .empty_n_reg_0(empty_n_reg_2),
        .gmem_WREADY(gmem_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .pop(pop),
        .push(push));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[81]_i_1 
       (.I0(tmp_valid_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(tmp_valid_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo fifo_wreq
       (.D(tmp_len0[15]),
        .Q({Q,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}),
        .S(fifo_wreq_n_71),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (tmp_valid_reg_0),
        .\dout_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .m_axi_gmem_AWVALID12_out(m_axi_gmem_AWVALID12_out),
        .next_wreq(next_wreq),
        .push(push_0),
        .push_1(push_1),
        .\rep_fu_68_reg[31] (\mOutPtr_reg[0] [0]),
        .valid_length(valid_length));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1 fifo_wrsp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (full_n_reg_1),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .dout_vld_reg_0(dout_vld_reg_3),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg_0),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (tmp_valid_reg_0),
        .\mOutPtr_reg[0]_2 (dout_vld_reg),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .push(push_0),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .valid_length(valid_length),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[7]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[6]),
        .R(SR));
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({NLW_tmp_len0_carry_CO_UNCONNECTED[3:1],tmp_len0_carry_n_5}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,Q[1]}),
        .O({NLW_tmp_len0_carry_O_UNCONNECTED[3:2],tmp_len0[31],tmp_len0[16]}),
        .S({1'b0,1'b0,1'b1,fifo_wreq_n_71}));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[64]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_valid_reg_2),
        .Q(tmp_valid_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized2 user_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_4),
        .empty_n_reg_0(empty_n_reg_1),
        .full_n_reg_0(full_n_reg_1),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] [1]),
        .push__0(push__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_throttle
   (s_ready_t_reg,
    SR,
    dout_vld_reg,
    full_n_reg,
    dout_vld_reg_0,
    full_n_reg_0,
    flying_req_reg_0,
    empty_n_reg,
    flying_req_reg_1,
    m_axi_gmem_AWVALID,
    E,
    mOutPtr18_out,
    sel,
    empty_n_reg_0,
    m_axi_gmem_WVALID,
    \last_cnt_reg[2]_0 ,
    empty_n_reg_1,
    \dout_reg[72] ,
    \data_p1_reg[67] ,
    ap_clk,
    dout_vld_reg_1,
    dout_vld_reg_2,
    mem_reg,
    mem_reg_0,
    \last_cnt_reg[0]_0 ,
    mem_reg_1,
    ap_rst_n,
    m_axi_gmem_AWREADY,
    \mOutPtr_reg[1] ,
    push,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_WREADY,
    \dout_reg[72]_0 ,
    in,
    dout);
  output s_ready_t_reg;
  output [0:0]SR;
  output dout_vld_reg;
  output full_n_reg;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output flying_req_reg_0;
  output empty_n_reg;
  output flying_req_reg_1;
  output m_axi_gmem_AWVALID;
  output [0:0]E;
  output mOutPtr18_out;
  output sel;
  output empty_n_reg_0;
  output m_axi_gmem_WVALID;
  output \last_cnt_reg[2]_0 ;
  output empty_n_reg_1;
  output [72:0]\dout_reg[72] ;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input dout_vld_reg_1;
  input dout_vld_reg_2;
  input mem_reg;
  input mem_reg_0;
  input \last_cnt_reg[0]_0 ;
  input mem_reg_1;
  input ap_rst_n;
  input m_axi_gmem_AWREADY;
  input \mOutPtr_reg[1] ;
  input push;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_WREADY;
  input \dout_reg[72]_0 ;
  input [64:0]in;
  input [71:0]dout;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_fifo_n_11;
  wire data_fifo_n_12;
  wire data_fifo_n_13;
  wire data_fifo_n_14;
  wire data_fifo_n_18;
  wire data_fifo_n_8;
  wire [64:0]\data_p1_reg[67] ;
  wire [71:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [72:0]\dout_reg[72] ;
  wire \dout_reg[72]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire flying_req_reg_0;
  wire flying_req_reg_1;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [64:0]in;
  wire \last_cnt[0]_i_1_n_2 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire \last_cnt_reg[2]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire push;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire rs_req_n_4;
  wire s_ready_t_reg;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized6 data_fifo
       (.D({data_fifo_n_11,data_fifo_n_12,data_fifo_n_13,data_fifo_n_14}),
        .E(load_p2),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy_reg(data_fifo_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\data_p2_reg[67] (dout_vld_reg),
        .\data_p2_reg[67]_0 (s_ready_t_reg),
        .\data_p2_reg[67]_1 (rs_req_n_4),
        .\dout_reg[0] (flying_req_reg_0),
        .\dout_reg[72] (\dout_reg[72] ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(data_fifo_n_8),
        .dout_vld_reg_2(dout_vld_reg_2),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_1),
        .flying_req_reg(flying_req_reg_1),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(E),
        .in({\dout_reg[72]_0 ,dout}),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .\last_cnt_reg[2] (\last_cnt_reg[2]_0 ),
        .mOutPtr18_out(mOutPtr18_out),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .push(push));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_8),
        .Q(flying_req_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_2 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_18),
        .D(\last_cnt[0]_i_1_n_2 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_18),
        .D(data_fifo_n_14),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_18),
        .D(data_fifo_n_13),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_18),
        .D(data_fifo_n_12),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_18),
        .D(data_fifo_n_11),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (\dout_reg[0]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0]_1 ),
        .\dout_reg[3] (s_ready_t_reg),
        .\dout_reg[3]_0 (flying_req_reg_1),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[4] (rs_req_n_4),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(flying_req_reg_1),
        .s_ready_t_reg_2(dout_vld_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_write
   (\dout_reg[0] ,
    SR,
    E,
    s_ready_t_reg,
    dout_vld_reg,
    full_n_reg,
    s_ready_t_reg_0,
    dout_vld_reg_0,
    full_n_reg_0,
    dout_vld_reg_1,
    full_n_reg_1,
    flying_req_reg,
    s_ready_t_reg_1,
    dout_vld_reg_2,
    full_n_reg_2,
    WVALID_Dummy_reg_0,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    in,
    ap_rst_n_0,
    dout_vld_reg_3,
    next_burst,
    empty_n_reg,
    \sect_len_buf_reg[5]_0 ,
    full_n_reg_3,
    flying_req_reg_0,
    m_axi_gmem_AWVALID,
    empty_n_reg_0,
    dout_vld_reg_4,
    mOutPtr18_out,
    pop,
    Q,
    \state_reg[0] ,
    empty_n_reg_1,
    empty_n_reg_2,
    m_axi_gmem_WVALID,
    \last_cnt_reg[2] ,
    empty_n_reg_3,
    \dout_reg[72] ,
    \FSM_sequential_state_reg[1] ,
    \data_p1_reg[67] ,
    ap_clk,
    s_ready_t_reg_2,
    dout_vld_reg_5,
    dout_vld_reg_6,
    dout_vld_reg_7,
    s_ready_t_reg_3,
    dout_vld_reg_8,
    WVALID_Dummy_reg_1,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    WLAST_Dummy_reg_0,
    ap_rst_n,
    mem_reg,
    mem_reg_0,
    m_axi_gmem_AWREADY,
    push,
    \FSM_sequential_state_reg[1]_0 ,
    \state_reg[1] ,
    m_axi_gmem_WREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_BVALID,
    D,
    dout,
    \data_p2_reg[3] );
  output \dout_reg[0] ;
  output [0:0]SR;
  output [0:0]E;
  output s_ready_t_reg;
  output dout_vld_reg;
  output full_n_reg;
  output s_ready_t_reg_0;
  output dout_vld_reg_0;
  output full_n_reg_0;
  output dout_vld_reg_1;
  output full_n_reg_1;
  output flying_req_reg;
  output s_ready_t_reg_1;
  output dout_vld_reg_2;
  output full_n_reg_2;
  output WVALID_Dummy_reg_0;
  output \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]in;
  output ap_rst_n_0;
  output dout_vld_reg_3;
  output next_burst;
  output empty_n_reg;
  output \sect_len_buf_reg[5]_0 ;
  output [0:0]full_n_reg_3;
  output flying_req_reg_0;
  output m_axi_gmem_AWVALID;
  output empty_n_reg_0;
  output [0:0]dout_vld_reg_4;
  output mOutPtr18_out;
  output pop;
  output [1:0]Q;
  output [0:0]\state_reg[0] ;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output m_axi_gmem_WVALID;
  output \last_cnt_reg[2] ;
  output empty_n_reg_3;
  output [72:0]\dout_reg[72] ;
  output [1:0]\FSM_sequential_state_reg[1] ;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input s_ready_t_reg_2;
  input dout_vld_reg_5;
  input dout_vld_reg_6;
  input dout_vld_reg_7;
  input s_ready_t_reg_3;
  input dout_vld_reg_8;
  input WVALID_Dummy_reg_1;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input WLAST_Dummy_reg_0;
  input ap_rst_n;
  input mem_reg;
  input mem_reg_0;
  input m_axi_gmem_AWREADY;
  input push;
  input \FSM_sequential_state_reg[1]_0 ;
  input \state_reg[1] ;
  input m_axi_gmem_WREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_BVALID;
  input [64:0]D;
  input [71:0]dout;
  input [0:0]\data_p2_reg[3] ;

  wire [64:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_0;
  wire WVALID_Dummy_reg_0;
  wire WVALID_Dummy_reg_1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [63:3]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [6:6]beat_len;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire [63:3]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire [63:3]data1;
  wire [64:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[3] ;
  wire [71:0]dout;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [72:0]\dout_reg[72] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire [0:0]dout_vld_reg_4;
  wire dout_vld_reg_5;
  wire dout_vld_reg_6;
  wire dout_vld_reg_7;
  wire dout_vld_reg_8;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire \end_addr[10]_i_2_n_2 ;
  wire \end_addr[10]_i_3_n_2 ;
  wire \end_addr[10]_i_4_n_2 ;
  wire \end_addr[10]_i_5_n_2 ;
  wire \end_addr[14]_i_2_n_2 ;
  wire \end_addr[14]_i_3_n_2 ;
  wire \end_addr[14]_i_4_n_2 ;
  wire \end_addr[14]_i_5_n_2 ;
  wire \end_addr[18]_i_2_n_2 ;
  wire \end_addr[18]_i_3_n_2 ;
  wire \end_addr[18]_i_4_n_2 ;
  wire \end_addr[18]_i_5_n_2 ;
  wire \end_addr[22]_i_2_n_2 ;
  wire \end_addr[22]_i_3_n_2 ;
  wire \end_addr[22]_i_4_n_2 ;
  wire \end_addr[22]_i_5_n_2 ;
  wire \end_addr[26]_i_2_n_2 ;
  wire \end_addr[26]_i_3_n_2 ;
  wire \end_addr[26]_i_4_n_2 ;
  wire \end_addr[26]_i_5_n_2 ;
  wire \end_addr[30]_i_2_n_2 ;
  wire \end_addr[30]_i_3_n_2 ;
  wire \end_addr[30]_i_4_n_2 ;
  wire \end_addr[30]_i_5_n_2 ;
  wire \end_addr[34]_i_2_n_2 ;
  wire \end_addr[6]_i_2_n_2 ;
  wire \end_addr[6]_i_3_n_2 ;
  wire \end_addr[6]_i_4_n_2 ;
  wire \end_addr[6]_i_5_n_2 ;
  wire \end_addr_reg_n_2_[10] ;
  wire \end_addr_reg_n_2_[11] ;
  wire \end_addr_reg_n_2_[3] ;
  wire \end_addr_reg_n_2_[4] ;
  wire \end_addr_reg_n_2_[5] ;
  wire \end_addr_reg_n_2_[6] ;
  wire \end_addr_reg_n_2_[7] ;
  wire \end_addr_reg_n_2_[8] ;
  wire \end_addr_reg_n_2_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_6;
  wire fifo_burst_n_8;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_i_4_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__1_i_1_n_2;
  wire first_sect_carry__1_i_2_n_2;
  wire first_sect_carry__1_i_3_n_2;
  wire first_sect_carry__1_i_4_n_2;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__1_n_4;
  wire first_sect_carry__1_n_5;
  wire first_sect_carry__2_i_1_n_2;
  wire first_sect_carry__2_i_2_n_2;
  wire first_sect_carry__2_i_3_n_2;
  wire first_sect_carry__2_i_4_n_2;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__2_n_4;
  wire first_sect_carry__2_n_5;
  wire first_sect_carry__3_i_1_n_2;
  wire first_sect_carry__3_i_2_n_2;
  wire first_sect_carry__3_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [0:0]full_n_reg_3;
  wire [0:0]in;
  wire \last_cnt_reg[2] ;
  wire last_sect;
  wire last_sect_buf_reg_n_2;
  wire last_sect_carry__0_i_1_n_2;
  wire last_sect_carry__0_i_2_n_2;
  wire last_sect_carry__0_i_3_n_2;
  wire last_sect_carry__0_i_4_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__1_i_1_n_2;
  wire last_sect_carry__1_i_2_n_2;
  wire last_sect_carry__1_i_3_n_2;
  wire last_sect_carry__1_i_4_n_2;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__1_n_4;
  wire last_sect_carry__1_n_5;
  wire last_sect_carry__2_i_1_n_2;
  wire last_sect_carry__2_i_2_n_2;
  wire last_sect_carry__2_i_3_n_2;
  wire last_sect_carry__2_i_4_n_2;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__2_n_4;
  wire last_sect_carry__2_n_5;
  wire last_sect_carry__3_n_5;
  wire last_sect_carry_i_1_n_2;
  wire last_sect_carry_i_2_n_2;
  wire last_sect_carry_i_3_n_2;
  wire last_sect_carry_i_4_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire \len_cnt[7]_i_4_n_2 ;
  wire [7:0]len_cnt_reg;
  wire mOutPtr18_out;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire mem_reg;
  wire mem_reg_0;
  wire next_burst;
  wire [4:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_14_in;
  wire p_18_in;
  wire [11:11]p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__10_n_4;
  wire sect_cnt0_carry__10_n_5;
  wire sect_cnt0_carry__11_n_4;
  wire sect_cnt0_carry__11_n_5;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__5_n_4;
  wire sect_cnt0_carry__5_n_5;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__6_n_4;
  wire sect_cnt0_carry__6_n_5;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__7_n_4;
  wire sect_cnt0_carry__7_n_5;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__8_n_4;
  wire sect_cnt0_carry__8_n_5;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry__9_n_4;
  wire sect_cnt0_carry__9_n_5;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_2_n_2 ;
  wire \sect_len_buf_reg[5]_0 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[1] ;
  wire wreq_handling_reg_0;
  wire wreq_valid;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(WLAST_Dummy_reg_0),
        .Q(in),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(WVALID_Dummy_reg_1),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_1_in),
        .Q(beat_len),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[10] ),
        .O(awaddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[11] ),
        .O(awaddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[12] ),
        .O(awaddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[13] ),
        .O(awaddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[14] ),
        .O(awaddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[15] ),
        .O(awaddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[16] ),
        .O(awaddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[17] ),
        .O(awaddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[18] ),
        .O(awaddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[19] ),
        .O(awaddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[20] ),
        .O(awaddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[21] ),
        .O(awaddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[22] ),
        .O(awaddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[23] ),
        .O(awaddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[24] ),
        .O(awaddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[25] ),
        .O(awaddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[26] ),
        .O(awaddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[27] ),
        .O(awaddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[28] ),
        .O(awaddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[29] ),
        .O(awaddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[30] ),
        .O(awaddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[31] ),
        .O(awaddr_tmp[31]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[32]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[32] ),
        .O(awaddr_tmp[32]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[33]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[33] ),
        .O(awaddr_tmp[33]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[34]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[34] ),
        .O(awaddr_tmp[34]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[35]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[35] ),
        .O(awaddr_tmp[35]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[36]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[36] ),
        .O(awaddr_tmp[36]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[37]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[37] ),
        .O(awaddr_tmp[37]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[38]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[38] ),
        .O(awaddr_tmp[38]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[39]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[39] ),
        .O(awaddr_tmp[39]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[3]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[3] ),
        .O(awaddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[40]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[40] ),
        .O(awaddr_tmp[40]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[41]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[41] ),
        .O(awaddr_tmp[41]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[42]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[42] ),
        .O(awaddr_tmp[42]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[43]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[43] ),
        .O(awaddr_tmp[43]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[44]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[44] ),
        .O(awaddr_tmp[44]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[45]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[45] ),
        .O(awaddr_tmp[45]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[46]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[46] ),
        .O(awaddr_tmp[46]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[47]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[47] ),
        .O(awaddr_tmp[47]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[48]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[48] ),
        .O(awaddr_tmp[48]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[49]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[49] ),
        .O(awaddr_tmp[49]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[4]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[4] ),
        .O(awaddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[50]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[50] ),
        .O(awaddr_tmp[50]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[51]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[51] ),
        .O(awaddr_tmp[51]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[52]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[52] ),
        .O(awaddr_tmp[52]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[53]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[53] ),
        .O(awaddr_tmp[53]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[54]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[54] ),
        .O(awaddr_tmp[54]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[55]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[55] ),
        .O(awaddr_tmp[55]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[56]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[56] ),
        .O(awaddr_tmp[56]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[57]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[57] ),
        .O(awaddr_tmp[57]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[58]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[58] ),
        .O(awaddr_tmp[58]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[59]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[59] ),
        .O(awaddr_tmp[59]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[5]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[5] ),
        .O(awaddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[5]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[60]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[60] ),
        .O(awaddr_tmp[60]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[61]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[61] ),
        .O(awaddr_tmp[61]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[62]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[62] ),
        .O(awaddr_tmp[62]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[63]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[63] ),
        .O(awaddr_tmp[63]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[6] ),
        .O(awaddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[7] ),
        .O(awaddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[8] ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I4(\sect_addr_buf_reg_n_2_[9] ),
        .O(awaddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_2 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [11:10]}),
        .O(data1[13:10]),
        .S(\could_multi_bursts.awaddr_buf [13:10]));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(\could_multi_bursts.awaddr_buf [17:14]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(\could_multi_bursts.awaddr_buf [21:18]));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(\could_multi_bursts.awaddr_buf [25:22]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(\could_multi_bursts.awaddr_buf [29:26]));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[33:30]),
        .S(\could_multi_bursts.awaddr_buf [33:30]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[37]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[37:34]),
        .S(\could_multi_bursts.awaddr_buf [37:34]));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[41:38]),
        .S(\could_multi_bursts.awaddr_buf [41:38]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[45]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[45:42]),
        .S(\could_multi_bursts.awaddr_buf [45:42]));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[49:46]),
        .S(\could_multi_bursts.awaddr_buf [49:46]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[53]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[53:50]),
        .S(\could_multi_bursts.awaddr_buf [53:50]));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[57:54]),
        .S(\could_multi_bursts.awaddr_buf [57:54]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [5:3],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[5]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[5]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[5]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[61]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[61:58]),
        .S(\could_multi_bursts.awaddr_buf [61:58]));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],data1[63:62]}),
        .S({1'b0,1'b0,\could_multi_bursts.awaddr_buf [63:62]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [9:6]),
        .O(data1[9:6]),
        .S({\could_multi_bursts.awaddr_buf [9:8],\could_multi_bursts.awaddr_buf[9]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_2 }));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(full_n_reg_3),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_reg_1 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_2 
       (.I0(rs_wreq_n_117),
        .I1(p_1_in),
        .O(\end_addr[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_3 
       (.I0(rs_wreq_n_118),
        .I1(p_1_in),
        .O(\end_addr[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_4 
       (.I0(rs_wreq_n_119),
        .I1(p_1_in),
        .O(\end_addr[10]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[10]_i_5 
       (.I0(rs_wreq_n_120),
        .I1(p_1_in),
        .O(\end_addr[10]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_2 
       (.I0(rs_wreq_n_113),
        .I1(rs_wreq_n_62),
        .O(\end_addr[14]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_3 
       (.I0(rs_wreq_n_114),
        .I1(rs_wreq_n_62),
        .O(\end_addr[14]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_4 
       (.I0(rs_wreq_n_115),
        .I1(rs_wreq_n_62),
        .O(\end_addr[14]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[14]_i_5 
       (.I0(rs_wreq_n_116),
        .I1(p_1_in),
        .O(\end_addr[14]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_2 
       (.I0(rs_wreq_n_109),
        .I1(rs_wreq_n_60),
        .O(\end_addr[18]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_3 
       (.I0(rs_wreq_n_110),
        .I1(rs_wreq_n_60),
        .O(\end_addr[18]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_4 
       (.I0(rs_wreq_n_111),
        .I1(rs_wreq_n_61),
        .O(\end_addr[18]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[18]_i_5 
       (.I0(rs_wreq_n_112),
        .I1(rs_wreq_n_62),
        .O(\end_addr[18]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_2 
       (.I0(rs_wreq_n_105),
        .I1(rs_wreq_n_60),
        .O(\end_addr[22]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_3 
       (.I0(rs_wreq_n_106),
        .I1(rs_wreq_n_60),
        .O(\end_addr[22]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_4 
       (.I0(rs_wreq_n_107),
        .I1(rs_wreq_n_60),
        .O(\end_addr[22]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[22]_i_5 
       (.I0(rs_wreq_n_108),
        .I1(rs_wreq_n_60),
        .O(\end_addr[22]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_2 
       (.I0(rs_wreq_n_101),
        .I1(rs_wreq_n_60),
        .O(\end_addr[26]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_3 
       (.I0(rs_wreq_n_102),
        .I1(rs_wreq_n_60),
        .O(\end_addr[26]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_4 
       (.I0(rs_wreq_n_103),
        .I1(rs_wreq_n_60),
        .O(\end_addr[26]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[26]_i_5 
       (.I0(rs_wreq_n_104),
        .I1(rs_wreq_n_60),
        .O(\end_addr[26]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_2 
       (.I0(rs_wreq_n_97),
        .I1(rs_wreq_n_60),
        .O(\end_addr[30]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_3 
       (.I0(rs_wreq_n_98),
        .I1(rs_wreq_n_60),
        .O(\end_addr[30]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_4 
       (.I0(rs_wreq_n_99),
        .I1(rs_wreq_n_60),
        .O(\end_addr[30]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[30]_i_5 
       (.I0(rs_wreq_n_100),
        .I1(rs_wreq_n_60),
        .O(\end_addr[30]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[34]_i_2 
       (.I0(rs_wreq_n_96),
        .I1(rs_wreq_n_60),
        .O(\end_addr[34]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_2 
       (.I0(rs_wreq_n_121),
        .I1(p_1_in),
        .O(\end_addr[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_3 
       (.I0(rs_wreq_n_122),
        .I1(p_1_in),
        .O(\end_addr[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_4 
       (.I0(rs_wreq_n_123),
        .I1(p_1_in),
        .O(\end_addr[6]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[6]_i_5 
       (.I0(rs_wreq_n_124),
        .I1(p_1_in),
        .O(\end_addr[6]_i_5_n_2 ));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_185),
        .Q(\end_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_184),
        .Q(\end_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_183),
        .Q(\end_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_182),
        .Q(\end_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_181),
        .Q(\end_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_180),
        .Q(\end_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_2_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized4 fifo_burst
       (.CO(first_sect),
        .E(fifo_burst_n_14),
        .Q(wreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(fifo_burst_n_6),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_8),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_11),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_burst_n_12),
        .\could_multi_bursts.sect_handling_reg_2 (E),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_burst_n_15),
        .\could_multi_bursts.sect_handling_reg_4 (p_14_in),
        .\dout[3]_i_2 (len_cnt_reg),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_3),
        .dout_vld_reg_2(dout_vld_reg_4),
        .dout_vld_reg_3(dout_vld_reg_5),
        .empty_n_reg_0(empty_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_3),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_0 ),
        .\mOutPtr_reg[0]_1 (full_n_reg_0),
        .\mOutPtr_reg[0]_2 (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .\mOutPtr_reg[0]_3 (full_n_reg_2),
        .\mOutPtr_reg[0]_4 (mem_reg_0),
        .mem_reg(mem_reg),
        .\mem_reg[14][0]_srl15_i_3 ({\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\mem_reg[14][0]_srl15_i_3_0 (\could_multi_bursts.loop_cnt_reg ),
        .mem_reg_0(WVALID_Dummy_reg_0),
        .mem_reg_1(full_n_reg_1),
        .next_burst(next_burst),
        .pop(pop),
        .push(push),
        .\sect_addr_buf_reg[3] (wreq_handling_reg_0),
        .\sect_len_buf_reg[5] (\sect_len_buf_reg[5]_0 ),
        .sel(push_0),
        .\start_addr_reg[63] (last_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_fifo__parameterized1_0 fifo_resp
       (.Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (\sect_len_buf_reg[5]_0 ),
        .\dout_reg[0]_1 (last_sect_buf_reg_n_2),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .dout_vld_reg_0(dout_vld_reg_2),
        .dout_vld_reg_1(dout_vld_reg_8),
        .empty_n_reg_0(empty_n_reg_1),
        .full_n_reg_0(full_n_reg_2),
        .full_n_reg_1(full_n_reg_3),
        .\mOutPtr_reg[0]_0 (\state_reg[1] ),
        .sel(push_0));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2,first_sect_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[23]),
        .I5(\sect_cnt_reg_n_2_[23] ),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in_0[18]),
        .I4(p_0_in_0[20]),
        .I5(\sect_cnt_reg_n_2_[20] ),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in_0[15]),
        .I4(p_0_in_0[17]),
        .I5(\sect_cnt_reg_n_2_[17] ),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in_0[12]),
        .I4(p_0_in_0[14]),
        .I5(\sect_cnt_reg_n_2_[14] ),
        .O(first_sect_carry__0_i_4_n_2));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CO({first_sect_carry__1_n_2,first_sect_carry__1_n_3,first_sect_carry__1_n_4,first_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_2,first_sect_carry__1_i_2_n_2,first_sect_carry__1_i_3_n_2,first_sect_carry__1_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in_0[33]),
        .I4(p_0_in_0[35]),
        .I5(\sect_cnt_reg_n_2_[35] ),
        .O(first_sect_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[32]),
        .I5(\sect_cnt_reg_n_2_[32] ),
        .O(first_sect_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in_0[27]),
        .I4(p_0_in_0[29]),
        .I5(\sect_cnt_reg_n_2_[29] ),
        .O(first_sect_carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in_0[24]),
        .I4(p_0_in_0[26]),
        .I5(\sect_cnt_reg_n_2_[26] ),
        .O(first_sect_carry__1_i_4_n_2));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_2),
        .CO({first_sect_carry__2_n_2,first_sect_carry__2_n_3,first_sect_carry__2_n_4,first_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_2,first_sect_carry__2_i_2_n_2,first_sect_carry__2_i_3_n_2,first_sect_carry__2_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in_0[45]),
        .I4(p_0_in_0[47]),
        .I5(\sect_cnt_reg_n_2_[47] ),
        .O(first_sect_carry__2_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in_0[42]),
        .I4(p_0_in_0[44]),
        .I5(\sect_cnt_reg_n_2_[44] ),
        .O(first_sect_carry__2_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[41]),
        .I5(\sect_cnt_reg_n_2_[41] ),
        .O(first_sect_carry__2_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(first_sect_carry__2_i_4_n_2));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_2),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_2,first_sect_carry__3_i_2_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__3_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_2_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .I3(p_0_in_0[48]),
        .I4(p_0_in_0[50]),
        .I5(\sect_cnt_reg_n_2_[50] ),
        .O(first_sect_carry__3_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in_0[0]),
        .I4(p_0_in_0[2]),
        .I5(\sect_cnt_reg_n_2_[2] ),
        .O(first_sect_carry_i_4_n_2));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_2,last_sect_carry_i_2_n_2,last_sect_carry_i_3_n_2,last_sect_carry_i_4_n_2}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_2,last_sect_carry__0_i_2_n_2,last_sect_carry__0_i_3_n_2,last_sect_carry__0_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_2_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_2_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_2_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_2_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_2_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_2_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_2_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_2));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CO({last_sect_carry__1_n_2,last_sect_carry__1_n_3,last_sect_carry__1_n_4,last_sect_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_2,last_sect_carry__1_i_2_n_2,last_sect_carry__1_i_3_n_2,last_sect_carry__1_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_2_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_2_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_2_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_2_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_2_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_2_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_2_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_2));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_2),
        .CO({last_sect_carry__2_n_2,last_sect_carry__2_n_3,last_sect_carry__2_n_4,last_sect_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_2,last_sect_carry__2_i_2_n_2,last_sect_carry__2_i_3_n_2,last_sect_carry__2_i_4_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_2_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_2_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_2_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_2_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_2_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(\sect_cnt_reg_n_2_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_2_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(\sect_cnt_reg_n_2_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_2));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_2),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_3,rs_wreq_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_2_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(\sect_cnt_reg_n_2_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(\sect_cnt_reg_n_2_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(\sect_cnt_reg_n_2_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_2_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_2_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_2 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_2 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_2 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_6));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state_reg[1] ),
        .Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .s_ready_t_reg_0(s_ready_t_reg_1),
        .s_ready_t_reg_1(s_ready_t_reg_3),
        .\state_reg[1]_0 (\state_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_reg_slice rs_wreq
       (.D({rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59}),
        .\FSM_sequential_state_reg[1]_0 (Q),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state_reg[1]_0 ),
        .\FSM_sequential_state_reg[1]_2 (E),
        .Q(p_0_in0_in[51:48]),
        .S({rs_wreq_n_3,rs_wreq_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[63]_0 ({rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,p_1_in,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[81]_0 (D),
        .\end_addr_reg[10] ({\end_addr[10]_i_2_n_2 ,\end_addr[10]_i_3_n_2 ,\end_addr[10]_i_4_n_2 ,\end_addr[10]_i_5_n_2 }),
        .\end_addr_reg[14] ({\end_addr[14]_i_2_n_2 ,\end_addr[14]_i_3_n_2 ,\end_addr[14]_i_4_n_2 ,\end_addr[14]_i_5_n_2 }),
        .\end_addr_reg[18] ({\end_addr[18]_i_2_n_2 ,\end_addr[18]_i_3_n_2 ,\end_addr[18]_i_4_n_2 ,\end_addr[18]_i_5_n_2 }),
        .\end_addr_reg[22] ({\end_addr[22]_i_2_n_2 ,\end_addr[22]_i_3_n_2 ,\end_addr[22]_i_4_n_2 ,\end_addr[22]_i_5_n_2 }),
        .\end_addr_reg[26] ({\end_addr[26]_i_2_n_2 ,\end_addr[26]_i_3_n_2 ,\end_addr[26]_i_4_n_2 ,\end_addr[26]_i_5_n_2 }),
        .\end_addr_reg[30] ({\end_addr[30]_i_2_n_2 ,\end_addr[30]_i_3_n_2 ,\end_addr[30]_i_4_n_2 ,\end_addr[30]_i_5_n_2 }),
        .\end_addr_reg[34] (\end_addr[34]_i_2_n_2 ),
        .\end_addr_reg[6] ({\end_addr[6]_i_2_n_2 ,\end_addr[6]_i_3_n_2 ,\end_addr[6]_i_4_n_2 ,\end_addr[6]_i_5_n_2 }),
        .last_sect_buf_reg({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[0] }),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_2),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_burst_n_11));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5}),
        .CYINIT(\sect_cnt_reg_n_2_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_2),
        .CO({sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3,sect_cnt0_carry__10_n_4,sect_cnt0_carry__10_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_2),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_4,sect_cnt0_carry__11_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CO({sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3,sect_cnt0_carry__5_n_4,sect_cnt0_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_2),
        .CO({sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3,sect_cnt0_carry__6_n_4,sect_cnt0_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_2),
        .CO({sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3,sect_cnt0_carry__7_n_4,sect_cnt0_carry__7_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_2),
        .CO({sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3,sect_cnt0_carry__8_n_4,sect_cnt0_carry__8_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_2),
        .CO({sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3,sect_cnt0_carry__9_n_4,sect_cnt0_carry__9_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_59),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_58),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\end_addr_reg_n_2_[3] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\end_addr_reg_n_2_[4] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\end_addr_reg_n_2_[5] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\end_addr_reg_n_2_[6] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\end_addr_reg_n_2_[7] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\end_addr_reg_n_2_[8] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\end_addr_reg_n_2_[9] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\end_addr_reg_n_2_[10] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_2 
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\end_addr_reg_n_2_[11] ),
        .I2(beat_len),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[8]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_115),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_114),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_113),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_112),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_111),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_110),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_109),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_108),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_107),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_106),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_105),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_104),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_103),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_102),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_101),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_100),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_99),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_98),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_97),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_96),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_95),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_94),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_93),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_92),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_91),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_90),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_89),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_88),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_124),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_87),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_86),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_85),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_84),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_83),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_82),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_81),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_80),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_79),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_78),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_123),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_77),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_76),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_75),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_74),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_73),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_72),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_71),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_70),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_69),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_68),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_122),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_67),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_66),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_65),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_64),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_121),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_120),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_119),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(wreq_handling_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_gmem_m_axi_throttle wreq_throttle
       (.E(p_18_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .dout(dout),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_0 ),
        .\dout_reg[0]_0 (full_n_reg_2),
        .\dout_reg[0]_1 (full_n_reg),
        .\dout_reg[72] (\dout_reg[72] ),
        .\dout_reg[72]_0 (in),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(dout_vld_reg_6),
        .dout_vld_reg_2(dout_vld_reg_7),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_2),
        .empty_n_reg_1(empty_n_reg_3),
        .flying_req_reg_0(flying_req_reg),
        .flying_req_reg_1(flying_req_reg_0),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(full_n_reg_1),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_0),
        .\last_cnt_reg[2]_0 (\last_cnt_reg[2] ),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .mem_reg(mem_reg_0),
        .mem_reg_0(mem_reg),
        .mem_reg_1(dout_vld_reg),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg_0),
        .sel(push_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    in0_V_TVALID_int_regslice,
    \B_V_data_1_payload_B_reg[7]_0 ,
    SR,
    ap_clk,
    in0_V_TVALID,
    t_fu_56,
    Q,
    ap_rst_n,
    in0_V_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output in0_V_TVALID_int_regslice;
  output [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input in0_V_TVALID;
  input t_fu_56;
  input [0:0]Q;
  input ap_rst_n;
  input [7:0]in0_V_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]B_V_data_1_payload_A;
  wire [7:0]B_V_data_1_payload_B;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_2 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TVALID;
  wire in0_V_TVALID_int_regslice;
  wire t_fu_56;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(in0_V_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in0_V_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in0_V_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(t_fu_56),
        .I1(Q),
        .I2(in0_V_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_2),
        .Q(B_V_data_1_sel),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(in0_V_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(SR));
  LUT6 #(
    .INIT(64'hA820A8A0A8A0A8A0)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(in0_V_TVALID_int_regslice),
        .I3(in0_V_TVALID),
        .I4(t_fu_56),
        .I5(Q),
        .O(\B_V_data_1_state[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFF3B3B3B)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(in0_V_TVALID_int_regslice),
        .I2(in0_V_TVALID),
        .I3(t_fu_56),
        .I4(Q),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_2 ),
        .Q(in0_V_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ei_V_reg_202[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0_start_for_Stream2Mem_Batch_64u_4096u_U0
   (start_for_Stream2Mem_Batch_64u_4096u_U0_full_n,
    Stream2Mem_Batch_64u_4096u_U0_ap_start,
    ap_sync_ready,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    Q,
    CO,
    ap_start,
    \mOutPtr_reg[1]_0 ,
    out_r_c_full_n,
    ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready,
    Stream2Mem_Batch_64u_4096u_U0_ap_ready,
    SR);
  output start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  output Stream2Mem_Batch_64u_4096u_U0_ap_start;
  output ap_sync_ready;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input [0:0]Q;
  input [0:0]CO;
  input ap_start;
  input \mOutPtr_reg[1]_0 ;
  input out_r_c_full_n;
  input ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  input Stream2Mem_Batch_64u_4096u_U0_ap_ready;
  input [0:0]SR;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SR;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_ready;
  wire Stream2Mem_Batch_64u_4096u_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready;
  wire ap_sync_ready;
  wire internal_empty_n_i_1_n_2;
  wire internal_full_n_i_1_n_2;
  wire mOutPtr0__4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_2_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire out_r_c_full_n;
  wire start_for_Stream2Mem_Batch_64u_4096u_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFEAAAAAA00000000)) 
    int_ap_start_i_2
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(out_r_c_full_n),
        .I5(ap_sync_StreamingDataWidthConverter_Batch_8u_64u_4096u_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hA0A0A000E0E0E0E0)) 
    internal_empty_n_i_1
       (.I0(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I1(mOutPtr0__4),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(mOutPtr110_out),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDD5D)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .I2(mOutPtr0__4),
        .I3(\mOutPtr_reg_n_2_[0] ),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'h00007F0000000000)) 
    internal_full_n_i_2
       (.I0(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .O(mOutPtr0__4));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    internal_full_n_i_3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_once_reg),
        .I2(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .I3(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I4(Q),
        .I5(CO),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7787777788788888)) 
    \mOutPtr[0]_i_1 
       (.I0(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I1(Stream2Mem_Batch_64u_4096u_U0_ap_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_once_reg),
        .I4(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr[1]_i_2_n_2 ),
        .I2(CO),
        .I3(Q),
        .I4(Stream2Mem_Batch_64u_4096u_U0_ap_start),
        .I5(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mOutPtr[1]_i_2 
       (.I0(start_for_Stream2Mem_Batch_64u_4096u_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(SR));
endmodule

(* CHECK_LICENSE_TYPE = "StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0,StreamingDataflowPartition_2_IODMA_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "StreamingDataflowPartition_2_IODMA_0,Vivado 2022.1" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    in0_V_TVALID,
    in0_V_TREADY,
    in0_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:in0_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 64, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TVALID" *) input in0_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TREADY" *) output in0_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) input [7:0]in0_V_TDATA;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in0_V_TDATA;
  wire in0_V_TREADY;
  wire in0_V_TVALID;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [7:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  assign interrupt = \<const0> ;
  assign m_axi_gmem_ARADDR[63] = \<const0> ;
  assign m_axi_gmem_ARADDR[62] = \<const0> ;
  assign m_axi_gmem_ARADDR[61] = \<const0> ;
  assign m_axi_gmem_ARADDR[60] = \<const0> ;
  assign m_axi_gmem_ARADDR[59] = \<const0> ;
  assign m_axi_gmem_ARADDR[58] = \<const0> ;
  assign m_axi_gmem_ARADDR[57] = \<const0> ;
  assign m_axi_gmem_ARADDR[56] = \<const0> ;
  assign m_axi_gmem_ARADDR[55] = \<const0> ;
  assign m_axi_gmem_ARADDR[54] = \<const0> ;
  assign m_axi_gmem_ARADDR[53] = \<const0> ;
  assign m_axi_gmem_ARADDR[52] = \<const0> ;
  assign m_axi_gmem_ARADDR[51] = \<const0> ;
  assign m_axi_gmem_ARADDR[50] = \<const0> ;
  assign m_axi_gmem_ARADDR[49] = \<const0> ;
  assign m_axi_gmem_ARADDR[48] = \<const0> ;
  assign m_axi_gmem_ARADDR[47] = \<const0> ;
  assign m_axi_gmem_ARADDR[46] = \<const0> ;
  assign m_axi_gmem_ARADDR[45] = \<const0> ;
  assign m_axi_gmem_ARADDR[44] = \<const0> ;
  assign m_axi_gmem_ARADDR[43] = \<const0> ;
  assign m_axi_gmem_ARADDR[42] = \<const0> ;
  assign m_axi_gmem_ARADDR[41] = \<const0> ;
  assign m_axi_gmem_ARADDR[40] = \<const0> ;
  assign m_axi_gmem_ARADDR[39] = \<const0> ;
  assign m_axi_gmem_ARADDR[38] = \<const0> ;
  assign m_axi_gmem_ARADDR[37] = \<const0> ;
  assign m_axi_gmem_ARADDR[36] = \<const0> ;
  assign m_axi_gmem_ARADDR[35] = \<const0> ;
  assign m_axi_gmem_ARADDR[34] = \<const0> ;
  assign m_axi_gmem_ARADDR[33] = \<const0> ;
  assign m_axi_gmem_ARADDR[32] = \<const0> ;
  assign m_axi_gmem_ARADDR[31] = \<const0> ;
  assign m_axi_gmem_ARADDR[30] = \<const0> ;
  assign m_axi_gmem_ARADDR[29] = \<const0> ;
  assign m_axi_gmem_ARADDR[28] = \<const0> ;
  assign m_axi_gmem_ARADDR[27] = \<const0> ;
  assign m_axi_gmem_ARADDR[26] = \<const0> ;
  assign m_axi_gmem_ARADDR[25] = \<const0> ;
  assign m_axi_gmem_ARADDR[24] = \<const0> ;
  assign m_axi_gmem_ARADDR[23] = \<const0> ;
  assign m_axi_gmem_ARADDR[22] = \<const0> ;
  assign m_axi_gmem_ARADDR[21] = \<const0> ;
  assign m_axi_gmem_ARADDR[20] = \<const0> ;
  assign m_axi_gmem_ARADDR[19] = \<const0> ;
  assign m_axi_gmem_ARADDR[18] = \<const0> ;
  assign m_axi_gmem_ARADDR[17] = \<const0> ;
  assign m_axi_gmem_ARADDR[16] = \<const0> ;
  assign m_axi_gmem_ARADDR[15] = \<const0> ;
  assign m_axi_gmem_ARADDR[14] = \<const0> ;
  assign m_axi_gmem_ARADDR[13] = \<const0> ;
  assign m_axi_gmem_ARADDR[12] = \<const0> ;
  assign m_axi_gmem_ARADDR[11] = \<const0> ;
  assign m_axi_gmem_ARADDR[10] = \<const0> ;
  assign m_axi_gmem_ARADDR[9] = \<const0> ;
  assign m_axi_gmem_ARADDR[8] = \<const0> ;
  assign m_axi_gmem_ARADDR[7] = \<const0> ;
  assign m_axi_gmem_ARADDR[6] = \<const0> ;
  assign m_axi_gmem_ARADDR[5] = \<const0> ;
  assign m_axi_gmem_ARADDR[4] = \<const0> ;
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3] = \<const0> ;
  assign m_axi_gmem_ARLEN[2] = \<const0> ;
  assign m_axi_gmem_ARLEN[1] = \<const0> ;
  assign m_axi_gmem_ARLEN[0] = \<const0> ;
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARVALID = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2_IODMA_0 inst
       (.\FSM_onehot_rstate_reg[1] (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1] (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2] (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_TDATA(in0_V_TDATA),
        .in0_V_TREADY(in0_V_TREADY),
        .in0_V_TVALID(in0_V_TVALID),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
endmodule

(* CHECK_LICENSE_TYPE = "top_odma0_0,StreamingDataflowPartition_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "IPI" *) 
(* X_CORE_INFO = "StreamingDataflowPartition_2,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_araddr,
    m_axi_gmem0_arburst,
    m_axi_gmem0_arcache,
    m_axi_gmem0_arlen,
    m_axi_gmem0_arlock,
    m_axi_gmem0_arprot,
    m_axi_gmem0_arqos,
    m_axi_gmem0_arready,
    m_axi_gmem0_arregion,
    m_axi_gmem0_arsize,
    m_axi_gmem0_arvalid,
    m_axi_gmem0_awaddr,
    m_axi_gmem0_awburst,
    m_axi_gmem0_awcache,
    m_axi_gmem0_awlen,
    m_axi_gmem0_awlock,
    m_axi_gmem0_awprot,
    m_axi_gmem0_awqos,
    m_axi_gmem0_awready,
    m_axi_gmem0_awregion,
    m_axi_gmem0_awsize,
    m_axi_gmem0_awvalid,
    m_axi_gmem0_bready,
    m_axi_gmem0_bresp,
    m_axi_gmem0_bvalid,
    m_axi_gmem0_rdata,
    m_axi_gmem0_rlast,
    m_axi_gmem0_rready,
    m_axi_gmem0_rresp,
    m_axi_gmem0_rvalid,
    m_axi_gmem0_wdata,
    m_axi_gmem0_wlast,
    m_axi_gmem0_wready,
    m_axi_gmem0_wstrb,
    m_axi_gmem0_wvalid,
    s_axi_control_0_araddr,
    s_axi_control_0_arready,
    s_axi_control_0_arvalid,
    s_axi_control_0_awaddr,
    s_axi_control_0_awready,
    s_axi_control_0_awvalid,
    s_axi_control_0_bready,
    s_axi_control_0_bresp,
    s_axi_control_0_bvalid,
    s_axi_control_0_rdata,
    s_axi_control_0_rready,
    s_axi_control_0_rresp,
    s_axi_control_0_rvalid,
    s_axi_control_0_wdata,
    s_axi_control_0_wready,
    s_axi_control_0_wstrb,
    s_axi_control_0_wvalid,
    s_axis_0_tdata,
    s_axis_0_tready,
    s_axis_0_tvalid);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.AP_CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, ASSOCIATED_BUSIF s_axi_control_0:m_axi_gmem0:s_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.AP_RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [63:0]m_axi_gmem0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) output m_axi_gmem0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [63:0]m_axi_gmem0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [7:0]m_axi_gmem0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) output m_axi_gmem0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARADDR" *) input [5:0]s_axi_control_0_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARREADY" *) output s_axi_control_0_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 ARVALID" *) input s_axi_control_0_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWADDR" *) input [5:0]s_axi_control_0_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWREADY" *) output s_axi_control_0_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 AWVALID" *) input s_axi_control_0_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BREADY" *) input s_axi_control_0_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BRESP" *) output [1:0]s_axi_control_0_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 BVALID" *) output s_axi_control_0_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RDATA" *) output [31:0]s_axi_control_0_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RREADY" *) input s_axi_control_0_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RRESP" *) output [1:0]s_axi_control_0_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 RVALID" *) output s_axi_control_0_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WDATA" *) input [31:0]s_axi_control_0_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WREADY" *) output s_axi_control_0_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WSTRB" *) input [3:0]s_axi_control_0_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_0 WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_control_0_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 TDATA" *) input [7:0]s_axis_0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 TREADY" *) output s_axis_0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_0 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axis_0_tvalid;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:3]\^m_axi_gmem0_awaddr ;
  wire [3:0]\^m_axi_gmem0_awlen ;
  wire m_axi_gmem0_awready;
  wire m_axi_gmem0_awvalid;
  wire m_axi_gmem0_bready;
  wire m_axi_gmem0_bvalid;
  wire m_axi_gmem0_rready;
  wire m_axi_gmem0_rvalid;
  wire [63:0]m_axi_gmem0_wdata;
  wire m_axi_gmem0_wlast;
  wire m_axi_gmem0_wready;
  wire [7:0]m_axi_gmem0_wstrb;
  wire m_axi_gmem0_wvalid;
  wire [5:0]s_axi_control_0_araddr;
  wire s_axi_control_0_arready;
  wire s_axi_control_0_arvalid;
  wire [5:0]s_axi_control_0_awaddr;
  wire s_axi_control_0_awready;
  wire s_axi_control_0_awvalid;
  wire s_axi_control_0_bready;
  wire s_axi_control_0_bvalid;
  wire [31:0]s_axi_control_0_rdata;
  wire s_axi_control_0_rready;
  wire s_axi_control_0_rvalid;
  wire [31:0]s_axi_control_0_wdata;
  wire s_axi_control_0_wready;
  wire [3:0]s_axi_control_0_wstrb;
  wire s_axi_control_0_wvalid;
  wire [7:0]s_axis_0_tdata;
  wire s_axis_0_tready;
  wire s_axis_0_tvalid;
  wire NLW_inst_m_axi_gmem0_arvalid_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem0_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_arcache_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem0_arlen_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_arsize_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_awcache_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_awlen_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_awsize_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_0_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_0_rresp_UNCONNECTED;

  assign m_axi_gmem0_araddr[63] = \<const0> ;
  assign m_axi_gmem0_araddr[62] = \<const0> ;
  assign m_axi_gmem0_araddr[61] = \<const0> ;
  assign m_axi_gmem0_araddr[60] = \<const0> ;
  assign m_axi_gmem0_araddr[59] = \<const0> ;
  assign m_axi_gmem0_araddr[58] = \<const0> ;
  assign m_axi_gmem0_araddr[57] = \<const0> ;
  assign m_axi_gmem0_araddr[56] = \<const0> ;
  assign m_axi_gmem0_araddr[55] = \<const0> ;
  assign m_axi_gmem0_araddr[54] = \<const0> ;
  assign m_axi_gmem0_araddr[53] = \<const0> ;
  assign m_axi_gmem0_araddr[52] = \<const0> ;
  assign m_axi_gmem0_araddr[51] = \<const0> ;
  assign m_axi_gmem0_araddr[50] = \<const0> ;
  assign m_axi_gmem0_araddr[49] = \<const0> ;
  assign m_axi_gmem0_araddr[48] = \<const0> ;
  assign m_axi_gmem0_araddr[47] = \<const0> ;
  assign m_axi_gmem0_araddr[46] = \<const0> ;
  assign m_axi_gmem0_araddr[45] = \<const0> ;
  assign m_axi_gmem0_araddr[44] = \<const0> ;
  assign m_axi_gmem0_araddr[43] = \<const0> ;
  assign m_axi_gmem0_araddr[42] = \<const0> ;
  assign m_axi_gmem0_araddr[41] = \<const0> ;
  assign m_axi_gmem0_araddr[40] = \<const0> ;
  assign m_axi_gmem0_araddr[39] = \<const0> ;
  assign m_axi_gmem0_araddr[38] = \<const0> ;
  assign m_axi_gmem0_araddr[37] = \<const0> ;
  assign m_axi_gmem0_araddr[36] = \<const0> ;
  assign m_axi_gmem0_araddr[35] = \<const0> ;
  assign m_axi_gmem0_araddr[34] = \<const0> ;
  assign m_axi_gmem0_araddr[33] = \<const0> ;
  assign m_axi_gmem0_araddr[32] = \<const0> ;
  assign m_axi_gmem0_araddr[31] = \<const0> ;
  assign m_axi_gmem0_araddr[30] = \<const0> ;
  assign m_axi_gmem0_araddr[29] = \<const0> ;
  assign m_axi_gmem0_araddr[28] = \<const0> ;
  assign m_axi_gmem0_araddr[27] = \<const0> ;
  assign m_axi_gmem0_araddr[26] = \<const0> ;
  assign m_axi_gmem0_araddr[25] = \<const0> ;
  assign m_axi_gmem0_araddr[24] = \<const0> ;
  assign m_axi_gmem0_araddr[23] = \<const0> ;
  assign m_axi_gmem0_araddr[22] = \<const0> ;
  assign m_axi_gmem0_araddr[21] = \<const0> ;
  assign m_axi_gmem0_araddr[20] = \<const0> ;
  assign m_axi_gmem0_araddr[19] = \<const0> ;
  assign m_axi_gmem0_araddr[18] = \<const0> ;
  assign m_axi_gmem0_araddr[17] = \<const0> ;
  assign m_axi_gmem0_araddr[16] = \<const0> ;
  assign m_axi_gmem0_araddr[15] = \<const0> ;
  assign m_axi_gmem0_araddr[14] = \<const0> ;
  assign m_axi_gmem0_araddr[13] = \<const0> ;
  assign m_axi_gmem0_araddr[12] = \<const0> ;
  assign m_axi_gmem0_araddr[11] = \<const0> ;
  assign m_axi_gmem0_araddr[10] = \<const0> ;
  assign m_axi_gmem0_araddr[9] = \<const0> ;
  assign m_axi_gmem0_araddr[8] = \<const0> ;
  assign m_axi_gmem0_araddr[7] = \<const0> ;
  assign m_axi_gmem0_araddr[6] = \<const0> ;
  assign m_axi_gmem0_araddr[5] = \<const0> ;
  assign m_axi_gmem0_araddr[4] = \<const0> ;
  assign m_axi_gmem0_araddr[3] = \<const0> ;
  assign m_axi_gmem0_araddr[2] = \<const0> ;
  assign m_axi_gmem0_araddr[1] = \<const0> ;
  assign m_axi_gmem0_araddr[0] = \<const0> ;
  assign m_axi_gmem0_arburst[1] = \<const0> ;
  assign m_axi_gmem0_arburst[0] = \<const1> ;
  assign m_axi_gmem0_arcache[3] = \<const0> ;
  assign m_axi_gmem0_arcache[2] = \<const0> ;
  assign m_axi_gmem0_arcache[1] = \<const1> ;
  assign m_axi_gmem0_arcache[0] = \<const1> ;
  assign m_axi_gmem0_arlen[7] = \<const0> ;
  assign m_axi_gmem0_arlen[6] = \<const0> ;
  assign m_axi_gmem0_arlen[5] = \<const0> ;
  assign m_axi_gmem0_arlen[4] = \<const0> ;
  assign m_axi_gmem0_arlen[3] = \<const0> ;
  assign m_axi_gmem0_arlen[2] = \<const0> ;
  assign m_axi_gmem0_arlen[1] = \<const0> ;
  assign m_axi_gmem0_arlen[0] = \<const0> ;
  assign m_axi_gmem0_arlock[1] = \<const0> ;
  assign m_axi_gmem0_arlock[0] = \<const0> ;
  assign m_axi_gmem0_arprot[2] = \<const0> ;
  assign m_axi_gmem0_arprot[1] = \<const0> ;
  assign m_axi_gmem0_arprot[0] = \<const0> ;
  assign m_axi_gmem0_arqos[3] = \<const0> ;
  assign m_axi_gmem0_arqos[2] = \<const0> ;
  assign m_axi_gmem0_arqos[1] = \<const0> ;
  assign m_axi_gmem0_arqos[0] = \<const0> ;
  assign m_axi_gmem0_arregion[3] = \<const0> ;
  assign m_axi_gmem0_arregion[2] = \<const0> ;
  assign m_axi_gmem0_arregion[1] = \<const0> ;
  assign m_axi_gmem0_arregion[0] = \<const0> ;
  assign m_axi_gmem0_arsize[2] = \<const0> ;
  assign m_axi_gmem0_arsize[1] = \<const1> ;
  assign m_axi_gmem0_arsize[0] = \<const1> ;
  assign m_axi_gmem0_arvalid = \<const0> ;
  assign m_axi_gmem0_awaddr[63:3] = \^m_axi_gmem0_awaddr [63:3];
  assign m_axi_gmem0_awaddr[2] = \<const0> ;
  assign m_axi_gmem0_awaddr[1] = \<const0> ;
  assign m_axi_gmem0_awaddr[0] = \<const0> ;
  assign m_axi_gmem0_awburst[1] = \<const0> ;
  assign m_axi_gmem0_awburst[0] = \<const1> ;
  assign m_axi_gmem0_awcache[3] = \<const0> ;
  assign m_axi_gmem0_awcache[2] = \<const0> ;
  assign m_axi_gmem0_awcache[1] = \<const1> ;
  assign m_axi_gmem0_awcache[0] = \<const1> ;
  assign m_axi_gmem0_awlen[7] = \<const0> ;
  assign m_axi_gmem0_awlen[6] = \<const0> ;
  assign m_axi_gmem0_awlen[5] = \<const0> ;
  assign m_axi_gmem0_awlen[4] = \<const0> ;
  assign m_axi_gmem0_awlen[3:0] = \^m_axi_gmem0_awlen [3:0];
  assign m_axi_gmem0_awlock[1] = \<const0> ;
  assign m_axi_gmem0_awlock[0] = \<const0> ;
  assign m_axi_gmem0_awprot[2] = \<const0> ;
  assign m_axi_gmem0_awprot[1] = \<const0> ;
  assign m_axi_gmem0_awprot[0] = \<const0> ;
  assign m_axi_gmem0_awqos[3] = \<const0> ;
  assign m_axi_gmem0_awqos[2] = \<const0> ;
  assign m_axi_gmem0_awqos[1] = \<const0> ;
  assign m_axi_gmem0_awqos[0] = \<const0> ;
  assign m_axi_gmem0_awregion[3] = \<const0> ;
  assign m_axi_gmem0_awregion[2] = \<const0> ;
  assign m_axi_gmem0_awregion[1] = \<const0> ;
  assign m_axi_gmem0_awregion[0] = \<const0> ;
  assign m_axi_gmem0_awsize[2] = \<const0> ;
  assign m_axi_gmem0_awsize[1] = \<const1> ;
  assign m_axi_gmem0_awsize[0] = \<const1> ;
  assign s_axi_control_0_bresp[1] = \<const0> ;
  assign s_axi_control_0_bresp[0] = \<const0> ;
  assign s_axi_control_0_rresp[1] = \<const0> ;
  assign s_axi_control_0_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* HW_HANDOFF = "StreamingDataflowPartition_2.hwdef" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_2 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_gmem0_araddr(NLW_inst_m_axi_gmem0_araddr_UNCONNECTED[63:0]),
        .m_axi_gmem0_arburst(NLW_inst_m_axi_gmem0_arburst_UNCONNECTED[1:0]),
        .m_axi_gmem0_arcache(NLW_inst_m_axi_gmem0_arcache_UNCONNECTED[3:0]),
        .m_axi_gmem0_arlen(NLW_inst_m_axi_gmem0_arlen_UNCONNECTED[7:0]),
        .m_axi_gmem0_arlock(NLW_inst_m_axi_gmem0_arlock_UNCONNECTED[1:0]),
        .m_axi_gmem0_arprot(NLW_inst_m_axi_gmem0_arprot_UNCONNECTED[2:0]),
        .m_axi_gmem0_arqos(NLW_inst_m_axi_gmem0_arqos_UNCONNECTED[3:0]),
        .m_axi_gmem0_arready(1'b0),
        .m_axi_gmem0_arregion(NLW_inst_m_axi_gmem0_arregion_UNCONNECTED[3:0]),
        .m_axi_gmem0_arsize(NLW_inst_m_axi_gmem0_arsize_UNCONNECTED[2:0]),
        .m_axi_gmem0_arvalid(NLW_inst_m_axi_gmem0_arvalid_UNCONNECTED),
        .m_axi_gmem0_awaddr({\^m_axi_gmem0_awaddr ,NLW_inst_m_axi_gmem0_awaddr_UNCONNECTED[2:0]}),
        .m_axi_gmem0_awburst(NLW_inst_m_axi_gmem0_awburst_UNCONNECTED[1:0]),
        .m_axi_gmem0_awcache(NLW_inst_m_axi_gmem0_awcache_UNCONNECTED[3:0]),
        .m_axi_gmem0_awlen({NLW_inst_m_axi_gmem0_awlen_UNCONNECTED[7:4],\^m_axi_gmem0_awlen }),
        .m_axi_gmem0_awlock(NLW_inst_m_axi_gmem0_awlock_UNCONNECTED[1:0]),
        .m_axi_gmem0_awprot(NLW_inst_m_axi_gmem0_awprot_UNCONNECTED[2:0]),
        .m_axi_gmem0_awqos(NLW_inst_m_axi_gmem0_awqos_UNCONNECTED[3:0]),
        .m_axi_gmem0_awready(m_axi_gmem0_awready),
        .m_axi_gmem0_awregion(NLW_inst_m_axi_gmem0_awregion_UNCONNECTED[3:0]),
        .m_axi_gmem0_awsize(NLW_inst_m_axi_gmem0_awsize_UNCONNECTED[2:0]),
        .m_axi_gmem0_awvalid(m_axi_gmem0_awvalid),
        .m_axi_gmem0_bready(m_axi_gmem0_bready),
        .m_axi_gmem0_bresp({1'b0,1'b0}),
        .m_axi_gmem0_bvalid(m_axi_gmem0_bvalid),
        .m_axi_gmem0_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem0_rlast(1'b0),
        .m_axi_gmem0_rready(m_axi_gmem0_rready),
        .m_axi_gmem0_rresp({1'b0,1'b0}),
        .m_axi_gmem0_rvalid(m_axi_gmem0_rvalid),
        .m_axi_gmem0_wdata(m_axi_gmem0_wdata),
        .m_axi_gmem0_wlast(m_axi_gmem0_wlast),
        .m_axi_gmem0_wready(m_axi_gmem0_wready),
        .m_axi_gmem0_wstrb(m_axi_gmem0_wstrb),
        .m_axi_gmem0_wvalid(m_axi_gmem0_wvalid),
        .s_axi_control_0_araddr(s_axi_control_0_araddr),
        .s_axi_control_0_arready(s_axi_control_0_arready),
        .s_axi_control_0_arvalid(s_axi_control_0_arvalid),
        .s_axi_control_0_awaddr(s_axi_control_0_awaddr),
        .s_axi_control_0_awready(s_axi_control_0_awready),
        .s_axi_control_0_awvalid(s_axi_control_0_awvalid),
        .s_axi_control_0_bready(s_axi_control_0_bready),
        .s_axi_control_0_bresp(NLW_inst_s_axi_control_0_bresp_UNCONNECTED[1:0]),
        .s_axi_control_0_bvalid(s_axi_control_0_bvalid),
        .s_axi_control_0_rdata(s_axi_control_0_rdata),
        .s_axi_control_0_rready(s_axi_control_0_rready),
        .s_axi_control_0_rresp(NLW_inst_s_axi_control_0_rresp_UNCONNECTED[1:0]),
        .s_axi_control_0_rvalid(s_axi_control_0_rvalid),
        .s_axi_control_0_wdata(s_axi_control_0_wdata),
        .s_axi_control_0_wready(s_axi_control_0_wready),
        .s_axi_control_0_wstrb(s_axi_control_0_wstrb),
        .s_axi_control_0_wvalid(s_axi_control_0_wvalid),
        .s_axis_0_tdata(s_axis_0_tdata),
        .s_axis_0_tready(s_axis_0_tready),
        .s_axis_0_tvalid(s_axis_0_tvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
