

================================================================
== Vitis HLS Report for 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'
================================================================
* Date:           Fri Mar 10 17:35:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  4.567 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_391_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m_offset_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m_offset_cast"   --->   Operation 7 'read' 'm_offset_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%xor_ln391_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xor_ln391_2"   --->   Operation 8 'read' 'xor_ln391_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln389_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln389"   --->   Operation 9 'read' 'zext_ln389_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_offset_cast_cast = zext i12 %m_offset_cast_read"   --->   Operation 10 'zext' 'm_offset_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln389_cast = zext i3 %zext_ln389_read"   --->   Operation 11 'zext' 'zext_ln389_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 %zext_ln389_cast, i32 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx"   --->   Operation 16 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.34ns)   --->   "%icmp_ln391 = icmp_eq  i64 %idx_load, i64 %xor_ln391_2_read" [dilithium2/fips202.c:391]   --->   Operation 18 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.99ns)   --->   "%add_ln391 = add i64 %idx_load, i64 1" [dilithium2/fips202.c:391]   --->   Operation 19 'add' 'add_ln391' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %while.body, void %for.inc.i.preheader.exitStub" [dilithium2/fips202.c:391]   --->   Operation 20 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i64 %idx_load"   --->   Operation 21 'trunc' 'empty' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.79ns)   --->   "%add_ln386 = add i13 %empty, i13 %m_offset_cast_cast" [dilithium2/fips202.c:386]   --->   Operation 22 'add' 'add_ln386' <Predicate = (!icmp_ln391)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i13 %add_ln386" [dilithium2/fips202.c:386]   --->   Operation 23 'zext' 'zext_ln386' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln386" [dilithium2/fips202.c:392]   --->   Operation 24 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:392]   --->   Operation 25 'load' 'sm_load' <Predicate = (!icmp_ln391)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 26 [1/1] (1.32ns)   --->   "%store_ln391 = store i64 %add_ln391, i64 %idx" [dilithium2/fips202.c:391]   --->   Operation 26 'store' 'store_ln391' <Predicate = (!icmp_ln391)> <Delay = 1.32>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln391)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [dilithium2/fips202.c:392]   --->   Operation 27 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln392 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [dilithium2/fips202.c:392]   --->   Operation 28 'specloopname' 'specloopname_ln392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:392]   --->   Operation 29 'load' 'sm_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%i_68 = add i32 %i_load, i32 1" [dilithium2/fips202.c:392]   --->   Operation 30 'add' 'i_68' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i32 %i_load" [dilithium2/fips202.c:392]   --->   Operation 31 'zext' 'zext_ln392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 %zext_ln392" [dilithium2/fips202.c:392]   --->   Operation 32 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.75ns)   --->   "%store_ln392 = store i8 %sm_load, i3 %t_addr" [dilithium2/fips202.c:392]   --->   Operation 33 'store' 'store_ln392' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 34 [1/1] (1.32ns)   --->   "%store_ln391 = store i32 %i_68, i32 %i" [dilithium2/fips202.c:391]   --->   Operation 34 'store' 'store_ln391' <Predicate = true> <Delay = 1.32>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln391 = br void %while.cond" [dilithium2/fips202.c:391]   --->   Operation 35 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln389_cast' on local variable 'i' [14]  (1.32 ns)

 <State 2>: 4.57ns
The critical path consists of the following:
	'load' operation ('idx_load') on local variable 'idx' [18]  (0 ns)
	'add' operation ('m', dilithium2/fips202.c:386) [26]  (1.79 ns)
	'getelementptr' operation ('sm_addr', dilithium2/fips202.c:392) [29]  (0 ns)
	'load' operation ('sm_load', dilithium2/fips202.c:392) on array 'sm' [30]  (2.77 ns)

 <State 3>: 4.53ns
The critical path consists of the following:
	'load' operation ('sm_load', dilithium2/fips202.c:392) on array 'sm' [30]  (2.77 ns)
	'store' operation ('store_ln392', dilithium2/fips202.c:392) of variable 'sm_load', dilithium2/fips202.c:392 on array 't' [34]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
