'\" t
.nh
.TH "X86-FDECSTP" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
FDECSTP - DECREMENT STACK-TOP POINTER
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode\fP	\fB\fP	\fBMode\fP	\fBLeg Mode\fP	\fBDescription\fP
D9 F6				T{
Decrement TOP field in FPU status word.
T}
.TE

.SH DESCRIPTION
Subtracts one from the TOP field of the FPU status word (decrements the
top-of-stack pointer). If the TOP field contains a 0, it is set to 7.
The effect of this instruction is to rotate the stack by one position.
The contents of the FPU data registers and tag register are not
affected.

.PP
This instruction’s operation is the same in non-64-bit modes and 64-bit
mode.

.SH OPERATION
.EX
IF TOP = 0
    THEN TOP := 7;
    ELSE TOP := TOP – 1;
FI;
.EE

.SH FPU FLAGS AFFECTED
The C1 flag is set to 0. The C0, C2, and C3 flags are undefined.

.SH FLOATING-POINT EXCEPTIONS
None.

.SH PROTECTED MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#NM	CR0.EM[bit 2] or CR0.TS[bit 3] = 1.
#MF	T{
If there is a pending x87 FPU exception.
T}
#UD	If the LOCK prefix is used.
.TE

.SH REAL-ADDRESS MODE EXCEPTIONS
Same exceptions as in protected mode.

.SH VIRTUAL-8086 MODE EXCEPTIONS
Same exceptions as in protected mode.

.SH COMPATIBILITY MODE EXCEPTIONS  href="fdecstp.html#compatibility-mode-exceptions"
class="anchor">¶

.PP
Same exceptions as in protected mode.

.SH 64-BIT MODE EXCEPTIONS
Same exceptions as in protected mode.

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
