0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1618991746,verilog,,C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.srcs/sources_1/imports/HDMI_OUT_SIMPLE_TEST/HDMI_test.v,,clk_wiz_0,,,../../../../hdmi_out_simple.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1618991746,verilog,,C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../hdmi_out_simple.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.srcs/sim_1/new/HDMI_test_TB.v,1619655267,verilog,,,,HDMI_test_TB,,,../../../../hdmi_out_simple.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.srcs/sources_1/imports/HDMI_OUT_SIMPLE_TEST/HDMI_test.v,1619654762,verilog,,C:/Users/robdj/Documents/DVI_PASSTHROUGH_CAPS/HDMI_OUT_SIMPLE_TEST/hdmi_out_simple/hdmi_out_simple.srcs/sim_1/new/HDMI_test_TB.v,,HDMI_test;TMDS_encoder,,,../../../../hdmi_out_simple.gen/sources_1/ip/clk_wiz_0,,,,,
