Analysis & Synthesis report for oscope
Wed Mar 30 11:22:38 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |oscope|textinterface:textinterface0|tx_state
 11. State Machine - |oscope|textinterface:textinterface0|rx_state
 12. State Machine - |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 21. Source assignments for adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 22. Source assignments for adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 23. Source assignments for adc_qsys:u0|adc_qsys_PLL0:pll0
 24. Source assignments for adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_stdsync_sv6:stdsync2|adc_qsys_PLL0_dffpipe_l2c:dffpipe3
 25. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Source assignments for adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated
 30. Source assignments for sinlu:sinlu0|altsyncram:altsyncram_component|altsyncram_vir3:auto_generated
 31. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal
 32. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 33. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 34. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 35. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 36. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 37. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 38. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 39. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller
 40. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001
 43. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Parameter Settings for User Entity Instance: adcstream:adcstream0|uart:uart0
 46. Parameter Settings for User Entity Instance: adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: textinterface:textinterface0|uart:uart0
 48. Parameter Settings for User Entity Instance: sinlu:sinlu0|altsyncram:altsyncram_component
 49. scfifo Parameter Settings by Entity Instance
 50. altsyncram Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "sinlu:sinlu0"
 52. Port Connectivity Checks: "textinterface:textinterface0|uart:uart0"
 53. Port Connectivity Checks: "textinterface:textinterface0"
 54. Port Connectivity Checks: "adcstream:adcstream0|uart:uart0"
 55. Port Connectivity Checks: "adcstream:adcstream0"
 56. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001"
 57. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 58. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller"
 59. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_altpll_tkm2:sd1"
 60. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_PLL0:pll0"
 61. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 62. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal"
 63. Port Connectivity Checks: "adc_qsys:u0"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 30 11:22:38 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; oscope                                      ;
; Top-level Entity Name              ; oscope                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,467                                       ;
;     Total combinational functions  ; 1,252                                       ;
;     Dedicated logic registers      ; 629                                         ;
; Total registers                    ; 629                                         ;
; Total pins                         ; 30                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 265,728                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAU169C8G     ;                    ;
; Top-level entity name                                            ; oscope             ; oscope             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                     ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                         ; Library  ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------+----------+
; sinlookup.mif                                                                                        ; yes             ; User Memory Initialization File  ; /home/mark/Desktop/max1000-oscope/sinlookup.mif                                                      ;          ;
; uart.vhdl                                                                                            ; yes             ; User VHDL File                   ; /home/mark/Desktop/max1000-oscope/uart.vhdl                                                          ;          ;
; textinterface.vhdl                                                                                   ; yes             ; User VHDL File                   ; /home/mark/Desktop/max1000-oscope/textinterface.vhdl                                                 ;          ;
; adcstream.vhdl                                                                                       ; yes             ; User VHDL File                   ; /home/mark/Desktop/max1000-oscope/adcstream.vhdl                                                     ;          ;
; oscope.vhdl                                                                                          ; yes             ; User VHDL File                   ; /home/mark/Desktop/max1000-oscope/oscope.vhdl                                                        ;          ;
; sinlu.vhd                                                                                            ; yes             ; User Wizard-Generated File       ; /home/mark/Desktop/max1000-oscope/sinlu.vhd                                                          ;          ;
; ram16kb.vhd                                                                                          ; yes             ; User Wizard-Generated File       ; /home/mark/Desktop/max1000-oscope/ram16kb.vhd                                                        ;          ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/adc_qsys.v                                          ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/adc_qsys.v                                          ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_ADC_0.v                         ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_ADC_0.v                         ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v                          ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v                          ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control.v             ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_controller.v                ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v              ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys ;
; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File      ; /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys ;
; altera_std_synchronizer.v                                                                            ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v             ;          ;
; scfifo.tdf                                                                                           ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                            ;          ;
; a_regfifo.inc                                                                                        ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                         ;          ;
; a_dpfifo.inc                                                                                         ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                          ;          ;
; a_i2fifo.inc                                                                                         ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                          ;          ;
; a_fffifo.inc                                                                                         ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                          ;          ;
; a_f2fifo.inc                                                                                         ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                          ;          ;
; aglobal211.inc                                                                                       ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                        ;          ;
; db/scfifo_ds61.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/scfifo_ds61.tdf                                                 ;          ;
; db/a_dpfifo_3o41.tdf                                                                                 ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/a_dpfifo_3o41.tdf                                               ;          ;
; db/a_fefifo_c6e.tdf                                                                                  ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/a_fefifo_c6e.tdf                                                ;          ;
; db/cntr_337.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/cntr_337.tdf                                                    ;          ;
; db/altsyncram_rqn1.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf                                             ;          ;
; db/cntr_n2b.tdf                                                                                      ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/cntr_n2b.tdf                                                    ;          ;
; altsyncram.tdf                                                                                       ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;          ;
; stratix_ram_block.inc                                                                                ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;          ;
; lpm_mux.inc                                                                                          ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;          ;
; lpm_decode.inc                                                                                       ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;          ;
; a_rdenreg.inc                                                                                        ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;          ;
; altrom.inc                                                                                           ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                            ;          ;
; altram.inc                                                                                           ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                            ;          ;
; altdpram.inc                                                                                         ; yes             ; Megafunction                     ; /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                          ;          ;
; db/altsyncram_9in3.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/altsyncram_9in3.tdf                                             ;          ;
; db/decode_c7a.tdf                                                                                    ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/decode_c7a.tdf                                                  ;          ;
; db/decode_5j9.tdf                                                                                    ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/decode_5j9.tdf                                                  ;          ;
; db/mux_s1b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/mux_s1b.tdf                                                     ;          ;
; db/altsyncram_vir3.tdf                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/mark/Desktop/max1000-oscope/db/altsyncram_vir3.tdf                                             ;          ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,467                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 1252                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 566                                                                           ;
;     -- 3 input functions                    ; 312                                                                           ;
;     -- <=2 input functions                  ; 374                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 855                                                                           ;
;     -- arithmetic mode                      ; 397                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 629                                                                           ;
;     -- Dedicated logic registers            ; 629                                                                           ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 30                                                                            ;
; Total memory bits                           ; 265728                                                                        ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_altpll_tkm2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 672                                                                           ;
; Total fan-out                               ; 6852                                                                          ;
; Average fan-out                             ; 3.46                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                     ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |oscope                                                                   ; 1252 (356)          ; 629 (239)                 ; 265728      ; 0          ; 0            ; 0       ; 0         ; 30   ; 0            ; 0          ; |oscope                                                                                                                                                                                 ; oscope                                 ; work         ;
;    |adc_qsys:u0|                                                          ; 65 (0)              ; 71 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0                                                                                                                                                                     ; adc_qsys                               ; adc_qsys     ;
;       |adc_qsys_ADC_0:adc_0|                                              ; 65 (0)              ; 68 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0                                                                                                                                                ; adc_qsys_ADC_0                         ; adc_qsys     ;
;          |altera_modular_adc_control:control_internal|                    ; 65 (0)              ; 68 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; adc_qsys     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 53 (53)             ; 68 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;       |adc_qsys_PLL0:pll0|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_PLL0:pll0                                                                                                                                                  ; adc_qsys_PLL0                          ; adc_qsys     ;
;          |adc_qsys_PLL0_altpll_tkm2:sd1|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_altpll_tkm2:sd1                                                                                                                    ; adc_qsys_PLL0_altpll_tkm2              ; adc_qsys     ;
;       |altera_reset_controller:rst_controller|                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|altera_reset_controller:rst_controller                                                                                                                              ; altera_reset_controller                ; adc_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                   ; altera_reset_synchronizer              ; adc_qsys     ;
;    |adcstream:adcstream0|                                                 ; 611 (560)           ; 205 (176)                 ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0                                                                                                                                                            ; adcstream                              ; work         ;
;       |ram16kb:sram0|                                                     ; 24 (0)              ; 4 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0|ram16kb:sram0                                                                                                                                              ; ram16kb                                ; work         ;
;          |altsyncram:altsyncram_component|                                ; 24 (0)              ; 4 (0)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component                                                                                                              ; altsyncram                             ; work         ;
;             |altsyncram_9in3:auto_generated|                              ; 24 (0)              ; 4 (4)                     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated                                                                               ; altsyncram_9in3                        ; work         ;
;                |decode_5j9:rden_decode_b|                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated|decode_5j9:rden_decode_b                                                      ; decode_5j9                             ; work         ;
;                |decode_c7a:decode2|                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated|decode_c7a:decode2                                                            ; decode_c7a                             ; work         ;
;                |mux_s1b:mux3|                                             ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated|mux_s1b:mux3                                                                  ; mux_s1b                                ; work         ;
;       |uart:uart0|                                                        ; 27 (27)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|adcstream:adcstream0|uart:uart0                                                                                                                                                 ; uart                                   ; work         ;
;    |sinlu:sinlu0|                                                         ; 0 (0)               ; 0 (0)                     ; 3584        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|sinlu:sinlu0                                                                                                                                                                    ; sinlu                                  ; work         ;
;       |altsyncram:altsyncram_component|                                   ; 0 (0)               ; 0 (0)                     ; 3584        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|sinlu:sinlu0|altsyncram:altsyncram_component                                                                                                                                    ; altsyncram                             ; work         ;
;          |altsyncram_vir3:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 3584        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|sinlu:sinlu0|altsyncram:altsyncram_component|altsyncram_vir3:auto_generated                                                                                                     ; altsyncram_vir3                        ; work         ;
;    |textinterface:textinterface0|                                         ; 220 (172)           ; 114 (67)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|textinterface:textinterface0                                                                                                                                                    ; textinterface                          ; work         ;
;       |uart:uart0|                                                        ; 48 (48)             ; 47 (47)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |oscope|textinterface:textinterface0|uart:uart0                                                                                                                                         ; uart                                   ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 32768        ; 8            ; 262144 ; None          ;
; sinlu:sinlu0|altsyncram:altsyncram_component|altsyncram_vir3:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608   ; sinlookup.mif ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                      ; IP Include File                                 ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------+
; Altera ; RAM: 2-PORT                ; 20.1    ; N/A          ; N/A          ; |oscope|adcstream:adcstream0|ram16kb:sram0                                           ; ram16kb.vhd                                     ;
; Altera ; ROM: 1-PORT                ; 20.1    ; N/A          ; N/A          ; |oscope|sinlu:sinlu0                                                                 ; sinlu.vhd                                       ;
; N/A    ; Qsys                       ; 21.1    ; N/A          ; N/A          ; |oscope|adc_qsys:u0                                                                  ; /home/mark/Desktop/max1000-oscope/adc_qsys.qsys ;
; Altera ; altera_modular_adc         ; 21.1    ; N/A          ; N/A          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0                                             ; /home/mark/Desktop/max1000-oscope/adc_qsys.qsys ;
; Altera ; altera_modular_adc_control ; 21.1    ; N/A          ; N/A          ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal ; /home/mark/Desktop/max1000-oscope/adc_qsys.qsys ;
; Altera ; altpll                     ; 21.1    ; N/A          ; N/A          ; |oscope|adc_qsys:u0|adc_qsys_PLL0:pll0                                               ; /home/mark/Desktop/max1000-oscope/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 21.1    ; N/A          ; N/A          ; |oscope|adc_qsys:u0|altera_reset_controller:rst_controller                           ; /home/mark/Desktop/max1000-oscope/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 21.1    ; N/A          ; N/A          ; |oscope|adc_qsys:u0|altera_reset_controller:rst_controller_001                       ; /home/mark/Desktop/max1000-oscope/adc_qsys.qsys ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |oscope|textinterface:textinterface0|tx_state                                                                                                                                                                         ;
+----------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+
; Name           ; tx_state.tx12 ; tx_state.tx11 ; tx_state.tx10 ; tx_state.tx9 ; tx_state.tx8 ; tx_state.tx7 ; tx_state.tx6 ; tx_state.tx5 ; tx_state.tx4 ; tx_state.tx3 ; tx_state.tx2 ; tx_state.tx1 ; tx_state.tx0 ; tx_state.pause ;
+----------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+
; tx_state.pause ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ;
; tx_state.tx0   ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1              ;
; tx_state.tx1   ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1              ;
; tx_state.tx2   ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1              ;
; tx_state.tx3   ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx4   ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx5   ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx6   ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx7   ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx8   ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx9   ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx10  ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx11  ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
; tx_state.tx12  ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ;
+----------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |oscope|textinterface:textinterface0|rx_state                                                                                                     ;
+----------------+-------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+--------------+
; Name           ; rx_state.cr ; rx_state.data3 ; rx_state.data2 ; rx_state.data1 ; rx_state.data0 ; rx_state.addr1 ; rx_state.addr0 ; rx_state.busy ; rx_state.rst ;
+----------------+-------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+--------------+
; rx_state.rst   ; 0           ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0            ;
; rx_state.busy  ; 0           ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 1            ;
; rx_state.addr0 ; 0           ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 1            ;
; rx_state.addr1 ; 0           ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 1            ;
; rx_state.data0 ; 0           ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 1            ;
; rx_state.data1 ; 0           ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 1            ;
; rx_state.data2 ; 0           ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1            ;
; rx_state.data3 ; 0           ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1            ;
; rx_state.cr    ; 1           ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1            ;
+----------------+-------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                             ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                             ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                                         ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; adcstream:adcstream0|response_ch[1]                ; GND                 ; yes                    ;
; adcstream:adcstream0|response_ch[0]                ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; adcstream:adcstream0|adc_to_ram_data[15]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_PLL0:pll0|prev_reset                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_altpll_tkm2:sd1|pll_lock_sync                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                    ;
; textinterface:textinterface0|uart:uart0|baud_pulse                                                                                                                                                                                                                                                                     ; Merged with adcstream:adcstream0|uart:uart0|baud_pulse                                                                                                    ;
; textinterface:textinterface0|uart:uart0|count_baud[6]                                                                                                                                                                                                                                                                  ; Merged with adcstream:adcstream0|uart:uart0|count_baud[6]                                                                                                 ;
; textinterface:textinterface0|uart:uart0|count_baud[5]                                                                                                                                                                                                                                                                  ; Merged with adcstream:adcstream0|uart:uart0|count_baud[5]                                                                                                 ;
; textinterface:textinterface0|uart:uart0|count_baud[4]                                                                                                                                                                                                                                                                  ; Merged with adcstream:adcstream0|uart:uart0|count_baud[4]                                                                                                 ;
; textinterface:textinterface0|uart:uart0|count_baud[3]                                                                                                                                                                                                                                                                  ; Merged with adcstream:adcstream0|uart:uart0|count_baud[3]                                                                                                 ;
; textinterface:textinterface0|uart:uart0|count_baud[2]                                                                                                                                                                                                                                                                  ; Merged with adcstream:adcstream0|uart:uart0|count_baud[2]                                                                                                 ;
; textinterface:textinterface0|uart:uart0|count_baud[1]                                                                                                                                                                                                                                                                  ; Merged with adcstream:adcstream0|uart:uart0|count_baud[1]                                                                                                 ;
; textinterface:textinterface0|uart:uart0|count_baud[0]                                                                                                                                                                                                                                                                  ; Merged with adcstream:adcstream0|uart:uart0|count_baud[0]                                                                                                 ;
; adcstream:adcstream0|command_channel[4]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; textinterface:textinterface0|tx_data[7]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adcstream:adcstream0|adc_wen                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                               ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; pwm_lucnt[19]                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                               ;
; Total Number of Removed Registers = 76                                                                                                                                                                                                                                                                                 ;                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:u0|adc_qsys_PLL0:pll0|prev_reset ; Stuck at GND              ; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                           ;
;                                           ; due to stuck port data_in ; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                            ;
;                                           ;                           ; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                            ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_altpll_tkm2:sd1|pll_lock_sync,                                                                                                                                                                                                                                          ;
;                                           ;                           ; adcstream:adcstream0|command_channel[4],                                                                                                                                                                                                                                                                             ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts,                                                                                                                                                                            ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4],                                                                                                                                                                        ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4],                                                                                                                                                                            ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],                        ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],                        ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],                        ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],                        ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],                        ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],                        ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                           ;                           ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                           ;                           ; textinterface:textinterface0|tx_data[7]                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 629   ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 68    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 433   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; textinterface:textinterface0|uart:uart0|tx_buffer[0]                                                                                  ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[0]                                                                                          ; 1       ;
; pwm_cycle[4]                                                                                                                          ; 2       ;
; pwm_cycle[3]                                                                                                                          ; 2       ;
; pwm_cycle[2]                                                                                                                          ; 2       ;
; pwm_cycle[1]                                                                                                                          ; 2       ;
; pwm_cycle[0]                                                                                                                          ; 2       ;
; adcstream:adcstream0|acq_counter[0]                                                                                                   ; 3       ;
; acq_rate[0]                                                                                                                           ; 3       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[1]                                                                                  ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[1]                                                                                          ; 1       ;
; pwm_rate[10]                                                                                                                          ; 3       ;
; pwm_rate[9]                                                                                                                           ; 3       ;
; pwm_rate[4]                                                                                                                           ; 3       ;
; pwm_rate[3]                                                                                                                           ; 3       ;
; pwm_rate[1]                                                                                                                           ; 3       ;
; osc_length[10]                                                                                                                        ; 5       ;
; osc_length[9]                                                                                                                         ; 5       ;
; osc_length[8]                                                                                                                         ; 5       ;
; osc_length[7]                                                                                                                         ; 5       ;
; osc_length[6]                                                                                                                         ; 5       ;
; osc_length[4]                                                                                                                         ; 6       ;
; adc_control[15]                                                                                                                       ; 4       ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 68      ;
; textinterface:textinterface0|uart:uart0|tx_buffer[2]                                                                                  ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[2]                                                                                          ; 1       ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[3]                                                                                  ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[3]                                                                                          ; 1       ;
; updaterate[10]                                                                                                                        ; 2       ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; regdata01[10]                                                                                                                         ; 1       ;
; regdata00[1]                                                                                                                          ; 1       ;
; adc_control[1]                                                                                                                        ; 5       ;
; trigger_offset[2]                                                                                                                     ; 3       ;
; trigger_offset[5]                                                                                                                     ; 3       ;
; trigger_offset[6]                                                                                                                     ; 3       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[4]                                                                                  ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[4]                                                                                          ; 1       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[5]                                                                                  ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[5]                                                                                          ; 1       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[6]                                                                                  ; 1       ;
; adcstream:adcstream0|adc_to_ram_data[9]                                                                                               ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[6]                                                                                          ; 1       ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd     ; 2       ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]    ; 8       ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]    ; 7       ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]    ; 7       ;
; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]    ; 7       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[7]                                                                                  ; 1       ;
; adcstream:adcstream0|adc_to_ram_data[2]                                                                                               ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[7]                                                                                          ; 1       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[8]                                                                                  ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[8]                                                                                          ; 1       ;
; textinterface:textinterface0|uart:uart0|tx_buffer[9]                                                                                  ; 1       ;
; adcstream:adcstream0|adc_to_ram_data[4]                                                                                               ; 1       ;
; adcstream:adcstream0|adc_to_ram_data[12]                                                                                              ; 1       ;
; adcstream:adcstream0|uart:uart0|tx_buffer[9]                                                                                          ; 1       ;
; adcstream:adcstream0|adc_to_ram_data[5]                                                                                               ; 1       ;
; Total number of inverted registers = 59                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |oscope|textinterface:textinterface0|uart:uart0|tx_count[2]                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oscope|adcstream:adcstream0|post_trigger_cnt[15]                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oscope|adcstream:adcstream0|trigger_addr[14]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|resp_val_high[3]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |oscope|textinterface:textinterface0|uart:uart0|rx_count[0]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|uart:uart0|tx_count[2]                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |oscope|adcstream:adcstream0|acq_counter[12]                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oscope|textinterface:textinterface0|txdelay[7]                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oscope|adcstream:adcstream0|adc_sram_addr[8]                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oscope|adcstream:adcstream0|txdelay[15]                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |oscope|adcstream:adcstream0|sample_addr[14]                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|command_channel[0]                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |oscope|textinterface:textinterface0|uart:uart0|os_count[0]                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|tx_ena[2]                                                                                                         ;
; 23:1               ; 3 bits    ; 45 LEs        ; 39 LEs               ; 6 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|tx_data[4]                                                                                                        ;
; 23:1               ; 5 bits    ; 75 LEs        ; 70 LEs               ; 5 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|tx_data[1]                                                                                                        ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |oscope|textinterface:textinterface0|tx_data[0]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|uart:uart0|tx_buffer[0]                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |oscope|adcstream:adcstream0|uart:uart0|tx_buffer[5]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |oscope|textinterface:textinterface0|uart:uart0|tx_buffer[0]                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |oscope|textinterface:textinterface0|uart:uart0|tx_buffer[7]                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |oscope|adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |oscope|textinterface:textinterface0|ascii2hex[1]                                                                                              ;
; 66:1               ; 16 bits   ; 704 LEs       ; 176 LEs              ; 528 LEs                ; No         ; |oscope|regdataout[1]                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |oscope|textinterface:textinterface0|Selector5                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_PLL0:pll0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_stdsync_sv6:stdsync2|adc_qsys_PLL0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for sinlu:sinlu0|altsyncram:altsyncram_component|altsyncram_vir3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                  ;
; refsel                          ; 1     ; Signed Integer                                                                  ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                  ;
; analog_input_pin_mask           ; 65751 ; Signed Integer                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                  ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                  ;
; reference_voltage_sim           ; 65536 ; Signed Integer                                                                  ;
; simfilename_ch0                 ;       ; String                                                                          ;
; simfilename_ch1                 ;       ; String                                                                          ;
; simfilename_ch2                 ;       ; String                                                                          ;
; simfilename_ch3                 ;       ; String                                                                          ;
; simfilename_ch4                 ;       ; String                                                                          ;
; simfilename_ch5                 ;       ; String                                                                          ;
; simfilename_ch6                 ;       ; String                                                                          ;
; simfilename_ch7                 ;       ; String                                                                          ;
; simfilename_ch8                 ;       ; String                                                                          ;
; simfilename_ch9                 ;       ; String                                                                          ;
; simfilename_ch10                ;       ; String                                                                          ;
; simfilename_ch11                ;       ; String                                                                          ;
; simfilename_ch12                ;       ; String                                                                          ;
; simfilename_ch13                ;       ; String                                                                          ;
; simfilename_ch14                ;       ; String                                                                          ;
; simfilename_ch15                ;       ; String                                                                          ;
; simfilename_ch16                ;       ; String                                                                          ;
+---------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                            ;
; refsel                          ; 1     ; Signed Integer                                                                                                            ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                            ;
; analog_input_pin_mask           ; 65751 ; Signed Integer                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                            ;
; reference_voltage_sim           ; 65536 ; Signed Integer                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                    ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                  ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                               ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                     ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                     ;
; analog_input_pin_mask           ; 65751 ; Signed Integer                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                     ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                     ;
; reference_voltage_sim           ; 65536 ; Signed Integer                                                                                                                                                                     ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                             ;
; simfilename_ch10                ;       ; String                                                                                                                                                                             ;
; simfilename_ch11                ;       ; String                                                                                                                                                                             ;
; simfilename_ch12                ;       ; String                                                                                                                                                                             ;
; simfilename_ch13                ;       ; String                                                                                                                                                                             ;
; simfilename_ch14                ;       ; String                                                                                                                                                                             ;
; simfilename_ch15                ;       ; String                                                                                                                                                                             ;
; simfilename_ch16                ;       ; String                                                                                                                                                                             ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adcstream:adcstream0|uart:uart0 ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
; baud_rate      ; 500000   ; Signed Integer                                   ;
; os_rate        ; 16       ; Signed Integer                                   ;
; d_width        ; 8        ; Signed Integer                                   ;
; parity         ; 0        ; Signed Integer                                   ;
; parity_eo      ; '0'      ; Enumerated                                       ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                      ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_9in3      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textinterface:textinterface0|uart:uart0 ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                           ;
; baud_rate      ; 500000   ; Signed Integer                                           ;
; os_rate        ; 16       ; Signed Integer                                           ;
; d_width        ; 8        ; Signed Integer                                           ;
; parity         ; 0        ; Signed Integer                                           ;
; parity_eo      ; '0'      ; Enumerated                                               ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sinlu:sinlu0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; sinlookup.mif        ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_vir3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                   ;
; Entity Instance            ; adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                  ;
; Entity Instance                           ; adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                 ;
;     -- NUMWORDS_A                         ; 16384                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 32768                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; sinlu:sinlu0|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 9                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sinlu:sinlu0"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "textinterface:textinterface0|uart:uart0"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rx_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "textinterface:textinterface0"                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; testout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rst_n   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adcstream:adcstream0|uart:uart0"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rx       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rx_busy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adcstream:adcstream0"                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rst_n         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; testout[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_altpll_tkm2:sd1" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_PLL0:pll0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected ;
; write              ; Input  ; Info     ; Explicitly unconnected ;
; address            ; Input  ; Info     ; Explicitly unconnected ;
; readdata           ; Output ; Info     ; Explicitly unconnected ;
; writedata          ; Input  ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                     ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0"         ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 629                         ;
;     CLR               ; 40                          ;
;     ENA               ; 365                         ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 40                          ;
;     SCLR              ; 63                          ;
;     SLD               ; 3                           ;
;     plain             ; 90                          ;
; cycloneiii_lcell_comb ; 1253                        ;
;     arith             ; 397                         ;
;         2 data inputs ; 227                         ;
;         3 data inputs ; 170                         ;
;     normal            ; 856                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 56                          ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 142                         ;
;         4 data inputs ; 566                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 39                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Mar 30 11:22:09 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off oscope -c oscope
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "adc_qsys.qsys"
Info (12250): 2022.03.30.11:22:23 Progress: Loading max1000-oscope/adc_qsys.qsys
Info (12250): 2022.03.30.11:22:24 Progress: Reading input file
Info (12250): 2022.03.30.11:22:24 Progress: Adding ADC_0 [altera_modular_adc 20.1]
Warning (12251): ADC_0: Used altera_modular_adc 21.1 (instead of 20.1)
Info (12250): 2022.03.30.11:22:24 Progress: Parameterizing module ADC_0
Info (12250): 2022.03.30.11:22:24 Progress: Adding PLL0 [altpll 20.1]
Warning (12251): PLL0: Used altpll 21.1 (instead of 20.1)
Info (12250): 2022.03.30.11:22:25 Progress: Parameterizing module PLL0
Info (12250): 2022.03.30.11:22:25 Progress: Adding clk_0 [clock_source 20.1]
Warning (12251): Clk_0: Used clock_source 21.1 (instead of 20.1)
Info (12250): 2022.03.30.11:22:25 Progress: Parameterizing module clk_0
Info (12250): 2022.03.30.11:22:25 Progress: Building connections
Info (12250): 2022.03.30.11:22:25 Progress: Parameterizing connections
Info (12250): 2022.03.30.11:22:25 Progress: Validating
Info (12250): 2022.03.30.11:22:26 Progress: Done reading input file
Warning (12251): Adc_qsys.PLL0: PLL0.pll_slave must be connected to an Avalon-MM master
Warning (12251): Adc_qsys.: You have exported the interface ADC_0.command but not its associated clock interface.  Export the driver of ADC_0.clock
Warning (12251): Adc_qsys.: You have exported the interface ADC_0.response but not its associated clock interface.  Export ADC_0.clock
Info (12250): Adc_qsys: Generating adc_qsys "adc_qsys" for QUARTUS_SYNTH
Info (12250): ADC_0: "adc_qsys" instantiated altera_modular_adc "ADC_0"
Info (12250): PLL0: "adc_qsys" instantiated altpll "PLL0"
Info (12250): Rst_controller: "adc_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "ADC_0" instantiated altera_modular_adc_control "control_internal"
Info (12250): Adc_qsys: Done "adc_qsys" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "adc_qsys.qsys"
Warning (12019): Can't analyze file -- file sram.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhdl
    Info (12022): Found design unit 1: uart-logic File: /home/mark/Desktop/max1000-oscope/uart.vhdl Line: 48
    Info (12023): Found entity 1: uart File: /home/mark/Desktop/max1000-oscope/uart.vhdl Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file textinterface.vhdl
    Info (12022): Found design unit 1: textinterface-Behavioral File: /home/mark/Desktop/max1000-oscope/textinterface.vhdl Line: 19
    Info (12023): Found entity 1: textinterface File: /home/mark/Desktop/max1000-oscope/textinterface.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file adcstream.vhdl
    Info (12022): Found design unit 1: adcstream-Behavioral File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 37
    Info (12023): Found entity 1: adcstream File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file oscope.vhdl
    Info (12022): Found design unit 1: oscope-logic File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 17
    Info (12023): Found entity 1: oscope File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sinlu.vhd
    Info (12022): Found design unit 1: sinlu-SYN File: /home/mark/Desktop/max1000-oscope/sinlu.vhd Line: 53
    Info (12023): Found entity 1: sinlu File: /home/mark/Desktop/max1000-oscope/sinlu.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ram16kb.vhd
    Info (12022): Found design unit 1: ram16kb-SYN File: /home/mark/Desktop/max1000-oscope/ram16kb.vhd Line: 56
    Info (12023): Found entity 1: ram16kb File: /home/mark/Desktop/max1000-oscope/ram16kb.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_ADC_0.v
    Info (12023): Found entity 1: adc_qsys_ADC_0 File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_ADC_0.v Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_PLL0.v
    Info (12023): Found entity 1: adc_qsys_PLL0_dffpipe_l2c File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v Line: 38
    Info (12023): Found entity 2: adc_qsys_PLL0_stdsync_sv6 File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v Line: 99
    Info (12023): Found entity 3: adc_qsys_PLL0_altpll_tkm2 File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v Line: 131
    Info (12023): Found entity 4: adc_qsys_PLL0 File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v Line: 226
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12127): Elaborating entity "oscope" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at oscope.vhdl(42): object "testout" assigned a value but never read File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 42
Warning (10036): Verilog HDL or VHDL warning at oscope.vhdl(60): object "strobe_1usec" assigned a value but never read File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 60
Info (12128): Elaborating entity "adc_qsys" for hierarchy "adc_qsys:u0" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 131
Info (12128): Elaborating entity "adc_qsys_ADC_0" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/adc_qsys.v Line: 44
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_ADC_0.v Line: 73
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: /home/mark/Desktop/max1000-oscope/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: /home/mark/Desktop/max1000-oscope/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: /home/mark/Desktop/max1000-oscope/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: /home/mark/Desktop/max1000-oscope/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: /home/mark/Desktop/max1000-oscope/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /home/mark/Desktop/max1000-oscope/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: /home/mark/Desktop/max1000-oscope/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: /home/mark/Desktop/max1000-oscope/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /home/mark/Desktop/max1000-oscope/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: /home/mark/Desktop/max1000-oscope/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "adc_qsys_PLL0" for hierarchy "adc_qsys:u0|adc_qsys_PLL0:pll0" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/adc_qsys.v Line: 71
Info (12128): Elaborating entity "adc_qsys_PLL0_stdsync_sv6" for hierarchy "adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_stdsync_sv6:stdsync2" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v Line: 297
Info (12128): Elaborating entity "adc_qsys_PLL0_dffpipe_l2c" for hierarchy "adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_stdsync_sv6:stdsync2|adc_qsys_PLL0_dffpipe_l2c:dffpipe3" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v Line: 117
Info (12128): Elaborating entity "adc_qsys_PLL0_altpll_tkm2" for hierarchy "adc_qsys:u0|adc_qsys_PLL0:pll0|adc_qsys_PLL0_altpll_tkm2:sd1" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/adc_qsys_PLL0.v Line: 303
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "adcstream" for hierarchy "adcstream:adcstream0" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 149
Warning (10036): Verilog HDL or VHDL warning at adcstream.vhdl(66): object "adc_last" assigned a value but never read File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 66
Warning (10034): Output port "command_endofpacket" at adcstream.vhdl(29) has no driver File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 29
Info (10041): Inferred latch for "response_ch[0]" at adcstream.vhdl(204) File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 204
Info (10041): Inferred latch for "response_ch[1]" at adcstream.vhdl(204) File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 204
Info (12128): Elaborating entity "uart" for hierarchy "adcstream:adcstream0|uart:uart0" File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 101
Warning (10492): VHDL Process Statement warning at uart.vhdl(105): signal "os_pulse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/mark/Desktop/max1000-oscope/uart.vhdl Line: 105
Info (12128): Elaborating entity "ram16kb" for hierarchy "adcstream:adcstream0|ram16kb:sram0" File: /home/mark/Desktop/max1000-oscope/adcstream.vhdl Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component" File: /home/mark/Desktop/max1000-oscope/ram16kb.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component" File: /home/mark/Desktop/max1000-oscope/ram16kb.vhd Line: 63
Info (12133): Instantiated megafunction "adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component" with the following parameter: File: /home/mark/Desktop/max1000-oscope/ram16kb.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9in3.tdf
    Info (12023): Found entity 1: altsyncram_9in3 File: /home/mark/Desktop/max1000-oscope/db/altsyncram_9in3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9in3" for hierarchy "adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated" File: /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: /home/mark/Desktop/max1000-oscope/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated|decode_c7a:decode2" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_9in3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf
    Info (12023): Found entity 1: decode_5j9 File: /home/mark/Desktop/max1000-oscope/db/decode_5j9.tdf Line: 23
Info (12128): Elaborating entity "decode_5j9" for hierarchy "adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated|decode_5j9:rden_decode_b" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_9in3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf
    Info (12023): Found entity 1: mux_s1b File: /home/mark/Desktop/max1000-oscope/db/mux_s1b.tdf Line: 23
Info (12128): Elaborating entity "mux_s1b" for hierarchy "adcstream:adcstream0|ram16kb:sram0|altsyncram:altsyncram_component|altsyncram_9in3:auto_generated|mux_s1b:mux3" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_9in3.tdf Line: 49
Info (12128): Elaborating entity "textinterface" for hierarchy "textinterface:textinterface0" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 174
Warning (10036): Verilog HDL or VHDL warning at textinterface.vhdl(28): object "rx_error" assigned a value but never read File: /home/mark/Desktop/max1000-oscope/textinterface.vhdl Line: 28
Info (12128): Elaborating entity "sinlu" for hierarchy "sinlu:sinlu0" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 186
Info (12128): Elaborating entity "altsyncram" for hierarchy "sinlu:sinlu0|altsyncram:altsyncram_component" File: /home/mark/Desktop/max1000-oscope/sinlu.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sinlu:sinlu0|altsyncram:altsyncram_component" File: /home/mark/Desktop/max1000-oscope/sinlu.vhd Line: 60
Info (12133): Instantiated megafunction "sinlu:sinlu0|altsyncram:altsyncram_component" with the following parameter: File: /home/mark/Desktop/max1000-oscope/sinlu.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "sinlookup.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vir3.tdf
    Info (12023): Found entity 1: altsyncram_vir3 File: /home/mark/Desktop/max1000-oscope/db/altsyncram_vir3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vir3" for hierarchy "sinlu:sinlu0|altsyncram:altsyncram_component|altsyncram_vir3:auto_generated" File: /home/mark/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sinlu:sinlu0|altsyncram:altsyncram_component|altsyncram_vir3:auto_generated|q_a[0]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_vir3.tdf Line: 35
        Warning (14320): Synthesized away node "sinlu:sinlu0|altsyncram:altsyncram_component|altsyncram_vir3:auto_generated|q_a[1]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_vir3.tdf Line: 57
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc_qsys:u0|adc_qsys_ADC_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: /home/mark/Desktop/max1000-oscope/db/altsyncram_rqn1.tdf Line: 370
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/mark/Desktop/max1000-oscope/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/mark/Desktop/max1000-oscope/output_files/oscope.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "xbus[0]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[1]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[2]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[3]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[4]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[5]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[6]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[7]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[8]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
    Warning (15610): No output dependent on input pin "xbus[9]" File: /home/mark/Desktop/max1000-oscope/oscope.vhdl Line: 12
Info (21057): Implemented 1556 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 1485 logic cells
    Info (21064): Implemented 39 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 466 megabytes
    Info: Processing ended: Wed Mar 30 11:22:38 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:01:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mark/Desktop/max1000-oscope/output_files/oscope.map.smsg.


