LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY tb_clock_dev IS
END tb_clock_dev;

ARCHITECTURE test_clock_dev OF tb_clock_dev IS 
	COMPONENT clock_dev
	PORT(
		clk_in : IN  std_logic;
		reset  : IN  std_logic;
		clk_out: OUT std_logic
	);
	END COMPONENT;

	-- Inputs
	signal clk_in  : std_logic := '0';
	signal reset   : std_logic := '0';
	-- Outputs
	signal clk_out : std_logic;
	constant clk_in_t : time := 20 ns; 
BEGIN 
	-- Instance of unit under test.
	uut: clock_dev PORT MAP (
		clk_in  => clk_in,
		reset   => reset,
		clk_out => clk_out
	);

	-- Clock definition.
	entrada_process :process
		begin
		clk_in <= not(clk_in);
		wait for clk_in_t / 2;
		--clk_in <= '1';
		--wait for clk_in_t / 2;
	end process;

	-- Processing.
	--stimuli: process
	--begin
	--	reset <= '1'; -- Initial conditions.
	--	wait for 100 ns;
	--	reset <= '0'; -- Down to work!
 --       wait;
	--end process;
END;
