{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 14:07:21 2019 " "Info: Processing started: Fri May 10 14:07:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1m " "Info: Assuming node \"clk_1m\" is an undefined clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "mode " "Info: Assuming node \"mode\" is an undefined clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_dec_1 " "Info: Detected gated clock \"clk_dec_1\" as buffer" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_dec_1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp " "Info: Detected ripple clock \"counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp\" as buffer" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "transform_clk:timer\|clk " "Info: Detected ripple clock \"transform_clk:timer\|clk\" as buffer" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "transform_clk:timer\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_dec_0 " "Info: Detected gated clock \"clk_dec_0\" as buffer" {  } { { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_dec_0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1m register transform_clk:timer\|\\main:counter\[3\] register transform_clk:timer\|clk 72.75 MHz 13.746 ns Internal " "Info: Clock \"clk_1m\" has Internal fmax of 72.75 MHz between source register \"transform_clk:timer\|\\main:counter\[3\]\" and destination register \"transform_clk:timer\|clk\" (period= 13.746 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.037 ns + Longest register register " "Info: + Longest register to register delay is 13.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns transform_clk:timer\|\\main:counter\[3\] 1 REG LC_X2_Y2_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N2; Fanout = 3; REG Node = 'transform_clk:timer\|\\main:counter\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { transform_clk:timer|\main:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.747 ns) 2.657 ns transform_clk:timer\|Add0~100 2 COMB LC_X2_Y1_N7 2 " "Info: 2: + IC(1.910 ns) + CELL(0.747 ns) = 2.657 ns; Loc. = LC_X2_Y1_N7; Fanout = 2; COMB Node = 'transform_clk:timer\|Add0~100'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { transform_clk:timer|\main:counter[3] transform_clk:timer|Add0~100 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.780 ns transform_clk:timer\|Add0~104 3 COMB LC_X2_Y1_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.780 ns; Loc. = LC_X2_Y1_N8; Fanout = 2; COMB Node = 'transform_clk:timer\|Add0~104'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { transform_clk:timer|Add0~100 transform_clk:timer|Add0~104 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.179 ns transform_clk:timer\|Add0~102 4 COMB LC_X2_Y1_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.179 ns; Loc. = LC_X2_Y1_N9; Fanout = 6; COMB Node = 'transform_clk:timer\|Add0~102'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { transform_clk:timer|Add0~104 transform_clk:timer|Add0~102 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.425 ns transform_clk:timer\|Add0~114 5 COMB LC_X3_Y1_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 3.425 ns; Loc. = LC_X3_Y1_N4; Fanout = 6; COMB Node = 'transform_clk:timer\|Add0~114'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { transform_clk:timer|Add0~102 transform_clk:timer|Add0~114 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.774 ns transform_clk:timer\|Add0~120 6 COMB LC_X3_Y1_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 3.774 ns; Loc. = LC_X3_Y1_N9; Fanout = 6; COMB Node = 'transform_clk:timer\|Add0~120'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { transform_clk:timer|Add0~114 transform_clk:timer|Add0~120 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.008 ns transform_clk:timer\|Add0~133 7 COMB LC_X4_Y1_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 5.008 ns; Loc. = LC_X4_Y1_N4; Fanout = 2; COMB Node = 'transform_clk:timer\|Add0~133'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { transform_clk:timer|Add0~120 transform_clk:timer|Add0~133 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.351 ns) + CELL(0.914 ns) 8.273 ns transform_clk:timer\|Equal0~6 8 COMB LC_X6_Y2_N2 1 " "Info: 8: + IC(2.351 ns) + CELL(0.914 ns) = 8.273 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = 'transform_clk:timer\|Equal0~6'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { transform_clk:timer|Add0~133 transform_clk:timer|Equal0~6 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.200 ns) 10.139 ns transform_clk:timer\|Equal0~9 9 COMB LC_X5_Y1_N9 8 " "Info: 9: + IC(1.666 ns) + CELL(0.200 ns) = 10.139 ns; Loc. = LC_X5_Y1_N9; Fanout = 8; COMB Node = 'transform_clk:timer\|Equal0~9'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { transform_clk:timer|Equal0~6 transform_clk:timer|Equal0~9 } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.591 ns) 13.037 ns transform_clk:timer\|clk 10 REG LC_X7_Y2_N7 2 " "Info: 10: + IC(2.307 ns) + CELL(0.591 ns) = 13.037 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.898 ns" { transform_clk:timer|Equal0~9 transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.803 ns ( 36.84 % ) " "Info: Total cell delay = 4.803 ns ( 36.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.234 ns ( 63.16 % ) " "Info: Total interconnect delay = 8.234 ns ( 63.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.037 ns" { transform_clk:timer|\main:counter[3] transform_clk:timer|Add0~100 transform_clk:timer|Add0~104 transform_clk:timer|Add0~102 transform_clk:timer|Add0~114 transform_clk:timer|Add0~120 transform_clk:timer|Add0~133 transform_clk:timer|Equal0~6 transform_clk:timer|Equal0~9 transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.037 ns" { transform_clk:timer|\main:counter[3] {} transform_clk:timer|Add0~100 {} transform_clk:timer|Add0~104 {} transform_clk:timer|Add0~102 {} transform_clk:timer|Add0~114 {} transform_clk:timer|Add0~120 {} transform_clk:timer|Add0~133 {} transform_clk:timer|Equal0~6 {} transform_clk:timer|Equal0~9 {} transform_clk:timer|clk {} } { 0.000ns 1.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.351ns 1.666ns 2.307ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m destination 4.728 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1m\" to destination register is 4.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(0.918 ns) 4.728 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 43.36 % ) " "Info: Total cell delay = 2.050 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 56.64 % ) " "Info: Total interconnect delay = 2.678 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m source 4.728 ns - Longest register " "Info: - Longest clock path from clock \"clk_1m\" to source register is 4.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(0.918 ns) 4.728 ns transform_clk:timer\|\\main:counter\[3\] 2 REG LC_X2_Y2_N2 3 " "Info: 2: + IC(2.678 ns) + CELL(0.918 ns) = 4.728 ns; Loc. = LC_X2_Y2_N2; Fanout = 3; REG Node = 'transform_clk:timer\|\\main:counter\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 43.36 % ) " "Info: Total cell delay = 2.050 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 56.64 % ) " "Info: Total interconnect delay = 2.678 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|\main:counter[3] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|\main:counter[3] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.037 ns" { transform_clk:timer|\main:counter[3] transform_clk:timer|Add0~100 transform_clk:timer|Add0~104 transform_clk:timer|Add0~102 transform_clk:timer|Add0~114 transform_clk:timer|Add0~120 transform_clk:timer|Add0~133 transform_clk:timer|Equal0~6 transform_clk:timer|Equal0~9 transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.037 ns" { transform_clk:timer|\main:counter[3] {} transform_clk:timer|Add0~100 {} transform_clk:timer|Add0~104 {} transform_clk:timer|Add0~102 {} transform_clk:timer|Add0~114 {} transform_clk:timer|Add0~120 {} transform_clk:timer|Add0~133 {} transform_clk:timer|Equal0~6 {} transform_clk:timer|Equal0~9 {} transform_clk:timer|clk {} } { 0.000ns 1.910ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.351ns 1.666ns 2.307ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.728 ns" { clk_1m transform_clk:timer|\main:counter[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "4.728 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|\main:counter[3] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mode register counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp register counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 156.69 MHz 6.382 ns Internal " "Info: Clock \"mode\" has Internal fmax of 156.69 MHz between source register \"counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp\" and destination register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" (period= 6.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.543 ns + Longest register register " "Info: + Longest register to register delay is 2.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 1 REG LC_X5_Y4_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(1.061 ns) 2.543 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.482 ns) + CELL(1.061 ns) = 2.543 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 41.72 % ) " "Info: Total cell delay = 1.061 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.482 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.130 ns - Smallest " "Info: - Smallest clock skew is -3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode destination 10.544 ns + Shortest register " "Info: + Shortest clock path from clock \"mode\" to destination register is 10.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 6.504 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 6.504 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 10.544 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 4 REG LC_X5_Y4_N1 1 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 10.544 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.072 ns ( 29.14 % ) " "Info: Total cell delay = 3.072 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.472 ns ( 70.86 % ) " "Info: Total interconnect delay = 7.472 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode source 13.674 ns - Longest register " "Info: - Longest clock path from clock \"mode\" to source register is 13.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 8.135 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 9.634 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 9.634 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 13.674 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 5 REG LC_X5_Y4_N4 10 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 13.674 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 29.65 % ) " "Info: Total cell delay = 4.055 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.619 ns ( 70.35 % ) " "Info: Total interconnect delay = 9.619 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp register counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 156.69 MHz 6.382 ns Internal " "Info: Clock \"clk\" has Internal fmax of 156.69 MHz between source register \"counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp\" and destination register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" (period= 6.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.543 ns + Longest register register " "Info: + Longest register to register delay is 2.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 1 REG LC_X5_Y4_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(1.061 ns) 2.543 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.482 ns) + CELL(1.061 ns) = 2.543 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 41.72 % ) " "Info: Total cell delay = 1.061 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.482 ns ( 58.28 % ) " "Info: Total interconnect delay = 1.482 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.130 ns - Smallest " "Info: - Smallest clock skew is -3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.376 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 5.336 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 5.336 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 9.376 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 4 REG LC_X5_Y4_N1 1 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 9.376 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 35.54 % ) " "Info: Total cell delay = 3.332 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.044 ns ( 64.46 % ) " "Info: Total interconnect delay = 6.044 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.506 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 6.967 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 6.967 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 8.466 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 8.466 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 12.506 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 5 REG LC_X5_Y4_N4 10 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 12.506 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 34.50 % ) " "Info: Total cell delay = 4.315 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.191 ns ( 65.50 % ) " "Info: Total interconnect delay = 8.191 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.482ns } { 0.000ns 1.061ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1m 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk_1m\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp clk_1m 1.38 ns " "Info: Found hold time violation between source  pin or register \"counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp\" and destination pin or register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" for clock \"clk_1m\" (Hold time is 1.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.130 ns + Largest " "Info: + Largest clock skew is 3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m destination 17.174 ns + Longest register " "Info: + Longest clock path from clock \"clk_1m\" to destination register is 17.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.294 ns) 5.104 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.200 ns) 7.778 ns clk_dec_0 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { transform_clk:timer|clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 11.635 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 4 REG LC_X4_Y3_N4 2 " "Info: 4: + IC(2.563 ns) + CELL(1.294 ns) = 11.635 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 13.134 ns clk_dec_1 5 COMB LC_X5_Y3_N9 5 " "Info: 5: + IC(1.299 ns) + CELL(0.200 ns) = 13.134 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 17.174 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 6 REG LC_X5_Y4_N1 1 " "Info: 6: + IC(3.122 ns) + CELL(0.918 ns) = 17.174 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.038 ns ( 29.34 % ) " "Info: Total cell delay = 5.038 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.136 ns ( 70.66 % ) " "Info: Total interconnect delay = 12.136 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m source 14.044 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1m\" to source register is 14.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.294 ns) 5.104 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.200 ns) 7.778 ns clk_dec_0 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { transform_clk:timer|clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 10.004 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.715 ns) + CELL(0.511 ns) = 10.004 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 14.044 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 5 REG LC_X5_Y4_N2 10 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 14.044 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 28.87 % ) " "Info: Total cell delay = 4.055 ns ( 28.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.989 ns ( 71.13 % ) " "Info: Total interconnect delay = 9.989 ns ( 71.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.044 ns" { clk_1m transform_clk:timer|clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "14.044 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 1.715ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.044 ns" { clk_1m transform_clk:timer|clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "14.044 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 1.715ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.595 ns - Shortest register register " "Info: - Shortest register to register delay is 1.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 1 REG LC_X5_Y4_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.591 ns) 1.595 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.05 % ) " "Info: Total cell delay = 0.591 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 62.95 % ) " "Info: Total interconnect delay = 1.004 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.044 ns" { clk_1m transform_clk:timer|clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "14.044 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 1.715ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "mode 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"mode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp mode 1.38 ns " "Info: Found hold time violation between source  pin or register \"counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp\" and destination pin or register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" for clock \"mode\" (Hold time is 1.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.130 ns + Largest " "Info: + Largest clock skew is 3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode destination 13.674 ns + Longest register " "Info: + Longest clock path from clock \"mode\" to destination register is 13.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 8.135 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 8.135 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 9.634 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 9.634 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 13.674 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 5 REG LC_X5_Y4_N1 1 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 13.674 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 29.65 % ) " "Info: Total cell delay = 4.055 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.619 ns ( 70.35 % ) " "Info: Total interconnect delay = 9.619 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode source 10.544 ns - Shortest register " "Info: - Shortest clock path from clock \"mode\" to source register is 10.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mode 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'mode'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.511 ns) 4.278 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(2.635 ns) + CELL(0.511 ns) = 4.278 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.146 ns" { mode clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 6.504 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 6.504 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 10.544 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 4 REG LC_X5_Y4_N2 10 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 10.544 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.072 ns ( 29.14 % ) " "Info: Total cell delay = 3.072 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.472 ns ( 70.86 % ) " "Info: Total interconnect delay = 7.472 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.595 ns - Shortest register register " "Info: - Shortest register to register delay is 1.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 1 REG LC_X5_Y4_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.591 ns) 1.595 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.05 % ) " "Info: Total cell delay = 0.591 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 62.95 % ) " "Info: Total interconnect delay = 1.004 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.674 ns" { mode clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.674 ns" { mode {} mode~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.544 ns" { mode clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "10.544 ns" { mode {} mode~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 2.635ns 1.715ns 3.122ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp clk 1.38 ns " "Info: Found hold time violation between source  pin or register \"counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp\" and destination pin or register \"counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp\" for clock \"clk\" (Hold time is 1.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.130 ns + Largest " "Info: + Largest clock skew is 3.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.506 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 6.967 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 3 REG LC_X4_Y3_N4 2 " "Info: 3: + IC(2.563 ns) + CELL(1.294 ns) = 6.967 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 8.466 ns clk_dec_1 4 COMB LC_X5_Y3_N9 5 " "Info: 4: + IC(1.299 ns) + CELL(0.200 ns) = 8.466 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 12.506 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 5 REG LC_X5_Y4_N1 1 " "Info: 5: + IC(3.122 ns) + CELL(0.918 ns) = 12.506 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 34.50 % ) " "Info: Total cell delay = 4.315 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.191 ns ( 65.50 % ) " "Info: Total interconnect delay = 8.191 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.376 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 9.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.740 ns) 3.110 ns clk_dec_0 2 COMB LC_X2_Y3_N6 6 " "Info: 2: + IC(1.207 ns) + CELL(0.740 ns) = 3.110 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.511 ns) 5.336 ns clk_dec_1 3 COMB LC_X5_Y3_N9 5 " "Info: 3: + IC(1.715 ns) + CELL(0.511 ns) = 5.336 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk_dec_0 clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 9.376 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 4 REG LC_X5_Y4_N2 10 " "Info: 4: + IC(3.122 ns) + CELL(0.918 ns) = 9.376 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 35.54 % ) " "Info: Total cell delay = 3.332 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.044 ns ( 64.46 % ) " "Info: Total interconnect delay = 6.044 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.595 ns - Shortest register register " "Info: - Shortest register to register delay is 1.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp 1 REG LC_X5_Y4_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N2; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_1_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.591 ns) 1.595 ns counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp 2 REG LC_X5_Y4_N1 1 " "Info: 2: + IC(1.004 ns) + CELL(0.591 ns) = 1.595 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; REG Node = 'counter_dec:dec_1\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.05 % ) " "Info: Total cell delay = 0.591 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 62.95 % ) " "Info: Total interconnect delay = 1.004 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.506 ns" { clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "12.506 ns" { clk {} clk~combout {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.163ns 0.740ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.376 ns" { clk clk_dec_0 clk_dec_1 counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.376 ns" { clk {} clk~combout {} clk_dec_0 {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} } { 0.000ns 0.000ns 1.207ns 1.715ns 3.122ns } { 0.000ns 1.163ns 0.740ns 0.511ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp counter_dec:dec_1|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.595 ns" { counter_dec:dec_1|d_ff:bit_1_ff|Q_tmp {} counter_dec:dec_1|d_ff:carry_ff|Q_tmp {} } { 0.000ns 1.004ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1m dig_1\[5\] counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 24.739 ns register " "Info: tco from clock \"clk_1m\" to destination pin \"dig_1\[5\]\" through register \"counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp\" is 24.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1m source 17.174 ns + Longest register " "Info: + Longest clock path from clock \"clk_1m\" to source register is 17.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_1m 1 CLK PIN_8 33 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 33; CLK Node = 'clk_1m'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1m } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.294 ns) 5.104 ns transform_clk:timer\|clk 2 REG LC_X7_Y2_N7 2 " "Info: 2: + IC(2.678 ns) + CELL(1.294 ns) = 5.104 ns; Loc. = LC_X7_Y2_N7; Fanout = 2; REG Node = 'transform_clk:timer\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { clk_1m transform_clk:timer|clk } "NODE_NAME" } } { "transform_clk.vhd" "" { Text "D:/Workplace/EDA_lab/counter/transform_clk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(0.200 ns) 7.778 ns clk_dec_0 3 COMB LC_X2_Y3_N6 6 " "Info: 3: + IC(2.474 ns) + CELL(0.200 ns) = 7.778 ns; Loc. = LC_X2_Y3_N6; Fanout = 6; COMB Node = 'clk_dec_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { transform_clk:timer|clk clk_dec_0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(1.294 ns) 11.635 ns counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp 4 REG LC_X4_Y3_N4 2 " "Info: 4: + IC(2.563 ns) + CELL(1.294 ns) = 11.635 ns; Loc. = LC_X4_Y3_N4; Fanout = 2; REG Node = 'counter_dec:dec_0\|d_ff:carry_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.857 ns" { clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.200 ns) 13.134 ns clk_dec_1 5 COMB LC_X5_Y3_N9 5 " "Info: 5: + IC(1.299 ns) + CELL(0.200 ns) = 13.134 ns; Loc. = LC_X5_Y3_N9; Fanout = 5; COMB Node = 'clk_dec_1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.122 ns) + CELL(0.918 ns) 17.174 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 6 REG LC_X5_Y4_N4 10 " "Info: 6: + IC(3.122 ns) + CELL(0.918 ns) = 17.174 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.038 ns ( 29.34 % ) " "Info: Total cell delay = 5.038 ns ( 29.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.136 ns ( 70.66 % ) " "Info: Total interconnect delay = 12.136 ns ( 70.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.189 ns + Longest register pin " "Info: + Longest register to pin delay is 7.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp 1 REG LC_X5_Y4_N4 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y4_N4; Fanout = 10; REG Node = 'counter_dec:dec_1\|d_ff:bit_0_ff\|Q_tmp'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d_ff.vhd" "" { Text "D:/Workplace/EDA_lab/counter/d_ff.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.740 ns) 2.226 ns Mux8~0 2 COMB LC_X5_Y4_N8 1 " "Info: 2: + IC(1.486 ns) + CELL(0.740 ns) = 2.226 ns; Loc. = LC_X5_Y4_N8; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp Mux8~0 } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(2.322 ns) 7.189 ns dig_1\[5\] 3 PIN PIN_6 0 " "Info: 3: + IC(2.641 ns) + CELL(2.322 ns) = 7.189 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'dig_1\[5\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { Mux8~0 dig_1[5] } "NODE_NAME" } } { "counter.vhd" "" { Text "D:/Workplace/EDA_lab/counter/counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 42.59 % ) " "Info: Total cell delay = 3.062 ns ( 42.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.127 ns ( 57.41 % ) " "Info: Total interconnect delay = 4.127 ns ( 57.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp Mux8~0 dig_1[5] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} Mux8~0 {} dig_1[5] {} } { 0.000ns 1.486ns 2.641ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.174 ns" { clk_1m transform_clk:timer|clk clk_dec_0 counter_dec:dec_0|d_ff:carry_ff|Q_tmp clk_dec_1 counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "17.174 ns" { clk_1m {} clk_1m~combout {} transform_clk:timer|clk {} clk_dec_0 {} counter_dec:dec_0|d_ff:carry_ff|Q_tmp {} clk_dec_1 {} counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} } { 0.000ns 0.000ns 2.678ns 2.474ns 2.563ns 1.299ns 3.122ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.200ns 0.918ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp Mux8~0 dig_1[5] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "7.189 ns" { counter_dec:dec_1|d_ff:bit_0_ff|Q_tmp {} Mux8~0 {} dig_1[5] {} } { 0.000ns 1.486ns 2.641ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 14:07:21 2019 " "Info: Processing ended: Fri May 10 14:07:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
