/*
 * Copyright (c) 2017 Samsung Electronics Co., Ltd.
 *
 * Author: Kyungwoo Kang <kwoo.kang@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for Exynos9110 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_5515_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_5515_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define	INTREQ__ADC_CMGP2AP	0
#define	INTREQ__AFTER_PENDING_SYSREG_VGPIO2AP	1
#define	INTREQ__ALIVE_EXT_INT0	2
#define	INTREQ__ALIVE_EXT_INT1	3
#define	INTREQ__ALIVE_EXT_INT2	4
#define	INTREQ__ALIVE_EXT_INT3	5
#define	INTREQ__ALIVE_EXT_INT4	6
#define	INTREQ__ALIVE_EXT_INT5	7
#define	INTREQ__ALIVE_EXT_INT6	8
#define	INTREQ__ALIVE_EXT_INT7	9
#define	INTREQ__ALIVE_EXT_INT8	10
#define	INTREQ__ALIVE_EXT_INT9	11
#define	INTREQ__ALIVE_EXT_INT10	12
#define	INTREQ__ALIVE_EXT_INT11	13
#define	INTREQ__ALIVE_EXT_INT12	14
#define	INTREQ__ALIVE_EXT_INT13	15
#define	INTREQ__ALIVE_EXT_INT14	16
#define	INTREQ__ALIVE_GNSS_ACTIVE	17
#define	INTREQ__ALIVE_WLBT_ACTIVE	18
#define	INTREQ__CMGP_EXT_INTM00	19
#define	INTREQ__CMGP_EXT_INTM01	20
#define	INTREQ__CMGP_EXT_INTM02	21
#define	INTREQ__CMGP_EXT_INTM03	22
#define	INTREQ__CMGP_EXT_INTM04	23
#define	INTREQ__CMGP_EXT_INTM05	24
#define	INTREQ__CMGP_EXT_INTM06	25
#define	INTREQ__CMGP_EXT_INTM07	26
#define	INTREQ__CMGP_EXT_INTM08	27
#define	INTREQ__CMGP_EXT_INTM09	28
#define	INTREQ__CMGP_EXT_INTM10	29
#define	INTREQ__CMGP_EXT_INTM11	30
#define	INTREQ__CMGP_EXT_INTM12	31
#define	INTREQ__CMGP_EXT_INTM13	32
#define	INTREQ__CMGP_EXT_INTM14	33
#define	INTREQ__CMGP_EXT_INTM15	34
#define	INTREQ__CMGP_EXT_INTM16	35
#define	INTREQ__CMGP_EXT_INTM17	36
#define	INTREQ__CMGP_EXT_INTM18	37
#define	INTREQ__CMGP_EXT_INTM19	38
#define	INTREQ__CMGP_EXT_INTM20	39
#define	INTREQ__CMGP_EXT_INTM21	40
#define	INTREQ__CMGP_EXT_INTM22	41
#define	INTREQ__CMGP_EXT_INTM23	42
#define	INTREQ__CMGP_EXT_INTM24	43
#define	INTREQ__CMGP_EXT_INTM25	44
#define	INTREQ__CMGP_EXT_INTM26	45
#define	INTREQ__COMB_NONSECURE_SYSREG_VGPIO2AP	46
#define	INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_APM	47
#define	INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_APM	48
#define	INTREQ__I2C_CMGP0	49
#define	INTREQ__I2C_CMGP1	50
#define	INTREQ__I2C_CMGP2	51
#define	INTREQ__I2C_CMGP3	52
#define	INTREQ__I2C_CMGP4	53
#define	INTREQ__I2C_CMGP5	54
#define	INTREQ__I2C_CMGP6	55
#define	INTREQ__I3C_PMIC	56
#define	INTREQ__MAILBOX_APM2AP	57
#define	INTREQ__MAILBOX_CHUB2AP	58
#define	INTREQ__MAILBOX_CP2AP	59
#define	INTREQ__MAILBOX_CP2AP_S	60
#define	INTREQ__MAILBOX_DBGCORE2AP	61
#define	INTREQ__MAILBOX_GNSS2AP	62
#define	INTREQ__MAILBOX_WLAN2AP	63
#define	INTREQ__MAILBOX_WPAN2AP	64
#define	INTREQ__NOTIFY	65
#define	INTREQ__RTC_ALARM_INT	66
#define	INTREQ__RTC_TIC_INT_0	67
#define	INTREQ__RTC_TOP_ALARM_INT	68
#define	INTREQ__RTC_TOP_TIC_INT_0	69
#define	INTREQ__TIMER_CMGP	70
#define	INTREQ__UART_DBGCORE	71
#define	INTREQ__USI_CMGP0	72
#define	INTREQ__USI_CMGP1	73
#define	INTREQ__USI_CMGP2	74
#define	INTREQ__USI_CMGP3	75
#define	INTREQ__CM55_WDT_CHUB	76
#define	INTREQ__I2C_CHUB0	77
#define	INTREQ__I2C_CHUB1	78
#define	INTREQ__PDMA_CHUB	79
#define	INTREQ__PPMU_CHUB	80
#define	INTREQ__PWM_CHUB_0	81
#define	INTREQ__PWM_CHUB_1	82
#define	INTREQ__PWM_CHUB_2	83
#define	INTREQ__PWM_CHUB_3	84
#define	INTREQ__TIMER_CHUB	85
#define	INTREQ__USI_CHUB	86
#define	INTREQ__WDT_CHUB	87
#define	INTREQ__CPUCL0_CLUSTERPMUIRQ	88
#define	INTREQ__CPUCL0_COMMIRQ_0	89
#define	INTREQ__CPUCL0_COMMIRQ_1	90
#define	INTREQ__CPUCL0_CTIIRQ_0	91
#define	INTREQ__CPUCL0_CTIIRQ_1	92
#define	INTREQ__CPUCL0_ERRIRQ_0	93
#define	INTREQ__CPUCL0_ERRIRQ_1	94
#define	INTREQ__CPUCL0_ERRIRQ_2	95
#define	INTREQ__CPUCL0_FAULTIRQ_0	96
#define	INTREQ__CPUCL0_FAULTIRQ_1	97
#define	INTREQ__CPUCL0_FAULTIRQ_2	98
#define	INTREQ__CPUCL0_PMUIRQ_0	99
#define	INTREQ__CPUCL0_PMUIRQ_1	100
#define	INTREQ__CPUCL0_PPMU	101
#define	INTREQ__AUD_GIC400	102
#define	INTREQ__AUD_PCM_COUNTER_CPU	103
#define	INTREQ__AUD_PCM_COUNTER_DCPU	104
#define	INTREQ__AUD_WDT	105
#define	INTREQ__DPU_DECON0_EXTRA	106
#define	INTREQ__DPU_DECON0_FRAME_DONE	107
#define	INTREQ__DPU_DECON0_FRAME_START	108
#define	INTREQ__DPU_DMA_G0	109
#define	INTREQ__DPU_DMA_G1	110
#define	INTREQ__DPU_DMA_VG	111
#define	INTREQ__DPU_DPP_G0	112
#define	INTREQ__DPU_DPP_G1	113
#define	INTREQ__DPU_DPP_VG	114
#define	INTREQ__DPU_DSIM0	115
#define	INTREQ__PPMU_AUD_interrupt_upper_or_normal	116
#define	INTREQ__PPMU_DPU_interrupt_upper_or_normal	117
#define	INTREQ__SYSMMU_AUD_interrupt_ns	118
#define	INTREQ__SYSMMU_AUD_interrupt_s	119
#define	INTREQ__SYSMMU_DPU_interrupt_ns	120
#define	INTREQ__SYSMMU_DPU_interrupt_s	121
#define	INTREQ__GPIO_FSYS	122
#define	INTREQ__MMC_CARD	123
#define	INTREQ__MMC_EMBD	124
#define	INTREQ__PPMU_FSYS_UPPER	125
#define	INTREQ__USB2_REMOTE_CONNECT	126
#define	INTREQ__USB2_REMOTE_TIMER	127
#define	INTREQ__USB2_REMOTE_WAKEUP	128
#define	INTREQ__USB20DRD_0	129
#define	INTREQ__USB20DRD_1	130
#define	INTREQ__USB20_PHY_FSVMINUS	131
#define	INTREQ__USB20_PHY_FSVPLUS	132
#define	INTREQ__WAKEUP_LINESTATE_0	133
#define	INTREQ__WAKEUP_LINESTATE_1	134
#define	INTREQ__G3D_GPU_EVENT	135
#define	INTREQ__G3D_GPU_GPU	136
#define	INTREQ__G3D_GPU_JOB	137
#define	INTREQ__G3D_GPU_MMU	138
#define	INTREQ__G3D_PPMU	139
#define	INTREQ__GNSS_PPMU_IRQ	140
#define	INTREQ__GNSS_SW_INT	141
#define	INTREQ__GNSS_WAKEUP_INT	142
#define	INTREQ__GNSS_WDOG_RESET	143
#define	INTREQ__BL	144
#define	INTREQ__MFC	145
#define	INTREQ__PPMU_MFC_interrupt_upper_or_normal	146
#define	INTREQ__SYSMMU_MFC_interrupt_ns	147
#define	INTREQ__SYSMMU_MFC_interrupt_s	148
#define	INTREQ__DERATE_INTR_MIF	149
#define	INTREQ__DMC_INTR_MIF	150
#define	INTREQ__DMC_PEREV_INTR_MIF	151
#define	INTREQ__HIGHTEMP_INTR_MIF	152
#define	INTREQ__NORMTEMP_INTR_MIF	153
#define	INTREQ__TEMPERR_INTR_MIF	154
#define	INTREQ_RESET_REQ	155
#define	SFR_BUS_RDY	156
#define	INTREQ__GPIO_PERI	157
#define	INTREQ__I2C_0	158
#define	INTREQ__I2C_1	159
#define	INTREQ__I2C_2	160
#define	INTREQ__I2C_3	161
#define	INTREQ__MCT_G0	162
#define	INTREQ__MCT_G1	163
#define	INTREQ__MCT_G2	164
#define	INTREQ__MCT_G3	165
#define	INTREQ__MCT_L0	166
#define	INTREQ__MCT_L1	167
#define	INTREQ__MCT_L2	168
#define	INTREQ__MCT_L3	169
#define	INTREQ__MCT_L4	170
#define	INTREQ__MCT_L5	171
#define	INTREQ__MCT_L6	172
#define	INTREQ__MCT_L7	173
#define	INTREQ__OTP_CON	174
#define	INTREQ__PWM_0	175
#define	INTREQ__PWM_1	176
#define	INTREQ__PWM_2	177
#define	INTREQ__PWM_3	178
#define	INTREQ__PWM_4	179
#define	INTREQ__TMU	180
#define	INTREQ__USI00_I2C	181
#define	INTREQ__USI00_USI	182
#define	INTREQ__USI_SPI	183
#define	INTREQ__USI_UART	184
#define	INTREQ__WDT0	185
#define	INTREQ__WDT1	186
#define	GPIO_INTREQ_VTS	187
#define	INTREQ__DMIC_AHB0_VTS	188
#define	INTREQ__DMIC_AHB1_VTS	189
#define	INTREQ__MAILBOX_AP_VTS	190
#define	INTREQ__MAILBOX_AUD_VTS	191
#define	INTREQ__PPMU_VTS	192
#define	INTREQ__TIMER_VTS	193
#define	INTREQ__WDT_VTS	194
#define	WB2AP_CFG_REQ	195
#define	WB2AP_WDOG_RESET_REQ_IRQ	196
#define INTREQ__TBASE	223
#define INTREQ__SECURE_LOG  224
#define	INTREQ__RPMB	225
#define INTREQ__TEEGRIS_EVENT	226
#define INTREQ__TEEGRIS_PANIC	227
#define	INTREQ__SPDMA_irq_abort_u1	454
#define	INTREQ__SPDMA_irq_u1	455
#define	INTREQ__PDMA_irq_abort_u1	456
#define	INTREQ__PDMA_irq_u1	457
#define	INTREQ__TREX_D_ppcInterrupt_RT_MEM	458
#define	INTREQ__TREX_D_ppcInterrupt_NRT_MEM	459
#define	INTREQ__TREX_D_ppcInterrupt_MODEM_MEM	460
#define	INTREQ__TREX_D_ppcInterrupt_CPU_MEM	461
#define	INTREQ__TREX_D_ppcInterrupt_WLBT	462
#define	INTREQ__TREX_D_ppcInterrupt_VTS	463
#define	INTREQ__TREX_D_ppcInterrupt_SSS	464
#define	INTREQ__TREX_D_ppcInterrupt_SPDMA	465
#define	INTREQ__TREX_D_ppcInterrupt_SIREX_S	466
#define	INTREQ__TREX_D_ppcInterrupt_RTIC	467
#define	INTREQ__TREX_D_ppcInterrupt_PDMA	468
#define	INTREQ__TREX_D_ppcInterrupt_MODEM1	469
#define	INTREQ__TREX_D_ppcInterrupt_MODEM0	470
#define	INTREQ__RTIC	471
#define	INTREQ__SSS_SWDT1	472
#define	INTREQ__SSS	473
#define	INTREQ__SSS_NS_MB	474
#define	INTREQ__SSS_S_MB	475
#define	INTREQ__SSS_DMA	476
#define	INTREQ__SSS_KM	477
#define	INTREQ__TREX_P_CORE_debugInterrupt	478
#define	INTREQ__TREX_D_CORE_debugInterrupt	479

#endif	/* _DT_BINDINGS_INTERRUPT_CONTROLLER_S5E_5515_H */
