#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 30 01:37:21 2023
# Process ID: 167862
# Current directory: /home/antonina/Desktop/fpga_hiwi
# Command line: vivado
# Log file: /home/antonina/Desktop/fpga_hiwi/vivado.log
# Journal file: /home/antonina/Desktop/fpga_hiwi/vivado.jou
# Running On: antonina-PC, OS: Linux, CPU Frequency: 2589.338 MHz, CPU Physical cores: 16, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
open_project /home/antonina/Desktop/fpga_hiwi/project_2.xpr
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_simulation
source tb_fixed_lead_frac.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_signed_lead_count_log2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_signed_lead_count_log2.tcl
current_sim simulation_1
relaunch_sim
current_sim simulation_2
close_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fixed_lead_frac [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_fixed_lead_frac.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_signed_lead_count_log2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top signed_lead_count_log2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_signed_lead_count_log2.tcl
close [ open /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/notatki.mem w ]
add_files /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/notatki.mem
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fixed_lead_frac [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fixed_lead_frac [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_fixed_lead_frac.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close [ open /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/lut_powers.vhd w ]
add_files /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/lut_powers.vhd
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_fixed_lead_frac.tcl
close_sim
launch_simulation
source tb_fixed_lead_frac.tcl
close_sim
launch_simulation
launch_simulation
source tb_fixed_lead_frac.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
launch_simulation
source tb_fixed_lead_frac.tcl
close_sim
launch_simulation
launch_simulation
source tb_fixed_lead_frac.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 168
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 169
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 170
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 171
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 172
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 174
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 175
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 176
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 177
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 178
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 180
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 181
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 182
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 183
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 184
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 168
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 168
relaunch_sim
step
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 168
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 168
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 168
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 168
step
step
step
step
step
step
step
step
step
step
step
step
step
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 168
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 169
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 170
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 171
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 172
run all
step
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 174
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 175
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 176
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 177
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 178
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 180
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 181
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 182
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 184
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 184
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 183
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 184
relaunch_sim
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 174
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 175
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 176
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 177
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 177
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 177
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 178
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 180
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 174
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 174
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 174
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 176
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 176
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 176
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 175
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 177
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 178
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 180
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 187
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 187
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 181
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 181
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 179
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 179
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 179
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 179
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 179
relaunch_sim
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
remove_bps -file {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} -line 179
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 179
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
step
step
step
step
step
relaunch_sim
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
add_bp {/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/fixed_lead_frac.vhd} 180
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
relaunch_sim
step
step
step
step
step
step
step
step
relaunch_sim
relaunch_sim
