# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# %YAML 1.2
---
$id: http://devicetree.org/schemas/media/xilinx/xlnx,sdirxss.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Xilinx SDI Receiver Subsystem

maintainers:
  - katta Dhanunjanrao <katta.dhanunjanrao@amd.com>

description:
  The Xilinx SDI Rx Subsystem is used to capture SDI Video in upto 12G mode.
  It outputs the video as an AXI4 Stream video data in YUV 422 10bpc mode.
  The subsystem consists of the SDI Rx IP whose SDI native output is connected
  to a SDI to Native conversion Bridge. The output of the Native bridge is
  connected to a Native to AXI4S Bridge which generates the AXI4 Stream of
  YUV422 or YUV420 10 bpc in dual pixel per clock.

properties:
  compatible:
    items:
      - enum:
          - xlnx,v-smpte-uhdsdi-rx-ss-2.0
          - xlnx,v-smpte-uhdsdi-rx-ss

  reg:
    minItems: 2

  interrupts:
    minItems: 1
    maxItems: 4

  interrupt-names:
    description: This is only required when multiple interrupts
                 are connected in the hardware design.
    items:
      - const: sdi_rx_irq

  clocks:
    description: Input clock specifier. Refer to common clock bindings.
    items:
      - description: AXI Lite clcok
      - description: Rx clock
      - description: Video Clock

  clock-names:
    items:
      - const: s_axi_aclk
      - const: sdi_rx_clk
      - const: video_out_clk

  xlnx,include-edh:
    description: Whether the EDH processor is enabled in design or not.

  xlnx,line-rate:
    description: The maximum mode supported by the design.


  port:
    description: Video port, using the DT bindings defined in ../video-interfaces.txt.
                 The SDI Rx subsystem has one port configured as output port.

  xlnx,video-format:
    description: Video format , as defined in video.txt. 
                 Please note that the video format is fixed to either YUV422 or YUV420.

  xlnx,video-width:
    description: Video width, as defined in video.txt. 
                 Please note that the video format is fixed to either YUV422 or YUV420
                 and the video-width is 10.

  xlnx,bpp:
    description: This denotes the bit depth as 10 or 12 based on IP configuration.
                 The default value is 10 for backward compatibility.

required:
  - compatible
  - reg
  - interrupt-names
  - interrupt-parent
  - interrupts
  - clocks
  - clock-names
  - xlnx,include-edh
  - xlnx,line-rate
  - xlnx,include-hfr
  - xlnx,video-format
  - xlnx,video-width
  - xlnx,pixels-per-clock
  - xlnx,video-intf
  - xlnx,picxo_enabled
  - reset-gt-gpios
  - picxo-reset-gpios
  - xlnx,bpp
  - ports

additionalProperties: false

examples:
  - |
    v_smpte_uhdsdi_rx_ss: v_smpte_uhdsdi_rx_ss@80000000 {
        compatible = "xlnx,v-smpte-uhdsdi-rx-ss";
        interrupt-parent = <&gic>;
        interrupts = <0 89 4>;
        reg = <0x0 0x80000000 0x0 0x10000>;
        xlnx,include-axilite = "true";
        xlnx,include-edh = "true";
        xlnx,include-vid-over-axi = "true";
        xlnx,line-irate = "12G_SDI_8DS";
        clocks = <&clk_1>, <&si570_1>, <&clk_2>;
        clock-names = "s_axi_aclk", "sdi_rx_clk", "video_out_clk";

        ports {
            #address-cells = <1>;
            #size-cells = <0>;

            port@0 {
                reg = <0>;
                xlnx,video-format = <0>;
                xlnx,video-width = <10>;

            sdirx_out: endpoint {
                remote-endpoint = <&vcap_sdirx_in>;
               };
            };
         };
    };
...
