0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.sim/PostSynth/impl/func/xsim/StimulatorTB_func_impl.vhd,1572363285,vhdl,C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/PostSynth/imports/Data/bft_top.vhd,,,\SPI_Master__1\;channel;channel_1;channelconfigreg;channelconfigreg_0;memory;memory_2;memory_3;memory_4;spi_master,,,,,,,,
C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/PostSynth/imports/Data/bft_top.vhd,1572304713,vhdl,,,,stimulator,,,,,,,,
C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/PostSynth/new/PostSimulation.vhd,1572362188,vhdl,,,,stimulatortb,,,,,,,,
