EESchema Schematic File Version 2
LIBS:zynq_board-rescue
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:xilinx_zynq_clg485
LIBS:SFP_plus
LIBS:ael2005
LIBS:diff_osc
LIBS:si53340
LIBS:usb3320
LIBS:nx5p3090
LIBS:smp1255putg
LIBS:osc
LIBS:ddr
LIBS:misc
LIBS:tlk10031
LIBS:lshm-150-xxx-x-dv-a-s
LIBS:sn74axc8t245
LIBS:zynq_board-cache
EELAYER 25 0
EELAYER END
$Descr A2 23386 16535
encoding utf-8
Sheet 1 19
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4250 3750 2750 1250
U 596E752F
F0 "Power" 60
F1 "zynq_power.sch" 60
$EndSheet
$Sheet
S 4250 9150 2750 3850
U 596E753C
F0 "Memory" 60
F1 "zynq_memory.sch" 60
F2 "DDR_BA0" O L 4250 9600 60 
F3 "DDR_BA1" O L 4250 9500 60 
F4 "DDR_BA2" O L 4250 9400 60 
F5 "DDR_CKE" O L 4250 10000 60 
F6 "DDR_CLK_N" O L 4250 9850 60 
F7 "DDR_CLK_P" O L 4250 9750 60 
F8 "DDR_DM0" O L 4250 12050 60 
F9 "DDR_DM1" O L 4250 11950 60 
F10 "DDR_DM2" O L 4250 11850 60 
F11 "DDR_DM3" O L 4250 11750 60 
F12 "DDR_DQS0_N" B L 4250 11600 60 
F13 "DDR_DQS1_N" B L 4250 11350 60 
F14 "DDR_DQS2_N" B L 4250 11100 60 
F15 "DDR_DQS3_N" B L 4250 10850 60 
F16 "DDR_DQS0_P" B L 4250 11500 60 
F17 "DDR_DQS1_P" B L 4250 11250 60 
F18 "DDR_DQS2_P" B L 4250 11000 60 
F19 "DDR_DQS3_P" B L 4250 10750 60 
F20 "DDR_ODT" O L 4250 12300 60 
F21 "DDR_A[0..14]" O L 4250 9250 60 
F22 "DDR_DQ[0..31]" B L 4250 10600 60 
F23 "~DDR_CAS~" O L 4250 10350 60 
F24 "~DDR_CS~" O L 4250 10150 60 
F25 "~DDR_RESET~" O L 4250 12200 60 
F26 "~DDR_RAS~" O L 4250 10250 60 
F27 "~DDR_WE~" O L 4250 10450 60 
$EndSheet
$Sheet
S 4250 5300 2750 3550
U 596E7567
F0 "Processing System IO" 60
F1 "zynq_ps.sch" 60
F2 "SDIO0_CK" O L 4250 7450 60 
F3 "SDIO0_CMD" B L 4250 7550 60 
F4 "SDIO0_IO0" B L 4250 7650 60 
F5 "SDIO0_IO1" B L 4250 7750 60 
F6 "SDIO0_IO2" B L 4250 7850 60 
F7 "SDIO0_IO3" B L 4250 7950 60 
F8 "SDIO0_CD" I L 4250 8050 60 
F9 "USB0_ULPI_DATA0" B L 4250 6100 60 
F10 "USB0_ULPI_DATA1" B L 4250 6000 60 
F11 "USB0_ULPI_DATA2" B L 4250 5900 60 
F12 "USB0_ULPI_DATA3" B L 4250 5800 60 
F13 "USB0_ULPI_DATA5" B L 4250 5600 60 
F14 "USB0_ULPI_DATA6" B L 4250 5500 60 
F15 "USB0_ULPI_DATA7" B L 4250 5400 60 
F16 "USB0_ULPI_DATA4" B L 4250 5700 60 
F17 "USB0_ULPI_CLK" I L 4250 6600 60 
F18 "USB0_ULPI_DIR" I L 4250 6500 60 
F19 "USB0_ULPI_STP" O L 4250 6300 60 
F20 "USB0_ULPI_NXT" I L 4250 6400 60 
$EndSheet
$Sheet
S 7300 7100 2750 1750
U 596E7574
F0 "PL: Bank 13" 60
F1 "zynq_pl_13.sch" 60
F2 "CAM_CTRL_0_P" I R 10050 7700 60 
F3 "CAM_CTRL_0_N" I R 10050 7800 60 
F4 "CAM_CLK_0_P" I R 10050 7200 60 
F5 "CAM_CLK_0_N" I R 10050 7300 60 
F6 "CAM_CTRL_1_P" I R 10050 7950 60 
F7 "CAM_CTRL_1_N" I R 10050 8050 60 
F8 "CAM_CLK_1_P" I R 10050 7450 60 
F9 "CAM_CLK_1_N" I R 10050 7550 60 
F10 "CAM_DATA" I R 10050 8200 60 
$EndSheet
$Sheet
S 7300 3750 2750 750 
U 596E75FA
F0 "PL: Bank 34" 60
F1 "zynq_pl_34.sch" 60
F2 "SFP_GPIO_18" O R 10050 3800 60 
F3 "RX_LOS_18" I R 10050 3900 60 
F4 "MODDET_18" I R 10050 4000 60 
F5 "SFP_SDA_18" B R 10050 4100 60 
F6 "SFP_SCL_18" B R 10050 4200 60 
F7 "TX_FAULT_18" I R 10050 4300 60 
F8 "TX_DISABLE_18" O R 10050 4400 60 
$EndSheet
Text Notes 5000 3350 0    197  ~ 39
ZYNQ 7012S / 7015 / 7030
$Sheet
S 19750 9400 1350 1400
U 596E8171
F0 "SFP+" 60
F1 "SFP_plus.sch" 60
F2 "HSRXDATA_P" O L 19750 9500 60 
F3 "HSRXDATA_N" O L 19750 9600 60 
F4 "HSTXDATA_P" I L 19750 9750 60 
F5 "HSTXDATA_N" I L 19750 9850 60 
F6 "TX_DISABLE" I R 21100 9500 60 
F7 "TX_FAULT" O R 21100 9600 60 
F8 "SFP_SDA" B R 21100 9800 60 
F9 "SFP_SCL" B R 21100 9700 60 
F10 "RX_LOS" O R 21100 10000 60 
F11 "SFP_GPIO" I R 21100 10100 60 
F12 "MODDET" O R 21100 9900 60 
$EndSheet
$Sheet
S 1800 3750 1500 1250
U 596E8178
F0 "PMIC" 60
F1 "pmic.sch" 60
$EndSheet
$Sheet
S 1800 9150 1450 3850
U 596E817B
F0 "DDR" 60
F1 "ddr.sch" 60
F2 "DDR_LDQS0_P" B R 3250 11500 60 
F3 "DDR_LDQS0_N" B R 3250 11600 60 
F4 "DDR_UDQS0_P" B R 3250 11250 60 
F5 "DDR_UDQS0_N" B R 3250 11350 60 
F6 "DDR_ODT" I R 3250 12300 60 
F7 "DDR_BA2" I R 3250 9400 60 
F8 "DDR_BA1" I R 3250 9500 60 
F9 "DDR_BA0" I R 3250 9600 60 
F10 "DDR_CKE" I R 3250 10000 60 
F11 "DDR_CLK_P" I R 3250 9750 60 
F12 "DDR_CLK_N" I R 3250 9850 60 
F13 "DDR_UDM0" I R 3250 11950 60 
F14 "DDR_LDM0" I R 3250 12050 60 
F15 "DQ[0..31]" B R 3250 10600 60 
F16 "DDR_LDQS1_P" B R 3250 11000 60 
F17 "DDR_LDQS1_N" B R 3250 11100 60 
F18 "DDR_UDQS1_P" B R 3250 10750 60 
F19 "DDR_UDQS1_N" B R 3250 10850 60 
F20 "DDR_UDM1" I R 3250 11750 60 
F21 "DDR_LDM1" I R 3250 11850 60 
F22 "A[0..14]" I R 3250 9250 60 
F23 "~DDR_RESET~" I R 3250 12200 60 
F24 "~DDR_CAS~" I R 3250 10350 60 
F25 "~DDR_RAS~" I R 3250 10250 60 
F26 "~DDR_CS~" I R 3250 10150 60 
F27 "~DDR_WE~" I R 3250 10450 60 
$EndSheet
$Sheet
S 17400 7800 2100 1100
U 597B38C9
F0 "10G Clock" 60
F1 "10G_clock.sch" 60
F2 "156_25_MHZ_0_P" O L 17400 7900 60 
F3 "156_25_MHZ_0_N" O L 17400 8000 60 
F4 "125_00_MHZ_P" O L 17400 8200 60 
F5 "125_00_MHZ_N" O L 17400 8300 60 
F6 "156_25_MHZ_1_P" O L 17400 8500 60 
F7 "156_25_MHZ_1_N" O L 17400 8600 60 
$EndSheet
$Sheet
S 1800 5300 1500 1800
U 5990E90D
F0 "USB" 60
F1 "usb.sch" 60
F2 "DATA7" B R 3300 5400 60 
F3 "DATA6" B R 3300 5500 60 
F4 "DATA5" B R 3300 5600 60 
F5 "DATA4" B R 3300 5700 60 
F6 "DATA3" B R 3300 5800 60 
F7 "DATA2" B R 3300 5900 60 
F8 "DATA1" B R 3300 6000 60 
F9 "DATA0" B R 3300 6100 60 
F10 "STP" I R 3300 6300 60 
F11 "NXT" O R 3300 6400 60 
F12 "DIR" O R 3300 6500 60 
F13 "CLK" O R 3300 6600 60 
F14 "VBUS_FAULT" O R 3300 6900 60 
F15 "RESETB" I R 3300 6800 60 
$EndSheet
Text Notes 2250 4300 0    60   ~ 0
TPS65911 ?
$Sheet
S 1800 7350 1450 800 
U 5A99EB39
F0 "SD card" 60
F1 "sdcard.sch" 60
$EndSheet
$Sheet
S 7300 9150 2750 2500
U 596E76EE
F0 "PL: MGT" 60
F1 "zynq_MGT.sch" 60
F2 "MGTX_RX_0_N" I R 10050 10550 60 
F3 "MGTX_RX_1_N" I R 10050 10450 60 
F4 "MGTX_RX_2_N" I R 10050 10350 60 
F5 "MGTX_RX_3_N" I R 10050 10250 60 
F6 "MGTX_RX_0_P" I R 10050 10100 60 
F7 "MGTX_RX_1_P" I R 10050 10000 60 
F8 "MGTX_RX_2_P" I R 10050 9900 60 
F9 "MGTREFCLK_0_N" I R 10050 9400 60 
F10 "MGTREFCLK_0_P" I R 10050 9300 60 
F11 "MGTREFCLK_1_N" I R 10050 9650 60 
F12 "MGTREFCLK_1_P" I R 10050 9550 60 
F13 "MGTX_RX_3_P" I R 10050 9800 60 
F14 "MGTX_TX_0_P" O R 10050 11050 60 
F15 "MGTX_TX_1_P" O R 10050 10950 60 
F16 "MGTX_TX_2_P" O R 10050 10850 60 
F17 "MGTX_TX_3_P" O R 10050 10750 60 
F18 "MGTX_TX_0_N" O R 10050 11500 60 
F19 "MGTX_TX_1_N" O R 10050 11400 60 
F20 "MGTX_TX_2_N" O R 10050 11300 60 
F21 "MGTX_TX_3_N" O R 10050 11200 60 
$EndSheet
$Sheet
S 7300 11950 2750 1050
U 5AC2E614
F0 "Configuration (Bank 0)" 60
F1 "zynq_config.sch" 60
$EndSheet
$Sheet
S 17750 12650 1250 600 
U 5ACA2ECE
F0 "TLK10031 Power" 60
F1 "TLK10031_Power.sch" 60
$EndSheet
$Sheet
S 17400 9400 2100 2850
U 5ACA284A
F0 "TLK10031" 60
F1 "TLK10031.sch" 60
F2 "INA[3]_P" I L 17400 10750 60 
F3 "INA[3]_N" I L 17400 11200 60 
F4 "INA[2]_P" I L 17400 10850 60 
F5 "INA[2]_N" I L 17400 11300 60 
F6 "INA[1]_P" I L 17400 10950 60 
F7 "INA[1]_N" I L 17400 11400 60 
F8 "INA[0]_P" I L 17400 11050 60 
F9 "INA[0]_N" I L 17400 11500 60 
F10 "REFCLK0_P" I L 17400 9500 60 
F11 "REFCLK0_N" I L 17400 9600 60 
F12 "HSTXA_P" I R 19500 9750 60 
F13 "HSTXA_N" I R 19500 9850 60 
F14 "HSRXA_P" I R 19500 9500 60 
F15 "HSRXA_N" I R 19500 9600 60 
F16 "TLK_RESET" I R 19500 12150 60 
F17 "MDC" I R 19500 11900 60 
F18 "LS_OK_IN_A" I R 19500 11500 60 
F19 "LS_OK_OUT_A" O R 19500 11600 60 
F20 "ST" I R 19500 11350 60 
F21 "PRBSEN" I R 19500 11750 60 
F22 "MDIO" B R 19500 12000 60 
F23 "OUTA[3]_P" O L 17400 9800 60 
F24 "OUTA[3]_N" O L 17400 10250 60 
F25 "OUTA[2]_P" O L 17400 9900 60 
F26 "OUTA[2]_N" O L 17400 10350 60 
F27 "OUTA[1]_P" O L 17400 10000 60 
F28 "OUTA[1]_N" O L 17400 10450 60 
F29 "OUTA[0]_P" O L 17400 10100 60 
F30 "OUTA[0]_N" O L 17400 10550 60 
$EndSheet
$Sheet
S 11750 4050 2300 2750
U 5AD235C9
F0 "Levelshifters" 60
F1 "Levelshifters.sch" 60
F2 "TX_DISABLE" O R 14050 4800 60 
F3 "TX_FAULT" I R 14050 4700 60 
F4 "SFP_SDA" B R 14050 4500 60 
F5 "SFP_SCL" B R 14050 4600 60 
F6 "MODDET" I R 14050 4400 60 
F7 "RX_LOS" I R 14050 4300 60 
F8 "SFP_GPIO" O R 14050 4200 60 
F9 "CAM_SDA" B R 14050 6700 60 
F10 "CAM_SCL" B R 14050 6600 60 
F11 "FRAME_REQ_0" O R 14050 5000 60 
F12 "T_EXP1_0" O R 14050 5100 60 
F13 "T_EXP2_0" O R 14050 5200 60 
F14 "FRAME_REQ_1" O R 14050 5350 60 
F15 "T_EXP1_1" O R 14050 5450 60 
F16 "T_EXP2_1" O R 14050 5550 60 
F17 "CAM_SPI_CLK" O R 14050 5700 60 
F18 "CAM_SPI_MOSI" O R 14050 5800 60 
F19 "CAM_SPI_MISO" I R 14050 5900 60 
F20 "CAM_SPI_EN_1" O R 14050 6100 60 
F21 "CAM_CLK_REF" O R 14050 6250 60 
F22 "CAM_RESET" O R 14050 6400 60 
F23 "CAM_SPI_EN_0" O R 14050 6000 60 
F24 "CAM_SCL_18" B L 11750 6600 60 
F25 "CAM_SDA_18" B L 11750 6700 60 
F26 "SFP_SCL_18" B L 11750 4600 60 
F27 "SFP_SDA_18" B L 11750 4500 60 
F28 "CAM_RESET_18" I L 11750 6450 60 
F29 "CAM_CLK_REF_18" I L 11750 6300 60 
F30 "CAM_SPI_EN_1_18" I L 11750 6100 60 
F31 "CAM_SPI_EN_0_18" I L 11750 6000 60 
F32 "CAM_SPI_MOSI_18" I L 11750 5800 60 
F33 "CAM_SPI_CLK_18" I L 11750 5700 60 
F34 "T_EXP2_1_18" I L 11750 5550 60 
F35 "T_EXP1_1_18" I L 11750 5450 60 
F36 "FRAME_REQ_1_18" I L 11750 5350 60 
F37 "T_EXP2_0_18" I L 11750 5200 60 
F38 "T_EXP1_0_18" I L 11750 5100 60 
F39 "FRAME_REQ_0_18" I L 11750 5000 60 
F40 "CAM_SPI_MISO_18" O L 11750 5900 60 
F41 "RX_LOS_18" O L 11750 4300 60 
F42 "TX_FAULT_18" O L 11750 4700 60 
F43 "MODDET_18" O L 11750 4400 60 
F44 "SFP_GPIO_18" I L 11750 4200 60 
F45 "TX_DISABLE_18" I L 11750 4800 60 
$EndSheet
$Sheet
S 14700 3750 1500 5100
U 596E8163
F0 "Camera Connector" 60
F1 "cam_conn.sch" 60
F2 "CAM_CLK_1_N" O L 14700 7550 60 
F3 "CAM_CLK_0_P" O L 14700 7200 60 
F4 "CAM_CLK_0_N" O L 14700 7300 60 
F5 "CAM_CLK_1_P" O L 14700 7450 60 
F6 "CAM_DATA" O L 14700 8200 60 
F7 "FRAME_REQ_0" I L 14700 5000 60 
F8 "FRAME_REQ_1" I L 14700 5350 60 
F9 "T_EXP1_0" I L 14700 5100 60 
F10 "T_EXP2_0" I L 14700 5200 60 
F11 "T_EXP1_1" I L 14700 5450 60 
F12 "T_EXP2_1" I L 14700 5550 60 
F13 "CAM_CTRL_0_P" O L 14700 7700 60 
F14 "CAM_CTRL_0_N" O L 14700 7800 60 
F15 "CAM_CTRL_1_P" O L 14700 7950 60 
F16 "CAM_CTRL_1_N" O L 14700 8050 60 
F17 "SPI_MISO" O L 14700 5800 60 
F18 "SPI_MOSI" I L 14700 5900 60 
F19 "SPI_CLK" I L 14700 5700 60 
F20 "SPI_EN_0" I L 14700 6000 60 
F21 "SPI_EN_1" I L 14700 6100 60 
F22 "~CAM_RESET~" I L 14700 6400 60 
F23 "CAM_CLK_REF" I L 14700 6250 60 
F24 "SDA" B L 14700 6700 60 
F25 "SCL" B L 14700 6600 60 
$EndSheet
Wire Notes Line
	4050 3500 4050 13200
Wire Notes Line
	4050 13200 10250 13200
Wire Notes Line
	10250 13200 10250 3500
Wire Notes Line
	10250 3500 4050 3500
Wire Wire Line
	10050 9300 16500 9300
Wire Wire Line
	16500 9300 16500 7900
Wire Wire Line
	16500 7900 17400 7900
Wire Wire Line
	17400 8000 16600 8000
Wire Wire Line
	16600 8000 16600 9400
Wire Wire Line
	16600 9400 10050 9400
Wire Wire Line
	10050 9550 16800 9550
Wire Wire Line
	16800 9550 16800 8200
Wire Wire Line
	16800 8200 17400 8200
Wire Wire Line
	10050 9650 16900 9650
Wire Wire Line
	16900 9650 16900 8300
Wire Wire Line
	16900 8300 17400 8300
Wire Wire Line
	17400 8500 17300 8500
Wire Wire Line
	17300 8500 17300 9500
Wire Wire Line
	17300 9500 17400 9500
Wire Wire Line
	17400 8600 17200 8600
Wire Wire Line
	17200 8600 17200 9600
Wire Wire Line
	17200 9600 17400 9600
Wire Wire Line
	10050 9800 17400 9800
Wire Wire Line
	10050 9900 17400 9900
Wire Wire Line
	10050 10000 17400 10000
Wire Wire Line
	10050 10100 17400 10100
Wire Wire Line
	10050 10250 17400 10250
Wire Wire Line
	10050 10350 17400 10350
Wire Wire Line
	10050 10450 17400 10450
Wire Wire Line
	10050 10550 17400 10550
Wire Wire Line
	10050 10750 17400 10750
Wire Wire Line
	10050 10850 17400 10850
Wire Wire Line
	10050 10950 17400 10950
Wire Wire Line
	10050 11050 17400 11050
Wire Wire Line
	10050 11200 17400 11200
Wire Wire Line
	10050 11300 17400 11300
Wire Wire Line
	10050 11400 17400 11400
Wire Wire Line
	10050 11500 17400 11500
Wire Bus Line
	3250 9250 4250 9250
Wire Wire Line
	3250 9400 4250 9400
Wire Wire Line
	3250 9500 4250 9500
Wire Wire Line
	3250 9600 4250 9600
Wire Wire Line
	3250 9750 4250 9750
Wire Wire Line
	4250 9850 3250 9850
Wire Wire Line
	3250 10000 4250 10000
Wire Bus Line
	3250 10600 4250 10600
Wire Wire Line
	3250 10750 4250 10750
Wire Wire Line
	4250 10850 3250 10850
Wire Wire Line
	3250 11000 4250 11000
Wire Wire Line
	4250 11100 3250 11100
Wire Wire Line
	3250 11250 4250 11250
Wire Wire Line
	4250 11350 3250 11350
Wire Wire Line
	3250 11500 4250 11500
Wire Wire Line
	4250 11600 3250 11600
Wire Wire Line
	3250 11750 4250 11750
Wire Wire Line
	4250 11850 3250 11850
Wire Wire Line
	3250 11950 4250 11950
Wire Wire Line
	4250 12050 3250 12050
Wire Wire Line
	3250 12200 4250 12200
Wire Wire Line
	4250 12300 3250 12300
Wire Wire Line
	3250 10150 4250 10150
Wire Wire Line
	4250 10250 3250 10250
Wire Wire Line
	3250 10350 4250 10350
Wire Wire Line
	4250 10450 3250 10450
Wire Wire Line
	3300 5400 4250 5400
Wire Wire Line
	4250 5500 3300 5500
Wire Wire Line
	3300 5600 4250 5600
Wire Wire Line
	4250 5700 3300 5700
Wire Wire Line
	3300 5800 4250 5800
Wire Wire Line
	4250 5900 3300 5900
Wire Wire Line
	3300 6000 4250 6000
Wire Wire Line
	4250 6100 3300 6100
Wire Wire Line
	3300 6300 4250 6300
Wire Wire Line
	4250 6400 3300 6400
Wire Wire Line
	3300 6500 4250 6500
Wire Wire Line
	4250 6600 3300 6600
Wire Wire Line
	10050 7200 14700 7200
Wire Wire Line
	10050 7300 14700 7300
Wire Wire Line
	10050 7450 14700 7450
Wire Wire Line
	10050 7550 14700 7550
Wire Wire Line
	10050 7700 14700 7700
Wire Wire Line
	10050 7800 14700 7800
Wire Wire Line
	10050 7950 14700 7950
Wire Wire Line
	10050 8050 14700 8050
Wire Bus Line
	10050 8200 14700 8200
Wire Wire Line
	19750 9500 19500 9500
Wire Wire Line
	19500 9600 19750 9600
Wire Wire Line
	19750 9750 19500 9750
Wire Wire Line
	19500 9850 19750 9850
Wire Wire Line
	14050 6400 14700 6400
Wire Wire Line
	14700 6250 14050 6250
Wire Wire Line
	14050 6100 14700 6100
Wire Wire Line
	14700 6000 14050 6000
Wire Wire Line
	14050 5900 14700 5900
Wire Wire Line
	14700 5800 14050 5800
Wire Wire Line
	14050 5700 14700 5700
Wire Wire Line
	14700 5550 14050 5550
Wire Wire Line
	14050 5450 14700 5450
Wire Wire Line
	14700 5350 14050 5350
Wire Wire Line
	14050 5200 14700 5200
Wire Wire Line
	14700 5100 14050 5100
Wire Wire Line
	14050 5000 14700 5000
Wire Wire Line
	14050 6600 14700 6600
Wire Wire Line
	14700 6700 14050 6700
Wire Wire Line
	21100 9500 21150 9500
Wire Wire Line
	21150 9500 21150 3550
Wire Wire Line
	21150 3550 14650 3550
Wire Wire Line
	14650 3550 14650 4800
Wire Wire Line
	14650 4800 14050 4800
Wire Wire Line
	14050 4700 14600 4700
Wire Wire Line
	14600 4700 14600 3450
Wire Wire Line
	14050 4600 14550 4600
Wire Wire Line
	14550 4600 14550 3350
Wire Wire Line
	14550 3350 21350 3350
Wire Wire Line
	21350 3350 21350 9700
Wire Wire Line
	21350 9700 21100 9700
Wire Wire Line
	21100 9600 21250 9600
Wire Wire Line
	21250 9600 21250 3450
Wire Wire Line
	21250 3450 14600 3450
Wire Wire Line
	14050 4500 14500 4500
Wire Wire Line
	14500 4500 14500 3250
Wire Wire Line
	14500 3250 21450 3250
Wire Wire Line
	21450 3250 21450 9800
Wire Wire Line
	21450 9800 21100 9800
Wire Wire Line
	21100 9900 21550 9900
Wire Wire Line
	21550 9900 21550 3150
Wire Wire Line
	21550 3150 14450 3150
Wire Wire Line
	14450 3150 14450 4400
Wire Wire Line
	14450 4400 14050 4400
Wire Wire Line
	14050 4300 14400 4300
Wire Wire Line
	14400 4300 14400 3050
Wire Wire Line
	14400 3050 21650 3050
Wire Wire Line
	21650 3050 21650 10000
Wire Wire Line
	21650 10000 21100 10000
Wire Wire Line
	21100 10100 21750 10100
Wire Wire Line
	21750 10100 21750 2950
Wire Wire Line
	21750 2950 14350 2950
Wire Wire Line
	14350 2950 14350 4200
Wire Wire Line
	14350 4200 14050 4200
Wire Wire Line
	11750 4200 11500 4200
Wire Wire Line
	11500 4200 11500 3800
Wire Wire Line
	11500 3800 10050 3800
Wire Wire Line
	10050 3900 11400 3900
Wire Wire Line
	11400 3900 11400 4300
Wire Wire Line
	11400 4300 11750 4300
Wire Wire Line
	11750 4400 11300 4400
Wire Wire Line
	11300 4400 11300 4000
Wire Wire Line
	11300 4000 10050 4000
Wire Wire Line
	10050 4100 11200 4100
Wire Wire Line
	11200 4100 11200 4500
Wire Wire Line
	11200 4500 11750 4500
Wire Wire Line
	11750 4600 11100 4600
Wire Wire Line
	11100 4600 11100 4200
Wire Wire Line
	11100 4200 10050 4200
Wire Wire Line
	10050 4300 11000 4300
Wire Wire Line
	11000 4300 11000 4700
Wire Wire Line
	11000 4700 11750 4700
Wire Wire Line
	11750 4800 10900 4800
Wire Wire Line
	10900 4800 10900 4400
Wire Wire Line
	10900 4400 10050 4400
$Sheet
S 7300 4700 2750 2200
U 596E761C
F0 "PL: Bank 35" 60
F1 "zynq_pl_35.sch" 60
F2 "FRAME_REQ_0_18" O R 10050 5000 60 
F3 "T_EXP1_0_18" O R 10050 5100 60 
F4 "T_EXP2_0_18" O R 10050 5200 60 
F5 "FRAME_REQ_1_18" O R 10050 5350 60 
F6 "T_EXP2_1_18" O R 10050 5550 60 
F7 "T_EXP1_1_18" O R 10050 5450 60 
F8 "CAM_SPI_CLK_18" O R 10050 5700 60 
F9 "CAM_SPI_MOSI_18" O R 10050 5800 60 
F10 "CAM_SPI_MISO_18" I R 10050 5900 60 
F11 "CAM_SPI_EN_1_18" O R 10050 6100 60 
F12 "CAM_SPI_EN_0_18" O R 10050 6000 60 
F13 "CAM_CLK_REF_18" O R 10050 6300 60 
F14 "CAM_RESET_18" O R 10050 6450 60 
F15 "CAM_SCL_18" B R 10050 6600 60 
F16 "CAM_SDA_18" B R 10050 6700 60 
$EndSheet
Wire Wire Line
	10050 5000 11750 5000
Wire Wire Line
	11750 5100 10050 5100
Wire Wire Line
	10050 5200 11750 5200
Wire Wire Line
	11750 5350 10050 5350
Wire Wire Line
	10050 5450 11750 5450
Wire Wire Line
	11750 5550 10050 5550
Wire Wire Line
	10050 5700 11750 5700
Wire Wire Line
	11750 5800 10050 5800
Wire Wire Line
	10050 5900 11750 5900
Wire Wire Line
	11750 6000 10050 6000
Wire Wire Line
	10050 6100 11750 6100
Wire Wire Line
	11750 6300 10050 6300
Wire Wire Line
	10050 6450 11750 6450
Wire Wire Line
	11750 6600 10050 6600
Wire Wire Line
	10050 6700 11750 6700
$EndSCHEMATC
