<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="a82" solutionName="solution_gen" date="2023-05-26T13:21:54.913+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="a82" solutionName="solution_cpr" date="2023-05-26T13:15:56.208+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="a82" solutionName="solution_gen" date="2023-05-26T13:26:17.824+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/AESL_deadlock_kernel_monitor_top.v:18]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.gen_z_real_ROM_AUTO_1R&#xA;Compiling module xil_defaultlib.gen_z_imag_ROM_AUTO_1R&#xA;Compiling module xil_defaultlib.gen_flow_control_loop_pipe&#xA;Compiling module xil_defaultlib.gen_regslice_both(DataWidth=64)&#xA;Compiling module xil_defaultlib.gen&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8800,WIDTH=64)&#xA;Compiling module xil_defaultlib.AESL_axi_s_gst&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_gen_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot gen&#xA;&#xA;&#xA;****** xsim v2022.2.2 (64-bit)&#xA;  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023&#xA;  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023&#xA;    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/gen/xsim_script.tcl&#xA;# xsim {gen} -autoloadwcfg -tclbatch {gen.tcl}&#xA;Time resolution is 1 ps&#xA;source gen.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;88155000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 88215 ns : File &quot;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_gen/sim/verilog/gen.autotb.v&quot; Line 210&#xA;## quit" projectName="a82" solutionName="solution_gen" date="2023-05-26T13:26:16.921+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="a82" solutionName="solution_gen" date="2023-05-26T13:25:41.946+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="a82" solutionName="solution_gen" date="2023-05-26T13:25:35.387+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="a82" solutionName="solution_gen" date="2023-05-26T13:25:18.609+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="a82" solutionName="solution_cpr" date="2023-05-26T13:18:45.882+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_cpr/sim/verilog/AESL_deadlock_kernel_monitor_top.v:22]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.cyclicPrefixRemoval_x_real_RAM_A...&#xA;Compiling module xil_defaultlib.cyclicPrefixRemoval_flow_control...&#xA;Compiling module xil_defaultlib.cyclicPrefixRemoval_cyclicPrefix...&#xA;Compiling module xil_defaultlib.cyclicPrefixRemoval_regslice_bot...&#xA;Compiling module xil_defaultlib.cyclicPrefixRemoval&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8800,WIDTH=64)&#xA;Compiling module xil_defaultlib.AESL_axi_s_inpstream&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8192,WIDTH=64)&#xA;Compiling module xil_defaultlib.AESL_axi_s_oupstream&#xA;Compiling module xil_defaultlib.fifo(DEPTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_z&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_cyclicPrefixRemoval_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot cyclicPrefixRemoval&#xA;&#xA;&#xA;****** xsim v2022.2.2 (64-bit)&#xA;  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023&#xA;  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023&#xA;    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/cyclicPrefixRemoval/xsim_script.tcl&#xA;# xsim {cyclicPrefixRemoval} -autoloadwcfg -tclbatch {cyclicPrefixRemoval.tcl}&#xA;Time resolution is 1 ps&#xA;source cyclicPrefixRemoval.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;170125000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 170185 ns : File &quot;/home/sam-admin/git/Training/HLS_Vivado/A8/vitis/meth2/a82/solution_cpr/sim/verilog/cyclicPrefixRemoval.autotb.v&quot; Line 296&#xA;## quit" projectName="a82" solutionName="solution_cpr" date="2023-05-26T13:18:45.592+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="a82" solutionName="solution_cpr" date="2023-05-26T13:18:22.031+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="a82" solutionName="solution_cpr" date="2023-05-26T13:18:18.092+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="a82" solutionName="solution_gen" date="2023-05-26T15:42:45.638+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'puschTxAfterChannelImag.txt'" projectName="a82" solutionName="solution_gen" date="2023-05-26T15:42:30.516+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'puschTxAfterChannelReal.txt'" projectName="a82" solutionName="solution_gen" date="2023-05-26T15:42:30.504+0530" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
