
stm_audio_board_DISPLAY_test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000018ac  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001b44  08001b44  00011b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b54  08001b54  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001b54  08001b54  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001b54  08001b54  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b54  08001b54  00011b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001b58  08001b58  00011b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08001b5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  24000010  08001b6c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000030  08001b6c  00020030  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007375  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001250  00000000  00000000  000273b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  00028608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000600  00000000  00000000  00028ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ccf3  00000000  00000000  000292a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000070b7  00000000  00000000  00065f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018b71a  00000000  00000000  0006d04a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001f8764  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000193c  00000000  00000000  001f87b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001b2c 	.word	0x08001b2c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001b2c 	.word	0x08001b2c

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	; (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	; (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	; (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	; (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	; (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	; (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	; (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	; (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	; (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	; (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	; (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	; (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	; (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	; (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	; (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	; (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	; (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	; (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	; (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	; (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800040a:	4b55      	ldr	r3, [pc, #340]	; (8000560 <main+0x15c>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000412:	2b00      	cmp	r3, #0
 8000414:	d11b      	bne.n	800044e <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000416:	f3bf 8f4f 	dsb	sy
}
 800041a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800041c:	f3bf 8f6f 	isb	sy
}
 8000420:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000422:	4b4f      	ldr	r3, [pc, #316]	; (8000560 <main+0x15c>)
 8000424:	2200      	movs	r2, #0
 8000426:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800042a:	f3bf 8f4f 	dsb	sy
}
 800042e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000430:	f3bf 8f6f 	isb	sy
}
 8000434:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000436:	4b4a      	ldr	r3, [pc, #296]	; (8000560 <main+0x15c>)
 8000438:	695b      	ldr	r3, [r3, #20]
 800043a:	4a49      	ldr	r2, [pc, #292]	; (8000560 <main+0x15c>)
 800043c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000440:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000442:	f3bf 8f4f 	dsb	sy
}
 8000446:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000448:	f3bf 8f6f 	isb	sy
}
 800044c:	e000      	b.n	8000450 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800044e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000450:	4b43      	ldr	r3, [pc, #268]	; (8000560 <main+0x15c>)
 8000452:	695b      	ldr	r3, [r3, #20]
 8000454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000458:	2b00      	cmp	r3, #0
 800045a:	d138      	bne.n	80004ce <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800045c:	4b40      	ldr	r3, [pc, #256]	; (8000560 <main+0x15c>)
 800045e:	2200      	movs	r2, #0
 8000460:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000464:	f3bf 8f4f 	dsb	sy
}
 8000468:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800046a:	4b3d      	ldr	r3, [pc, #244]	; (8000560 <main+0x15c>)
 800046c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000470:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000472:	693b      	ldr	r3, [r7, #16]
 8000474:	0b5b      	lsrs	r3, r3, #13
 8000476:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800047a:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800047c:	693b      	ldr	r3, [r7, #16]
 800047e:	08db      	lsrs	r3, r3, #3
 8000480:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000484:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	015a      	lsls	r2, r3, #5
 800048a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800048e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000490:	68ba      	ldr	r2, [r7, #8]
 8000492:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000494:	4932      	ldr	r1, [pc, #200]	; (8000560 <main+0x15c>)
 8000496:	4313      	orrs	r3, r2
 8000498:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800049c:	68bb      	ldr	r3, [r7, #8]
 800049e:	1e5a      	subs	r2, r3, #1
 80004a0:	60ba      	str	r2, [r7, #8]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d1ef      	bne.n	8000486 <main+0x82>
    } while(sets-- != 0U);
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	1e5a      	subs	r2, r3, #1
 80004aa:	60fa      	str	r2, [r7, #12]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d1e5      	bne.n	800047c <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 80004b0:	f3bf 8f4f 	dsb	sy
}
 80004b4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80004b6:	4b2a      	ldr	r3, [pc, #168]	; (8000560 <main+0x15c>)
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	4a29      	ldr	r2, [pc, #164]	; (8000560 <main+0x15c>)
 80004bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80004c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004c2:	f3bf 8f4f 	dsb	sy
}
 80004c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004c8:	f3bf 8f6f 	isb	sy
}
 80004cc:	e000      	b.n	80004d0 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004ce:	bf00      	nop
  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80004d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004d4:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80004d6:	bf00      	nop
 80004d8:	4b22      	ldr	r3, [pc, #136]	; (8000564 <main+0x160>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d004      	beq.n	80004ee <main+0xea>
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	1e5a      	subs	r2, r3, #1
 80004e8:	617a      	str	r2, [r7, #20]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	dcf4      	bgt.n	80004d8 <main+0xd4>
  if ( timeout < 0 )
 80004ee:	697b      	ldr	r3, [r7, #20]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	da01      	bge.n	80004f8 <main+0xf4>
  {
  Error_Handler();
 80004f4:	f000 f8e6 	bl	80006c4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 f958 	bl	80007ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f834 	bl	8000568 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000500:	4b18      	ldr	r3, [pc, #96]	; (8000564 <main+0x160>)
 8000502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000506:	4a17      	ldr	r2, [pc, #92]	; (8000564 <main+0x160>)
 8000508:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800050c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000510:	4b14      	ldr	r3, [pc, #80]	; (8000564 <main+0x160>)
 8000512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800051e:	2000      	movs	r0, #0
 8000520:	f000 fac6 	bl	8000ab0 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000524:	2100      	movs	r1, #0
 8000526:	2000      	movs	r0, #0
 8000528:	f000 fadc 	bl	8000ae4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800052c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000530:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000532:	bf00      	nop
 8000534:	4b0b      	ldr	r3, [pc, #44]	; (8000564 <main+0x160>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800053c:	2b00      	cmp	r3, #0
 800053e:	d104      	bne.n	800054a <main+0x146>
 8000540:	697b      	ldr	r3, [r7, #20]
 8000542:	1e5a      	subs	r2, r3, #1
 8000544:	617a      	str	r2, [r7, #20]
 8000546:	2b00      	cmp	r3, #0
 8000548:	dcf4      	bgt.n	8000534 <main+0x130>
if ( timeout < 0 )
 800054a:	697b      	ldr	r3, [r7, #20]
 800054c:	2b00      	cmp	r3, #0
 800054e:	da01      	bge.n	8000554 <main+0x150>
{
Error_Handler();
 8000550:	f000 f8b8 	bl	80006c4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000554:	f000 f89c 	bl	8000690 <MX_GPIO_Init>
  MX_DMA_Init();
 8000558:	f000 f880 	bl	800065c <MX_DMA_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800055c:	e7fe      	b.n	800055c <main+0x158>
 800055e:	bf00      	nop
 8000560:	e000ed00 	.word	0xe000ed00
 8000564:	58024400 	.word	0x58024400

08000568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b09c      	sub	sp, #112	; 0x70
 800056c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000572:	224c      	movs	r2, #76	; 0x4c
 8000574:	2100      	movs	r1, #0
 8000576:	4618      	mov	r0, r3
 8000578:	f001 fad0 	bl	8001b1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	2220      	movs	r2, #32
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f001 faca 	bl	8001b1c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000588:	2004      	movs	r0, #4
 800058a:	f000 fabf 	bl	8000b0c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800058e:	2300      	movs	r3, #0
 8000590:	603b      	str	r3, [r7, #0]
 8000592:	4b30      	ldr	r3, [pc, #192]	; (8000654 <SystemClock_Config+0xec>)
 8000594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000596:	4a2f      	ldr	r2, [pc, #188]	; (8000654 <SystemClock_Config+0xec>)
 8000598:	f023 0301 	bic.w	r3, r3, #1
 800059c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800059e:	4b2d      	ldr	r3, [pc, #180]	; (8000654 <SystemClock_Config+0xec>)
 80005a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005a2:	f003 0301 	and.w	r3, r3, #1
 80005a6:	603b      	str	r3, [r7, #0]
 80005a8:	4b2b      	ldr	r3, [pc, #172]	; (8000658 <SystemClock_Config+0xf0>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	4a2a      	ldr	r2, [pc, #168]	; (8000658 <SystemClock_Config+0xf0>)
 80005ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005b2:	6193      	str	r3, [r2, #24]
 80005b4:	4b28      	ldr	r3, [pc, #160]	; (8000658 <SystemClock_Config+0xf0>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005bc:	603b      	str	r3, [r7, #0]
 80005be:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005c0:	bf00      	nop
 80005c2:	4b25      	ldr	r3, [pc, #148]	; (8000658 <SystemClock_Config+0xf0>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80005ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80005ce:	d1f8      	bne.n	80005c2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d0:	2301      	movs	r3, #1
 80005d2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005da:	2302      	movs	r3, #2
 80005dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005de:	2302      	movs	r3, #2
 80005e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80005e2:	2302      	movs	r3, #2
 80005e4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80005e6:	230c      	movs	r3, #12
 80005e8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80005ea:	2302      	movs	r3, #2
 80005ec:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80005ee:	2302      	movs	r3, #2
 80005f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005f2:	2302      	movs	r3, #2
 80005f4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80005f6:	230c      	movs	r3, #12
 80005f8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80005fa:	2302      	movs	r3, #2
 80005fc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005fe:	2300      	movs	r3, #0
 8000600:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000602:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000606:	4618      	mov	r0, r3
 8000608:	f000 fada 	bl	8000bc0 <HAL_RCC_OscConfig>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000612:	f000 f857 	bl	80006c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000616:	233f      	movs	r3, #63	; 0x3f
 8000618:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061a:	2303      	movs	r3, #3
 800061c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800061e:	2300      	movs	r3, #0
 8000620:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000622:	2300      	movs	r3, #0
 8000624:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000626:	2300      	movs	r3, #0
 8000628:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800062a:	2300      	movs	r3, #0
 800062c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800062e:	2300      	movs	r3, #0
 8000630:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000632:	2300      	movs	r3, #0
 8000634:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000636:	1d3b      	adds	r3, r7, #4
 8000638:	2101      	movs	r1, #1
 800063a:	4618      	mov	r0, r3
 800063c:	f000 ff1a 	bl	8001474 <HAL_RCC_ClockConfig>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000646:	f000 f83d 	bl	80006c4 <Error_Handler>
  }
}
 800064a:	bf00      	nop
 800064c:	3770      	adds	r7, #112	; 0x70
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	58000400 	.word	0x58000400
 8000658:	58024800 	.word	0x58024800

0800065c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000662:	4b0a      	ldr	r3, [pc, #40]	; (800068c <MX_DMA_Init+0x30>)
 8000664:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000668:	4a08      	ldr	r2, [pc, #32]	; (800068c <MX_DMA_Init+0x30>)
 800066a:	f043 0302 	orr.w	r3, r3, #2
 800066e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000672:	4b06      	ldr	r3, [pc, #24]	; (800068c <MX_DMA_Init+0x30>)
 8000674:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000678:	f003 0302 	and.w	r3, r3, #2
 800067c:	607b      	str	r3, [r7, #4]
 800067e:	687b      	ldr	r3, [r7, #4]

}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	58024400 	.word	0x58024400

08000690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000696:	4b0a      	ldr	r3, [pc, #40]	; (80006c0 <MX_GPIO_Init+0x30>)
 8000698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800069c:	4a08      	ldr	r2, [pc, #32]	; (80006c0 <MX_GPIO_Init+0x30>)
 800069e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006a6:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_GPIO_Init+0x30>)
 80006a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]

}
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	58024400 	.word	0x58024400

080006c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80006c8:	b672      	cpsid	i
}
 80006ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006cc:	e7fe      	b.n	80006cc <Error_Handler+0x8>
	...

080006d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d6:	4b0a      	ldr	r3, [pc, #40]	; (8000700 <HAL_MspInit+0x30>)
 80006d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80006dc:	4a08      	ldr	r2, [pc, #32]	; (8000700 <HAL_MspInit+0x30>)
 80006de:	f043 0302 	orr.w	r3, r3, #2
 80006e2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80006e6:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_MspInit+0x30>)
 80006e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80006ec:	f003 0302 	and.w	r3, r3, #2
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f4:	bf00      	nop
 80006f6:	370c      	adds	r7, #12
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	58024400 	.word	0x58024400

08000704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <NMI_Handler+0x4>

0800070a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800070e:	e7fe      	b.n	800070e <HardFault_Handler+0x4>

08000710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000714:	e7fe      	b.n	8000714 <MemManage_Handler+0x4>

08000716 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800071a:	e7fe      	b.n	800071a <BusFault_Handler+0x4>

0800071c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000720:	e7fe      	b.n	8000720 <UsageFault_Handler+0x4>

08000722 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000722:	b480      	push	{r7}
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800073e:	b480      	push	{r7}
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000742:	bf00      	nop
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr

0800074c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000750:	f000 f89e 	bl	8000890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}

08000758 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000758:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000790 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800075c:	f7ff fdbc 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000760:	480c      	ldr	r0, [pc, #48]	; (8000794 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000762:	490d      	ldr	r1, [pc, #52]	; (8000798 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000764:	4a0d      	ldr	r2, [pc, #52]	; (800079c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000766:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000768:	e002      	b.n	8000770 <LoopCopyDataInit>

0800076a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800076a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800076c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800076e:	3304      	adds	r3, #4

08000770 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000770:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000772:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000774:	d3f9      	bcc.n	800076a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000776:	4a0a      	ldr	r2, [pc, #40]	; (80007a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000778:	4c0a      	ldr	r4, [pc, #40]	; (80007a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800077a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800077c:	e001      	b.n	8000782 <LoopFillZerobss>

0800077e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800077e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000780:	3204      	adds	r2, #4

08000782 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000782:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000784:	d3fb      	bcc.n	800077e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000786:	f001 f9a5 	bl	8001ad4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800078a:	f7ff fe3b 	bl	8000404 <main>
  bx  lr
 800078e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000790:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000794:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000798:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800079c:	08001b5c 	.word	0x08001b5c
  ldr r2, =_sbss
 80007a0:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80007a4:	24000030 	.word	0x24000030

080007a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007a8:	e7fe      	b.n	80007a8 <ADC3_IRQHandler>
	...

080007ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007b2:	2003      	movs	r0, #3
 80007b4:	f000 f94a 	bl	8000a4c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80007b8:	f001 f812 	bl	80017e0 <HAL_RCC_GetSysClockFreq>
 80007bc:	4602      	mov	r2, r0
 80007be:	4b15      	ldr	r3, [pc, #84]	; (8000814 <HAL_Init+0x68>)
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	0a1b      	lsrs	r3, r3, #8
 80007c4:	f003 030f 	and.w	r3, r3, #15
 80007c8:	4913      	ldr	r1, [pc, #76]	; (8000818 <HAL_Init+0x6c>)
 80007ca:	5ccb      	ldrb	r3, [r1, r3]
 80007cc:	f003 031f 	and.w	r3, r3, #31
 80007d0:	fa22 f303 	lsr.w	r3, r2, r3
 80007d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <HAL_Init+0x68>)
 80007d8:	699b      	ldr	r3, [r3, #24]
 80007da:	f003 030f 	and.w	r3, r3, #15
 80007de:	4a0e      	ldr	r2, [pc, #56]	; (8000818 <HAL_Init+0x6c>)
 80007e0:	5cd3      	ldrb	r3, [r2, r3]
 80007e2:	f003 031f 	and.w	r3, r3, #31
 80007e6:	687a      	ldr	r2, [r7, #4]
 80007e8:	fa22 f303 	lsr.w	r3, r2, r3
 80007ec:	4a0b      	ldr	r2, [pc, #44]	; (800081c <HAL_Init+0x70>)
 80007ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80007f0:	4a0b      	ldr	r2, [pc, #44]	; (8000820 <HAL_Init+0x74>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007f6:	200f      	movs	r0, #15
 80007f8:	f000 f814 	bl	8000824 <HAL_InitTick>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000802:	2301      	movs	r3, #1
 8000804:	e002      	b.n	800080c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000806:	f7ff ff63 	bl	80006d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800080a:	2300      	movs	r3, #0
}
 800080c:	4618      	mov	r0, r3
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	58024400 	.word	0x58024400
 8000818:	08001b44 	.word	0x08001b44
 800081c:	24000004 	.word	0x24000004
 8000820:	24000000 	.word	0x24000000

08000824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800082c:	4b15      	ldr	r3, [pc, #84]	; (8000884 <HAL_InitTick+0x60>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d101      	bne.n	8000838 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000834:	2301      	movs	r3, #1
 8000836:	e021      	b.n	800087c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000838:	4b13      	ldr	r3, [pc, #76]	; (8000888 <HAL_InitTick+0x64>)
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	4b11      	ldr	r3, [pc, #68]	; (8000884 <HAL_InitTick+0x60>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	4619      	mov	r1, r3
 8000842:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000846:	fbb3 f3f1 	udiv	r3, r3, r1
 800084a:	fbb2 f3f3 	udiv	r3, r2, r3
 800084e:	4618      	mov	r0, r3
 8000850:	f000 f921 	bl	8000a96 <HAL_SYSTICK_Config>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	e00e      	b.n	800087c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2b0f      	cmp	r3, #15
 8000862:	d80a      	bhi.n	800087a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000864:	2200      	movs	r2, #0
 8000866:	6879      	ldr	r1, [r7, #4]
 8000868:	f04f 30ff 	mov.w	r0, #4294967295
 800086c:	f000 f8f9 	bl	8000a62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000870:	4a06      	ldr	r2, [pc, #24]	; (800088c <HAL_InitTick+0x68>)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000876:	2300      	movs	r3, #0
 8000878:	e000      	b.n	800087c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800087a:	2301      	movs	r3, #1
}
 800087c:	4618      	mov	r0, r3
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	2400000c 	.word	0x2400000c
 8000888:	24000000 	.word	0x24000000
 800088c:	24000008 	.word	0x24000008

08000890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <HAL_IncTick+0x20>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	461a      	mov	r2, r3
 800089a:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <HAL_IncTick+0x24>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4413      	add	r3, r2
 80008a0:	4a04      	ldr	r2, [pc, #16]	; (80008b4 <HAL_IncTick+0x24>)
 80008a2:	6013      	str	r3, [r2, #0]
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	2400000c 	.word	0x2400000c
 80008b4:	2400002c 	.word	0x2400002c

080008b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  return uwTick;
 80008bc:	4b03      	ldr	r3, [pc, #12]	; (80008cc <HAL_GetTick+0x14>)
 80008be:	681b      	ldr	r3, [r3, #0]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	2400002c 	.word	0x2400002c

080008d0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80008d4:	4b03      	ldr	r3, [pc, #12]	; (80008e4 <HAL_GetREVID+0x14>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	0c1b      	lsrs	r3, r3, #16
}
 80008da:	4618      	mov	r0, r3
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	5c001000 	.word	0x5c001000

080008e8 <__NVIC_SetPriorityGrouping>:
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008f8:	4b0b      	ldr	r3, [pc, #44]	; (8000928 <__NVIC_SetPriorityGrouping+0x40>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000904:	4013      	ands	r3, r2
 8000906:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000910:	4b06      	ldr	r3, [pc, #24]	; (800092c <__NVIC_SetPriorityGrouping+0x44>)
 8000912:	4313      	orrs	r3, r2
 8000914:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000916:	4a04      	ldr	r2, [pc, #16]	; (8000928 <__NVIC_SetPriorityGrouping+0x40>)
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	60d3      	str	r3, [r2, #12]
}
 800091c:	bf00      	nop
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr
 8000928:	e000ed00 	.word	0xe000ed00
 800092c:	05fa0000 	.word	0x05fa0000

08000930 <__NVIC_GetPriorityGrouping>:
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000934:	4b04      	ldr	r3, [pc, #16]	; (8000948 <__NVIC_GetPriorityGrouping+0x18>)
 8000936:	68db      	ldr	r3, [r3, #12]
 8000938:	0a1b      	lsrs	r3, r3, #8
 800093a:	f003 0307 	and.w	r3, r3, #7
}
 800093e:	4618      	mov	r0, r3
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <__NVIC_SetPriority>:
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	6039      	str	r1, [r7, #0]
 8000956:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000958:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800095c:	2b00      	cmp	r3, #0
 800095e:	db0a      	blt.n	8000976 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	b2da      	uxtb	r2, r3
 8000964:	490c      	ldr	r1, [pc, #48]	; (8000998 <__NVIC_SetPriority+0x4c>)
 8000966:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800096a:	0112      	lsls	r2, r2, #4
 800096c:	b2d2      	uxtb	r2, r2
 800096e:	440b      	add	r3, r1
 8000970:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000974:	e00a      	b.n	800098c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	b2da      	uxtb	r2, r3
 800097a:	4908      	ldr	r1, [pc, #32]	; (800099c <__NVIC_SetPriority+0x50>)
 800097c:	88fb      	ldrh	r3, [r7, #6]
 800097e:	f003 030f 	and.w	r3, r3, #15
 8000982:	3b04      	subs	r3, #4
 8000984:	0112      	lsls	r2, r2, #4
 8000986:	b2d2      	uxtb	r2, r2
 8000988:	440b      	add	r3, r1
 800098a:	761a      	strb	r2, [r3, #24]
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	e000e100 	.word	0xe000e100
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <NVIC_EncodePriority>:
{
 80009a0:	b480      	push	{r7}
 80009a2:	b089      	sub	sp, #36	; 0x24
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	f003 0307 	and.w	r3, r3, #7
 80009b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	f1c3 0307 	rsb	r3, r3, #7
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	bf28      	it	cs
 80009be:	2304      	movcs	r3, #4
 80009c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009c2:	69fb      	ldr	r3, [r7, #28]
 80009c4:	3304      	adds	r3, #4
 80009c6:	2b06      	cmp	r3, #6
 80009c8:	d902      	bls.n	80009d0 <NVIC_EncodePriority+0x30>
 80009ca:	69fb      	ldr	r3, [r7, #28]
 80009cc:	3b03      	subs	r3, #3
 80009ce:	e000      	b.n	80009d2 <NVIC_EncodePriority+0x32>
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d4:	f04f 32ff 	mov.w	r2, #4294967295
 80009d8:	69bb      	ldr	r3, [r7, #24]
 80009da:	fa02 f303 	lsl.w	r3, r2, r3
 80009de:	43da      	mvns	r2, r3
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	401a      	ands	r2, r3
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009e8:	f04f 31ff 	mov.w	r1, #4294967295
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	fa01 f303 	lsl.w	r3, r1, r3
 80009f2:	43d9      	mvns	r1, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f8:	4313      	orrs	r3, r2
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	3724      	adds	r7, #36	; 0x24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
	...

08000a08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3b01      	subs	r3, #1
 8000a14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a18:	d301      	bcc.n	8000a1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	e00f      	b.n	8000a3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <SysTick_Config+0x40>)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	3b01      	subs	r3, #1
 8000a24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a26:	210f      	movs	r1, #15
 8000a28:	f04f 30ff 	mov.w	r0, #4294967295
 8000a2c:	f7ff ff8e 	bl	800094c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <SysTick_Config+0x40>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a36:	4b04      	ldr	r3, [pc, #16]	; (8000a48 <SysTick_Config+0x40>)
 8000a38:	2207      	movs	r2, #7
 8000a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	e000e010 	.word	0xe000e010

08000a4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f7ff ff47 	bl	80008e8 <__NVIC_SetPriorityGrouping>
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a62:	b580      	push	{r7, lr}
 8000a64:	b086      	sub	sp, #24
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	4603      	mov	r3, r0
 8000a6a:	60b9      	str	r1, [r7, #8]
 8000a6c:	607a      	str	r2, [r7, #4]
 8000a6e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a70:	f7ff ff5e 	bl	8000930 <__NVIC_GetPriorityGrouping>
 8000a74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	68b9      	ldr	r1, [r7, #8]
 8000a7a:	6978      	ldr	r0, [r7, #20]
 8000a7c:	f7ff ff90 	bl	80009a0 <NVIC_EncodePriority>
 8000a80:	4602      	mov	r2, r0
 8000a82:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a86:	4611      	mov	r1, r2
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ff5f 	bl	800094c <__NVIC_SetPriority>
}
 8000a8e:	bf00      	nop
 8000a90:	3718      	adds	r7, #24
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b082      	sub	sp, #8
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f7ff ffb2 	bl	8000a08 <SysTick_Config>
 8000aa4:	4603      	mov	r3, r0
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8000ab8:	4a08      	ldr	r2, [pc, #32]	; (8000adc <HAL_HSEM_FastTake+0x2c>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	3320      	adds	r3, #32
 8000abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac2:	4a07      	ldr	r2, [pc, #28]	; (8000ae0 <HAL_HSEM_FastTake+0x30>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d101      	bne.n	8000acc <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	e000      	b.n	8000ace <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8000acc:	2301      	movs	r3, #1
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	58026400 	.word	0x58026400
 8000ae0:	80000300 	.word	0x80000300

08000ae4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8000aee:	4906      	ldr	r1, [pc, #24]	; (8000b08 <HAL_HSEM_Release+0x24>)
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	58026400 	.word	0x58026400

08000b0c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000b14:	4b29      	ldr	r3, [pc, #164]	; (8000bbc <HAL_PWREx_ConfigSupply+0xb0>)
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	f003 0307 	and.w	r3, r3, #7
 8000b1c:	2b06      	cmp	r3, #6
 8000b1e:	d00a      	beq.n	8000b36 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000b20:	4b26      	ldr	r3, [pc, #152]	; (8000bbc <HAL_PWREx_ConfigSupply+0xb0>)
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d001      	beq.n	8000b32 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e040      	b.n	8000bb4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e03e      	b.n	8000bb4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000b36:	4b21      	ldr	r3, [pc, #132]	; (8000bbc <HAL_PWREx_ConfigSupply+0xb0>)
 8000b38:	68db      	ldr	r3, [r3, #12]
 8000b3a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8000b3e:	491f      	ldr	r1, [pc, #124]	; (8000bbc <HAL_PWREx_ConfigSupply+0xb0>)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000b46:	f7ff feb7 	bl	80008b8 <HAL_GetTick>
 8000b4a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000b4c:	e009      	b.n	8000b62 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000b4e:	f7ff feb3 	bl	80008b8 <HAL_GetTick>
 8000b52:	4602      	mov	r2, r0
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	1ad3      	subs	r3, r2, r3
 8000b58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b5c:	d901      	bls.n	8000b62 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e028      	b.n	8000bb4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000b62:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <HAL_PWREx_ConfigSupply+0xb0>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b6e:	d1ee      	bne.n	8000b4e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b1e      	cmp	r3, #30
 8000b74:	d008      	beq.n	8000b88 <HAL_PWREx_ConfigSupply+0x7c>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2b2e      	cmp	r3, #46	; 0x2e
 8000b7a:	d005      	beq.n	8000b88 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b1d      	cmp	r3, #29
 8000b80:	d002      	beq.n	8000b88 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2b2d      	cmp	r3, #45	; 0x2d
 8000b86:	d114      	bne.n	8000bb2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8000b88:	f7ff fe96 	bl	80008b8 <HAL_GetTick>
 8000b8c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000b8e:	e009      	b.n	8000ba4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000b90:	f7ff fe92 	bl	80008b8 <HAL_GetTick>
 8000b94:	4602      	mov	r2, r0
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b9e:	d901      	bls.n	8000ba4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	e007      	b.n	8000bb4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000ba4:	4b05      	ldr	r3, [pc, #20]	; (8000bbc <HAL_PWREx_ConfigSupply+0xb0>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bb0:	d1ee      	bne.n	8000b90 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	58024800 	.word	0x58024800

08000bc0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08c      	sub	sp, #48	; 0x30
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d102      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	f000 bc48 	b.w	8001464 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f000 8088 	beq.w	8000cf2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000be2:	4b99      	ldr	r3, [pc, #612]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000be4:	691b      	ldr	r3, [r3, #16]
 8000be6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000bea:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000bec:	4b96      	ldr	r3, [pc, #600]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bf0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bf4:	2b10      	cmp	r3, #16
 8000bf6:	d007      	beq.n	8000c08 <HAL_RCC_OscConfig+0x48>
 8000bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bfa:	2b18      	cmp	r3, #24
 8000bfc:	d111      	bne.n	8000c22 <HAL_RCC_OscConfig+0x62>
 8000bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c00:	f003 0303 	and.w	r3, r3, #3
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d10c      	bne.n	8000c22 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c08:	4b8f      	ldr	r3, [pc, #572]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d06d      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x130>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d169      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	f000 bc21 	b.w	8001464 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c2a:	d106      	bne.n	8000c3a <HAL_RCC_OscConfig+0x7a>
 8000c2c:	4b86      	ldr	r3, [pc, #536]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a85      	ldr	r2, [pc, #532]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c36:	6013      	str	r3, [r2, #0]
 8000c38:	e02e      	b.n	8000c98 <HAL_RCC_OscConfig+0xd8>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d10c      	bne.n	8000c5c <HAL_RCC_OscConfig+0x9c>
 8000c42:	4b81      	ldr	r3, [pc, #516]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a80      	ldr	r2, [pc, #512]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c4c:	6013      	str	r3, [r2, #0]
 8000c4e:	4b7e      	ldr	r3, [pc, #504]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a7d      	ldr	r2, [pc, #500]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c58:	6013      	str	r3, [r2, #0]
 8000c5a:	e01d      	b.n	8000c98 <HAL_RCC_OscConfig+0xd8>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c64:	d10c      	bne.n	8000c80 <HAL_RCC_OscConfig+0xc0>
 8000c66:	4b78      	ldr	r3, [pc, #480]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a77      	ldr	r2, [pc, #476]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c70:	6013      	str	r3, [r2, #0]
 8000c72:	4b75      	ldr	r3, [pc, #468]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a74      	ldr	r2, [pc, #464]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c7c:	6013      	str	r3, [r2, #0]
 8000c7e:	e00b      	b.n	8000c98 <HAL_RCC_OscConfig+0xd8>
 8000c80:	4b71      	ldr	r3, [pc, #452]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a70      	ldr	r2, [pc, #448]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	4b6e      	ldr	r3, [pc, #440]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a6d      	ldr	r2, [pc, #436]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d013      	beq.n	8000cc8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ca0:	f7ff fe0a 	bl	80008b8 <HAL_GetTick>
 8000ca4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ca6:	e008      	b.n	8000cba <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ca8:	f7ff fe06 	bl	80008b8 <HAL_GetTick>
 8000cac:	4602      	mov	r2, r0
 8000cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	2b64      	cmp	r3, #100	; 0x64
 8000cb4:	d901      	bls.n	8000cba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	e3d4      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000cba:	4b63      	ldr	r3, [pc, #396]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d0f0      	beq.n	8000ca8 <HAL_RCC_OscConfig+0xe8>
 8000cc6:	e014      	b.n	8000cf2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cc8:	f7ff fdf6 	bl	80008b8 <HAL_GetTick>
 8000ccc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000cce:	e008      	b.n	8000ce2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cd0:	f7ff fdf2 	bl	80008b8 <HAL_GetTick>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	2b64      	cmp	r3, #100	; 0x64
 8000cdc:	d901      	bls.n	8000ce2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	e3c0      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000ce2:	4b59      	ldr	r3, [pc, #356]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d1f0      	bne.n	8000cd0 <HAL_RCC_OscConfig+0x110>
 8000cee:	e000      	b.n	8000cf2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 0302 	and.w	r3, r3, #2
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	f000 80ca 	beq.w	8000e94 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d00:	4b51      	ldr	r3, [pc, #324]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d02:	691b      	ldr	r3, [r3, #16]
 8000d04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000d08:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000d0a:	4b4f      	ldr	r3, [pc, #316]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d0e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000d10:	6a3b      	ldr	r3, [r7, #32]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d007      	beq.n	8000d26 <HAL_RCC_OscConfig+0x166>
 8000d16:	6a3b      	ldr	r3, [r7, #32]
 8000d18:	2b18      	cmp	r3, #24
 8000d1a:	d156      	bne.n	8000dca <HAL_RCC_OscConfig+0x20a>
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	f003 0303 	and.w	r3, r3, #3
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d151      	bne.n	8000dca <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d26:	4b48      	ldr	r3, [pc, #288]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 0304 	and.w	r3, r3, #4
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d005      	beq.n	8000d3e <HAL_RCC_OscConfig+0x17e>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	68db      	ldr	r3, [r3, #12]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d101      	bne.n	8000d3e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e392      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000d3e:	4b42      	ldr	r3, [pc, #264]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f023 0219 	bic.w	r2, r3, #25
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	68db      	ldr	r3, [r3, #12]
 8000d4a:	493f      	ldr	r1, [pc, #252]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d50:	f7ff fdb2 	bl	80008b8 <HAL_GetTick>
 8000d54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d56:	e008      	b.n	8000d6a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d58:	f7ff fdae 	bl	80008b8 <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d901      	bls.n	8000d6a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e37c      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d6a:	4b37      	ldr	r3, [pc, #220]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0304 	and.w	r3, r3, #4
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d0f0      	beq.n	8000d58 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d76:	f7ff fdab 	bl	80008d0 <HAL_GetREVID>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	f241 0203 	movw	r2, #4099	; 0x1003
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d817      	bhi.n	8000db4 <HAL_RCC_OscConfig+0x1f4>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	691b      	ldr	r3, [r3, #16]
 8000d88:	2b40      	cmp	r3, #64	; 0x40
 8000d8a:	d108      	bne.n	8000d9e <HAL_RCC_OscConfig+0x1de>
 8000d8c:	4b2e      	ldr	r3, [pc, #184]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8000d94:	4a2c      	ldr	r2, [pc, #176]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000d96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d9a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d9c:	e07a      	b.n	8000e94 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d9e:	4b2a      	ldr	r3, [pc, #168]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	691b      	ldr	r3, [r3, #16]
 8000daa:	031b      	lsls	r3, r3, #12
 8000dac:	4926      	ldr	r1, [pc, #152]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000dae:	4313      	orrs	r3, r2
 8000db0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000db2:	e06f      	b.n	8000e94 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000db4:	4b24      	ldr	r3, [pc, #144]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	691b      	ldr	r3, [r3, #16]
 8000dc0:	061b      	lsls	r3, r3, #24
 8000dc2:	4921      	ldr	r1, [pc, #132]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000dc8:	e064      	b.n	8000e94 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d047      	beq.n	8000e62 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000dd2:	4b1d      	ldr	r3, [pc, #116]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f023 0219 	bic.w	r2, r3, #25
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	68db      	ldr	r3, [r3, #12]
 8000dde:	491a      	ldr	r1, [pc, #104]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000de0:	4313      	orrs	r3, r2
 8000de2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000de4:	f7ff fd68 	bl	80008b8 <HAL_GetTick>
 8000de8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000dea:	e008      	b.n	8000dfe <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dec:	f7ff fd64 	bl	80008b8 <HAL_GetTick>
 8000df0:	4602      	mov	r2, r0
 8000df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d901      	bls.n	8000dfe <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	e332      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000dfe:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f003 0304 	and.w	r3, r3, #4
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d0f0      	beq.n	8000dec <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e0a:	f7ff fd61 	bl	80008d0 <HAL_GetREVID>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	f241 0203 	movw	r2, #4099	; 0x1003
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d819      	bhi.n	8000e4c <HAL_RCC_OscConfig+0x28c>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	691b      	ldr	r3, [r3, #16]
 8000e1c:	2b40      	cmp	r3, #64	; 0x40
 8000e1e:	d108      	bne.n	8000e32 <HAL_RCC_OscConfig+0x272>
 8000e20:	4b09      	ldr	r3, [pc, #36]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8000e28:	4a07      	ldr	r2, [pc, #28]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000e2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e2e:	6053      	str	r3, [r2, #4]
 8000e30:	e030      	b.n	8000e94 <HAL_RCC_OscConfig+0x2d4>
 8000e32:	4b05      	ldr	r3, [pc, #20]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	691b      	ldr	r3, [r3, #16]
 8000e3e:	031b      	lsls	r3, r3, #12
 8000e40:	4901      	ldr	r1, [pc, #4]	; (8000e48 <HAL_RCC_OscConfig+0x288>)
 8000e42:	4313      	orrs	r3, r2
 8000e44:	604b      	str	r3, [r1, #4]
 8000e46:	e025      	b.n	8000e94 <HAL_RCC_OscConfig+0x2d4>
 8000e48:	58024400 	.word	0x58024400
 8000e4c:	4b9a      	ldr	r3, [pc, #616]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	691b      	ldr	r3, [r3, #16]
 8000e58:	061b      	lsls	r3, r3, #24
 8000e5a:	4997      	ldr	r1, [pc, #604]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	604b      	str	r3, [r1, #4]
 8000e60:	e018      	b.n	8000e94 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e62:	4b95      	ldr	r3, [pc, #596]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4a94      	ldr	r2, [pc, #592]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e68:	f023 0301 	bic.w	r3, r3, #1
 8000e6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e6e:	f7ff fd23 	bl	80008b8 <HAL_GetTick>
 8000e72:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000e74:	e008      	b.n	8000e88 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e76:	f7ff fd1f 	bl	80008b8 <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d901      	bls.n	8000e88 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8000e84:	2303      	movs	r3, #3
 8000e86:	e2ed      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000e88:	4b8b      	ldr	r3, [pc, #556]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0304 	and.w	r3, r3, #4
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d1f0      	bne.n	8000e76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 0310 	and.w	r3, r3, #16
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	f000 80a9 	beq.w	8000ff4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ea2:	4b85      	ldr	r3, [pc, #532]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000ea4:	691b      	ldr	r3, [r3, #16]
 8000ea6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000eaa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000eac:	4b82      	ldr	r3, [pc, #520]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	2b08      	cmp	r3, #8
 8000eb6:	d007      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x308>
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	2b18      	cmp	r3, #24
 8000ebc:	d13a      	bne.n	8000f34 <HAL_RCC_OscConfig+0x374>
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	f003 0303 	and.w	r3, r3, #3
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d135      	bne.n	8000f34 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000ec8:	4b7b      	ldr	r3, [pc, #492]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d005      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x320>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	69db      	ldr	r3, [r3, #28]
 8000ed8:	2b80      	cmp	r3, #128	; 0x80
 8000eda:	d001      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	e2c1      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000ee0:	f7ff fcf6 	bl	80008d0 <HAL_GetREVID>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	f241 0203 	movw	r2, #4099	; 0x1003
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d817      	bhi.n	8000f1e <HAL_RCC_OscConfig+0x35e>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	2b20      	cmp	r3, #32
 8000ef4:	d108      	bne.n	8000f08 <HAL_RCC_OscConfig+0x348>
 8000ef6:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8000efe:	4a6e      	ldr	r2, [pc, #440]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000f04:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000f06:	e075      	b.n	8000ff4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000f08:	4b6b      	ldr	r3, [pc, #428]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a1b      	ldr	r3, [r3, #32]
 8000f14:	069b      	lsls	r3, r3, #26
 8000f16:	4968      	ldr	r1, [pc, #416]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000f1c:	e06a      	b.n	8000ff4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000f1e:	4b66      	ldr	r3, [pc, #408]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6a1b      	ldr	r3, [r3, #32]
 8000f2a:	061b      	lsls	r3, r3, #24
 8000f2c:	4962      	ldr	r1, [pc, #392]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000f32:	e05f      	b.n	8000ff4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	69db      	ldr	r3, [r3, #28]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d042      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8000f3c:	4b5e      	ldr	r3, [pc, #376]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a5d      	ldr	r2, [pc, #372]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f48:	f7ff fcb6 	bl	80008b8 <HAL_GetTick>
 8000f4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8000f50:	f7ff fcb2 	bl	80008b8 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e280      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8000f62:	4b55      	ldr	r3, [pc, #340]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0f0      	beq.n	8000f50 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000f6e:	f7ff fcaf 	bl	80008d0 <HAL_GetREVID>
 8000f72:	4603      	mov	r3, r0
 8000f74:	f241 0203 	movw	r2, #4099	; 0x1003
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d817      	bhi.n	8000fac <HAL_RCC_OscConfig+0x3ec>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	2b20      	cmp	r3, #32
 8000f82:	d108      	bne.n	8000f96 <HAL_RCC_OscConfig+0x3d6>
 8000f84:	4b4c      	ldr	r3, [pc, #304]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8000f8c:	4a4a      	ldr	r2, [pc, #296]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000f92:	6053      	str	r3, [r2, #4]
 8000f94:	e02e      	b.n	8000ff4 <HAL_RCC_OscConfig+0x434>
 8000f96:	4b48      	ldr	r3, [pc, #288]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6a1b      	ldr	r3, [r3, #32]
 8000fa2:	069b      	lsls	r3, r3, #26
 8000fa4:	4944      	ldr	r1, [pc, #272]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	604b      	str	r3, [r1, #4]
 8000faa:	e023      	b.n	8000ff4 <HAL_RCC_OscConfig+0x434>
 8000fac:	4b42      	ldr	r3, [pc, #264]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	061b      	lsls	r3, r3, #24
 8000fba:	493f      	ldr	r1, [pc, #252]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	60cb      	str	r3, [r1, #12]
 8000fc0:	e018      	b.n	8000ff4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8000fc2:	4b3d      	ldr	r3, [pc, #244]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a3c      	ldr	r2, [pc, #240]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000fc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fce:	f7ff fc73 	bl	80008b8 <HAL_GetTick>
 8000fd2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8000fd4:	e008      	b.n	8000fe8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8000fd6:	f7ff fc6f 	bl	80008b8 <HAL_GetTick>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e23d      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8000fe8:	4b33      	ldr	r3, [pc, #204]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1f0      	bne.n	8000fd6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0308 	and.w	r3, r3, #8
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d036      	beq.n	800106e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d019      	beq.n	800103c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001008:	4b2b      	ldr	r3, [pc, #172]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 800100a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800100c:	4a2a      	ldr	r2, [pc, #168]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 800100e:	f043 0301 	orr.w	r3, r3, #1
 8001012:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001014:	f7ff fc50 	bl	80008b8 <HAL_GetTick>
 8001018:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800101a:	e008      	b.n	800102e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800101c:	f7ff fc4c 	bl	80008b8 <HAL_GetTick>
 8001020:	4602      	mov	r2, r0
 8001022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b02      	cmp	r3, #2
 8001028:	d901      	bls.n	800102e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e21a      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800102e:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8001030:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	2b00      	cmp	r3, #0
 8001038:	d0f0      	beq.n	800101c <HAL_RCC_OscConfig+0x45c>
 800103a:	e018      	b.n	800106e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800103c:	4b1e      	ldr	r3, [pc, #120]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 800103e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001040:	4a1d      	ldr	r2, [pc, #116]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8001042:	f023 0301 	bic.w	r3, r3, #1
 8001046:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001048:	f7ff fc36 	bl	80008b8 <HAL_GetTick>
 800104c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001050:	f7ff fc32 	bl	80008b8 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e200      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001062:	4b15      	ldr	r3, [pc, #84]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8001064:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001066:	f003 0302 	and.w	r3, r3, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f0      	bne.n	8001050 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 0320 	and.w	r3, r3, #32
 8001076:	2b00      	cmp	r3, #0
 8001078:	d039      	beq.n	80010ee <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d01c      	beq.n	80010bc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001082:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a0c      	ldr	r2, [pc, #48]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 8001088:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800108c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800108e:	f7ff fc13 	bl	80008b8 <HAL_GetTick>
 8001092:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001094:	e008      	b.n	80010a8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001096:	f7ff fc0f 	bl	80008b8 <HAL_GetTick>
 800109a:	4602      	mov	r2, r0
 800109c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d901      	bls.n	80010a8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e1dd      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <HAL_RCC_OscConfig+0x4f8>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d0f0      	beq.n	8001096 <HAL_RCC_OscConfig+0x4d6>
 80010b4:	e01b      	b.n	80010ee <HAL_RCC_OscConfig+0x52e>
 80010b6:	bf00      	nop
 80010b8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80010bc:	4b9b      	ldr	r3, [pc, #620]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a9a      	ldr	r2, [pc, #616]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80010c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80010c6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80010c8:	f7ff fbf6 	bl	80008b8 <HAL_GetTick>
 80010cc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80010ce:	e008      	b.n	80010e2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80010d0:	f7ff fbf2 	bl	80008b8 <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d901      	bls.n	80010e2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80010de:	2303      	movs	r3, #3
 80010e0:	e1c0      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80010e2:	4b92      	ldr	r3, [pc, #584]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d1f0      	bne.n	80010d0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	f000 8081 	beq.w	80011fe <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80010fc:	4b8c      	ldr	r3, [pc, #560]	; (8001330 <HAL_RCC_OscConfig+0x770>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a8b      	ldr	r2, [pc, #556]	; (8001330 <HAL_RCC_OscConfig+0x770>)
 8001102:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001106:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001108:	f7ff fbd6 	bl	80008b8 <HAL_GetTick>
 800110c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800110e:	e008      	b.n	8001122 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001110:	f7ff fbd2 	bl	80008b8 <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	2b64      	cmp	r3, #100	; 0x64
 800111c:	d901      	bls.n	8001122 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e1a0      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001122:	4b83      	ldr	r3, [pc, #524]	; (8001330 <HAL_RCC_OscConfig+0x770>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0f0      	beq.n	8001110 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d106      	bne.n	8001144 <HAL_RCC_OscConfig+0x584>
 8001136:	4b7d      	ldr	r3, [pc, #500]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800113a:	4a7c      	ldr	r2, [pc, #496]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6713      	str	r3, [r2, #112]	; 0x70
 8001142:	e02d      	b.n	80011a0 <HAL_RCC_OscConfig+0x5e0>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10c      	bne.n	8001166 <HAL_RCC_OscConfig+0x5a6>
 800114c:	4b77      	ldr	r3, [pc, #476]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800114e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001150:	4a76      	ldr	r2, [pc, #472]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001152:	f023 0301 	bic.w	r3, r3, #1
 8001156:	6713      	str	r3, [r2, #112]	; 0x70
 8001158:	4b74      	ldr	r3, [pc, #464]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800115a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800115c:	4a73      	ldr	r2, [pc, #460]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800115e:	f023 0304 	bic.w	r3, r3, #4
 8001162:	6713      	str	r3, [r2, #112]	; 0x70
 8001164:	e01c      	b.n	80011a0 <HAL_RCC_OscConfig+0x5e0>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	2b05      	cmp	r3, #5
 800116c:	d10c      	bne.n	8001188 <HAL_RCC_OscConfig+0x5c8>
 800116e:	4b6f      	ldr	r3, [pc, #444]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001172:	4a6e      	ldr	r2, [pc, #440]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	6713      	str	r3, [r2, #112]	; 0x70
 800117a:	4b6c      	ldr	r3, [pc, #432]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800117c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800117e:	4a6b      	ldr	r2, [pc, #428]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6713      	str	r3, [r2, #112]	; 0x70
 8001186:	e00b      	b.n	80011a0 <HAL_RCC_OscConfig+0x5e0>
 8001188:	4b68      	ldr	r3, [pc, #416]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800118a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800118c:	4a67      	ldr	r2, [pc, #412]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800118e:	f023 0301 	bic.w	r3, r3, #1
 8001192:	6713      	str	r3, [r2, #112]	; 0x70
 8001194:	4b65      	ldr	r3, [pc, #404]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001196:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001198:	4a64      	ldr	r2, [pc, #400]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800119a:	f023 0304 	bic.w	r3, r3, #4
 800119e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d015      	beq.n	80011d4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a8:	f7ff fb86 	bl	80008b8 <HAL_GetTick>
 80011ac:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80011ae:	e00a      	b.n	80011c6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011b0:	f7ff fb82 	bl	80008b8 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80011be:	4293      	cmp	r3, r2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e14e      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80011c6:	4b59      	ldr	r3, [pc, #356]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80011c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0ee      	beq.n	80011b0 <HAL_RCC_OscConfig+0x5f0>
 80011d2:	e014      	b.n	80011fe <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011d4:	f7ff fb70 	bl	80008b8 <HAL_GetTick>
 80011d8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80011da:	e00a      	b.n	80011f2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011dc:	f7ff fb6c 	bl	80008b8 <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d901      	bls.n	80011f2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80011ee:	2303      	movs	r3, #3
 80011f0:	e138      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80011f2:	4b4e      	ldr	r3, [pc, #312]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80011f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d1ee      	bne.n	80011dc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 812d 	beq.w	8001462 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001208:	4b48      	ldr	r3, [pc, #288]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800120a:	691b      	ldr	r3, [r3, #16]
 800120c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001210:	2b18      	cmp	r3, #24
 8001212:	f000 80bd 	beq.w	8001390 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121a:	2b02      	cmp	r3, #2
 800121c:	f040 809e 	bne.w	800135c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001220:	4b42      	ldr	r3, [pc, #264]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a41      	ldr	r2, [pc, #260]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001226:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800122a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800122c:	f7ff fb44 	bl	80008b8 <HAL_GetTick>
 8001230:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001234:	f7ff fb40 	bl	80008b8 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b02      	cmp	r3, #2
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e10e      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001246:	4b39      	ldr	r3, [pc, #228]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001252:	4b36      	ldr	r3, [pc, #216]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001256:	4b37      	ldr	r3, [pc, #220]	; (8001334 <HAL_RCC_OscConfig+0x774>)
 8001258:	4013      	ands	r3, r2
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001262:	0112      	lsls	r2, r2, #4
 8001264:	430a      	orrs	r2, r1
 8001266:	4931      	ldr	r1, [pc, #196]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001268:	4313      	orrs	r3, r2
 800126a:	628b      	str	r3, [r1, #40]	; 0x28
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001270:	3b01      	subs	r3, #1
 8001272:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800127a:	3b01      	subs	r3, #1
 800127c:	025b      	lsls	r3, r3, #9
 800127e:	b29b      	uxth	r3, r3
 8001280:	431a      	orrs	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001286:	3b01      	subs	r3, #1
 8001288:	041b      	lsls	r3, r3, #16
 800128a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800128e:	431a      	orrs	r2, r3
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001294:	3b01      	subs	r3, #1
 8001296:	061b      	lsls	r3, r3, #24
 8001298:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800129c:	4923      	ldr	r1, [pc, #140]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800129e:	4313      	orrs	r3, r2
 80012a0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80012a2:	4b22      	ldr	r3, [pc, #136]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a6:	4a21      	ldr	r2, [pc, #132]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012a8:	f023 0301 	bic.w	r3, r3, #1
 80012ac:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80012ae:	4b1f      	ldr	r3, [pc, #124]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012b2:	4b21      	ldr	r3, [pc, #132]	; (8001338 <HAL_RCC_OscConfig+0x778>)
 80012b4:	4013      	ands	r3, r2
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80012ba:	00d2      	lsls	r2, r2, #3
 80012bc:	491b      	ldr	r1, [pc, #108]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80012c2:	4b1a      	ldr	r3, [pc, #104]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c6:	f023 020c 	bic.w	r2, r3, #12
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ce:	4917      	ldr	r1, [pc, #92]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012d0:	4313      	orrs	r3, r2
 80012d2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012d8:	f023 0202 	bic.w	r2, r3, #2
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e0:	4912      	ldr	r1, [pc, #72]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012e2:	4313      	orrs	r3, r2
 80012e4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80012e6:	4b11      	ldr	r3, [pc, #68]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ea:	4a10      	ldr	r2, [pc, #64]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80012f2:	4b0e      	ldr	r3, [pc, #56]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f6:	4a0d      	ldr	r2, [pc, #52]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 80012f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012fc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80012fe:	4b0b      	ldr	r3, [pc, #44]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001302:	4a0a      	ldr	r2, [pc, #40]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001308:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800130a:	4b08      	ldr	r3, [pc, #32]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800130c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800130e:	4a07      	ldr	r2, [pc, #28]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001316:	4b05      	ldr	r3, [pc, #20]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a04      	ldr	r2, [pc, #16]	; (800132c <HAL_RCC_OscConfig+0x76c>)
 800131c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001322:	f7ff fac9 	bl	80008b8 <HAL_GetTick>
 8001326:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001328:	e011      	b.n	800134e <HAL_RCC_OscConfig+0x78e>
 800132a:	bf00      	nop
 800132c:	58024400 	.word	0x58024400
 8001330:	58024800 	.word	0x58024800
 8001334:	fffffc0c 	.word	0xfffffc0c
 8001338:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800133c:	f7ff fabc 	bl	80008b8 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e08a      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800134e:	4b47      	ldr	r3, [pc, #284]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0x77c>
 800135a:	e082      	b.n	8001462 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800135c:	4b43      	ldr	r3, [pc, #268]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a42      	ldr	r2, [pc, #264]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001362:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001366:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001368:	f7ff faa6 	bl	80008b8 <HAL_GetTick>
 800136c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001370:	f7ff faa2 	bl	80008b8 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b02      	cmp	r3, #2
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e070      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001382:	4b3a      	ldr	r3, [pc, #232]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f0      	bne.n	8001370 <HAL_RCC_OscConfig+0x7b0>
 800138e:	e068      	b.n	8001462 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001390:	4b36      	ldr	r3, [pc, #216]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001394:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001396:	4b35      	ldr	r3, [pc, #212]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d031      	beq.n	8001408 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	f003 0203 	and.w	r2, r3, #3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d12a      	bne.n	8001408 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	091b      	lsrs	r3, r3, #4
 80013b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013be:	429a      	cmp	r2, r3
 80013c0:	d122      	bne.n	8001408 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013cc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d11a      	bne.n	8001408 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	0a5b      	lsrs	r3, r3, #9
 80013d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013de:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d111      	bne.n	8001408 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	0c1b      	lsrs	r3, r3, #16
 80013e8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d108      	bne.n	8001408 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	0e1b      	lsrs	r3, r3, #24
 80013fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001402:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001404:	429a      	cmp	r2, r3
 8001406:	d001      	beq.n	800140c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e02b      	b.n	8001464 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800140c:	4b17      	ldr	r3, [pc, #92]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 800140e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001410:	08db      	lsrs	r3, r3, #3
 8001412:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001416:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800141c:	693a      	ldr	r2, [r7, #16]
 800141e:	429a      	cmp	r2, r3
 8001420:	d01f      	beq.n	8001462 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001422:	4b12      	ldr	r3, [pc, #72]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001426:	4a11      	ldr	r2, [pc, #68]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001428:	f023 0301 	bic.w	r3, r3, #1
 800142c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800142e:	f7ff fa43 	bl	80008b8 <HAL_GetTick>
 8001432:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001434:	bf00      	nop
 8001436:	f7ff fa3f 	bl	80008b8 <HAL_GetTick>
 800143a:	4602      	mov	r2, r0
 800143c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143e:	4293      	cmp	r3, r2
 8001440:	d0f9      	beq.n	8001436 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001442:	4b0a      	ldr	r3, [pc, #40]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001444:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001446:	4b0a      	ldr	r3, [pc, #40]	; (8001470 <HAL_RCC_OscConfig+0x8b0>)
 8001448:	4013      	ands	r3, r2
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800144e:	00d2      	lsls	r2, r2, #3
 8001450:	4906      	ldr	r1, [pc, #24]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001452:	4313      	orrs	r3, r2
 8001454:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001456:	4b05      	ldr	r3, [pc, #20]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 8001458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145a:	4a04      	ldr	r2, [pc, #16]	; (800146c <HAL_RCC_OscConfig+0x8ac>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001462:	2300      	movs	r3, #0
}
 8001464:	4618      	mov	r0, r3
 8001466:	3730      	adds	r7, #48	; 0x30
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	58024400 	.word	0x58024400
 8001470:	ffff0007 	.word	0xffff0007

08001474 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d101      	bne.n	8001488 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e19c      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001488:	4b8a      	ldr	r3, [pc, #552]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 030f 	and.w	r3, r3, #15
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	429a      	cmp	r2, r3
 8001494:	d910      	bls.n	80014b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001496:	4b87      	ldr	r3, [pc, #540]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f023 020f 	bic.w	r2, r3, #15
 800149e:	4985      	ldr	r1, [pc, #532]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014a6:	4b83      	ldr	r3, [pc, #524]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 030f 	and.w	r3, r3, #15
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d001      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e184      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d010      	beq.n	80014e6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	691a      	ldr	r2, [r3, #16]
 80014c8:	4b7b      	ldr	r3, [pc, #492]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d908      	bls.n	80014e6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80014d4:	4b78      	ldr	r3, [pc, #480]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	4975      	ldr	r1, [pc, #468]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d010      	beq.n	8001514 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695a      	ldr	r2, [r3, #20]
 80014f6:	4b70      	ldr	r3, [pc, #448]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80014f8:	69db      	ldr	r3, [r3, #28]
 80014fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80014fe:	429a      	cmp	r2, r3
 8001500:	d908      	bls.n	8001514 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001502:	4b6d      	ldr	r3, [pc, #436]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	496a      	ldr	r1, [pc, #424]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001510:	4313      	orrs	r3, r2
 8001512:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0310 	and.w	r3, r3, #16
 800151c:	2b00      	cmp	r3, #0
 800151e:	d010      	beq.n	8001542 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	699a      	ldr	r2, [r3, #24]
 8001524:	4b64      	ldr	r3, [pc, #400]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800152c:	429a      	cmp	r2, r3
 800152e:	d908      	bls.n	8001542 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001530:	4b61      	ldr	r3, [pc, #388]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001532:	69db      	ldr	r3, [r3, #28]
 8001534:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	495e      	ldr	r1, [pc, #376]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 800153e:	4313      	orrs	r3, r2
 8001540:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0320 	and.w	r3, r3, #32
 800154a:	2b00      	cmp	r3, #0
 800154c:	d010      	beq.n	8001570 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	69da      	ldr	r2, [r3, #28]
 8001552:	4b59      	ldr	r3, [pc, #356]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800155a:	429a      	cmp	r2, r3
 800155c:	d908      	bls.n	8001570 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800155e:	4b56      	ldr	r3, [pc, #344]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001560:	6a1b      	ldr	r3, [r3, #32]
 8001562:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	69db      	ldr	r3, [r3, #28]
 800156a:	4953      	ldr	r1, [pc, #332]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 800156c:	4313      	orrs	r3, r2
 800156e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d010      	beq.n	800159e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	68da      	ldr	r2, [r3, #12]
 8001580:	4b4d      	ldr	r3, [pc, #308]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f003 030f 	and.w	r3, r3, #15
 8001588:	429a      	cmp	r2, r3
 800158a:	d908      	bls.n	800159e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800158c:	4b4a      	ldr	r3, [pc, #296]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	f023 020f 	bic.w	r2, r3, #15
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	4947      	ldr	r1, [pc, #284]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 800159a:	4313      	orrs	r3, r2
 800159c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d055      	beq.n	8001656 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80015aa:	4b43      	ldr	r3, [pc, #268]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	4940      	ldr	r1, [pc, #256]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d107      	bne.n	80015d4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015c4:	4b3c      	ldr	r3, [pc, #240]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d121      	bne.n	8001614 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e0f6      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b03      	cmp	r3, #3
 80015da:	d107      	bne.n	80015ec <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80015dc:	4b36      	ldr	r3, [pc, #216]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d115      	bne.n	8001614 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e0ea      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d107      	bne.n	8001604 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80015f4:	4b30      	ldr	r3, [pc, #192]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d109      	bne.n	8001614 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e0de      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001604:	4b2c      	ldr	r3, [pc, #176]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0304 	and.w	r3, r3, #4
 800160c:	2b00      	cmp	r3, #0
 800160e:	d101      	bne.n	8001614 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e0d6      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001614:	4b28      	ldr	r3, [pc, #160]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	f023 0207 	bic.w	r2, r3, #7
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	4925      	ldr	r1, [pc, #148]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001622:	4313      	orrs	r3, r2
 8001624:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001626:	f7ff f947 	bl	80008b8 <HAL_GetTick>
 800162a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800162c:	e00a      	b.n	8001644 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800162e:	f7ff f943 	bl	80008b8 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	f241 3288 	movw	r2, #5000	; 0x1388
 800163c:	4293      	cmp	r3, r2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e0be      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001644:	4b1c      	ldr	r3, [pc, #112]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001646:	691b      	ldr	r3, [r3, #16]
 8001648:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	429a      	cmp	r2, r3
 8001654:	d1eb      	bne.n	800162e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d010      	beq.n	8001684 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	68da      	ldr	r2, [r3, #12]
 8001666:	4b14      	ldr	r3, [pc, #80]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001668:	699b      	ldr	r3, [r3, #24]
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	429a      	cmp	r2, r3
 8001670:	d208      	bcs.n	8001684 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	f023 020f 	bic.w	r2, r3, #15
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	490e      	ldr	r1, [pc, #56]	; (80016b8 <HAL_RCC_ClockConfig+0x244>)
 8001680:	4313      	orrs	r3, r2
 8001682:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001684:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d214      	bcs.n	80016bc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f023 020f 	bic.w	r2, r3, #15
 800169a:	4906      	ldr	r1, [pc, #24]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	4313      	orrs	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a2:	4b04      	ldr	r3, [pc, #16]	; (80016b4 <HAL_RCC_ClockConfig+0x240>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 030f 	and.w	r3, r3, #15
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d005      	beq.n	80016bc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e086      	b.n	80017c2 <HAL_RCC_ClockConfig+0x34e>
 80016b4:	52002000 	.word	0x52002000
 80016b8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d010      	beq.n	80016ea <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691a      	ldr	r2, [r3, #16]
 80016cc:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d208      	bcs.n	80016ea <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80016d8:	4b3c      	ldr	r3, [pc, #240]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	4939      	ldr	r1, [pc, #228]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 80016e6:	4313      	orrs	r3, r2
 80016e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0308 	and.w	r3, r3, #8
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d010      	beq.n	8001718 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	695a      	ldr	r2, [r3, #20]
 80016fa:	4b34      	ldr	r3, [pc, #208]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001702:	429a      	cmp	r2, r3
 8001704:	d208      	bcs.n	8001718 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001706:	4b31      	ldr	r3, [pc, #196]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	695b      	ldr	r3, [r3, #20]
 8001712:	492e      	ldr	r1, [pc, #184]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001714:	4313      	orrs	r3, r2
 8001716:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0310 	and.w	r3, r3, #16
 8001720:	2b00      	cmp	r3, #0
 8001722:	d010      	beq.n	8001746 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	699a      	ldr	r2, [r3, #24]
 8001728:	4b28      	ldr	r3, [pc, #160]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001730:	429a      	cmp	r2, r3
 8001732:	d208      	bcs.n	8001746 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001734:	4b25      	ldr	r3, [pc, #148]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001736:	69db      	ldr	r3, [r3, #28]
 8001738:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	4922      	ldr	r1, [pc, #136]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001742:	4313      	orrs	r3, r2
 8001744:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0320 	and.w	r3, r3, #32
 800174e:	2b00      	cmp	r3, #0
 8001750:	d010      	beq.n	8001774 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69da      	ldr	r2, [r3, #28]
 8001756:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800175e:	429a      	cmp	r2, r3
 8001760:	d208      	bcs.n	8001774 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001762:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001764:	6a1b      	ldr	r3, [r3, #32]
 8001766:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	4917      	ldr	r1, [pc, #92]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001770:	4313      	orrs	r3, r2
 8001772:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001774:	f000 f834 	bl	80017e0 <HAL_RCC_GetSysClockFreq>
 8001778:	4602      	mov	r2, r0
 800177a:	4b14      	ldr	r3, [pc, #80]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	0a1b      	lsrs	r3, r3, #8
 8001780:	f003 030f 	and.w	r3, r3, #15
 8001784:	4912      	ldr	r1, [pc, #72]	; (80017d0 <HAL_RCC_ClockConfig+0x35c>)
 8001786:	5ccb      	ldrb	r3, [r1, r3]
 8001788:	f003 031f 	and.w	r3, r3, #31
 800178c:	fa22 f303 	lsr.w	r3, r2, r3
 8001790:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <HAL_RCC_ClockConfig+0x358>)
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f003 030f 	and.w	r3, r3, #15
 800179a:	4a0d      	ldr	r2, [pc, #52]	; (80017d0 <HAL_RCC_ClockConfig+0x35c>)
 800179c:	5cd3      	ldrb	r3, [r2, r3]
 800179e:	f003 031f 	and.w	r3, r3, #31
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	fa22 f303 	lsr.w	r3, r2, r3
 80017a8:	4a0a      	ldr	r2, [pc, #40]	; (80017d4 <HAL_RCC_ClockConfig+0x360>)
 80017aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80017ac:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <HAL_RCC_ClockConfig+0x364>)
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80017b2:	4b0a      	ldr	r3, [pc, #40]	; (80017dc <HAL_RCC_ClockConfig+0x368>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff f834 	bl	8000824 <HAL_InitTick>
 80017bc:	4603      	mov	r3, r0
 80017be:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	58024400 	.word	0x58024400
 80017d0:	08001b44 	.word	0x08001b44
 80017d4:	24000004 	.word	0x24000004
 80017d8:	24000000 	.word	0x24000000
 80017dc:	24000008 	.word	0x24000008

080017e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b089      	sub	sp, #36	; 0x24
 80017e4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017e6:	4bb3      	ldr	r3, [pc, #716]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017e8:	691b      	ldr	r3, [r3, #16]
 80017ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80017ee:	2b18      	cmp	r3, #24
 80017f0:	f200 8155 	bhi.w	8001a9e <HAL_RCC_GetSysClockFreq+0x2be>
 80017f4:	a201      	add	r2, pc, #4	; (adr r2, 80017fc <HAL_RCC_GetSysClockFreq+0x1c>)
 80017f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017fa:	bf00      	nop
 80017fc:	08001861 	.word	0x08001861
 8001800:	08001a9f 	.word	0x08001a9f
 8001804:	08001a9f 	.word	0x08001a9f
 8001808:	08001a9f 	.word	0x08001a9f
 800180c:	08001a9f 	.word	0x08001a9f
 8001810:	08001a9f 	.word	0x08001a9f
 8001814:	08001a9f 	.word	0x08001a9f
 8001818:	08001a9f 	.word	0x08001a9f
 800181c:	08001887 	.word	0x08001887
 8001820:	08001a9f 	.word	0x08001a9f
 8001824:	08001a9f 	.word	0x08001a9f
 8001828:	08001a9f 	.word	0x08001a9f
 800182c:	08001a9f 	.word	0x08001a9f
 8001830:	08001a9f 	.word	0x08001a9f
 8001834:	08001a9f 	.word	0x08001a9f
 8001838:	08001a9f 	.word	0x08001a9f
 800183c:	0800188d 	.word	0x0800188d
 8001840:	08001a9f 	.word	0x08001a9f
 8001844:	08001a9f 	.word	0x08001a9f
 8001848:	08001a9f 	.word	0x08001a9f
 800184c:	08001a9f 	.word	0x08001a9f
 8001850:	08001a9f 	.word	0x08001a9f
 8001854:	08001a9f 	.word	0x08001a9f
 8001858:	08001a9f 	.word	0x08001a9f
 800185c:	08001893 	.word	0x08001893
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001860:	4b94      	ldr	r3, [pc, #592]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0320 	and.w	r3, r3, #32
 8001868:	2b00      	cmp	r3, #0
 800186a:	d009      	beq.n	8001880 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800186c:	4b91      	ldr	r3, [pc, #580]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	08db      	lsrs	r3, r3, #3
 8001872:	f003 0303 	and.w	r3, r3, #3
 8001876:	4a90      	ldr	r2, [pc, #576]	; (8001ab8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001878:	fa22 f303 	lsr.w	r3, r2, r3
 800187c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800187e:	e111      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001880:	4b8d      	ldr	r3, [pc, #564]	; (8001ab8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001882:	61bb      	str	r3, [r7, #24]
      break;
 8001884:	e10e      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001886:	4b8d      	ldr	r3, [pc, #564]	; (8001abc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001888:	61bb      	str	r3, [r7, #24]
      break;
 800188a:	e10b      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800188c:	4b8c      	ldr	r3, [pc, #560]	; (8001ac0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800188e:	61bb      	str	r3, [r7, #24]
      break;
 8001890:	e108      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001892:	4b88      	ldr	r3, [pc, #544]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001896:	f003 0303 	and.w	r3, r3, #3
 800189a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800189c:	4b85      	ldr	r3, [pc, #532]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800189e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a0:	091b      	lsrs	r3, r3, #4
 80018a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018a6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80018a8:	4b82      	ldr	r3, [pc, #520]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ac:	f003 0301 	and.w	r3, r3, #1
 80018b0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80018b2:	4b80      	ldr	r3, [pc, #512]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b6:	08db      	lsrs	r3, r3, #3
 80018b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	fb02 f303 	mul.w	r3, r2, r3
 80018c2:	ee07 3a90 	vmov	s15, r3
 80018c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018ca:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 80e1 	beq.w	8001a98 <HAL_RCC_GetSysClockFreq+0x2b8>
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b02      	cmp	r3, #2
 80018da:	f000 8083 	beq.w	80019e4 <HAL_RCC_GetSysClockFreq+0x204>
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	f200 80a1 	bhi.w	8001a28 <HAL_RCC_GetSysClockFreq+0x248>
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_RCC_GetSysClockFreq+0x114>
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d056      	beq.n	80019a0 <HAL_RCC_GetSysClockFreq+0x1c0>
 80018f2:	e099      	b.n	8001a28 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80018f4:	4b6f      	ldr	r3, [pc, #444]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0320 	and.w	r3, r3, #32
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d02d      	beq.n	800195c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001900:	4b6c      	ldr	r3, [pc, #432]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	08db      	lsrs	r3, r3, #3
 8001906:	f003 0303 	and.w	r3, r3, #3
 800190a:	4a6b      	ldr	r2, [pc, #428]	; (8001ab8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800190c:	fa22 f303 	lsr.w	r3, r2, r3
 8001910:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	ee07 3a90 	vmov	s15, r3
 8001918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	ee07 3a90 	vmov	s15, r3
 8001922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800192a:	4b62      	ldr	r3, [pc, #392]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001932:	ee07 3a90 	vmov	s15, r3
 8001936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800193a:	ed97 6a02 	vldr	s12, [r7, #8]
 800193e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001ac4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800194a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800194e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001956:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800195a:	e087      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001966:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001ac8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800196a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800196e:	4b51      	ldr	r3, [pc, #324]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001976:	ee07 3a90 	vmov	s15, r3
 800197a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800197e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001982:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001ac4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800198a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800198e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800199a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800199e:	e065      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	ee07 3a90 	vmov	s15, r3
 80019a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019aa:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001acc <HAL_RCC_GetSysClockFreq+0x2ec>
 80019ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019b2:	4b40      	ldr	r3, [pc, #256]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019ba:	ee07 3a90 	vmov	s15, r3
 80019be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80019c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80019c6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001ac4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80019ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80019ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80019d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80019d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80019da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80019e2:	e043      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	ee07 3a90 	vmov	s15, r3
 80019ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ee:	eddf 6a38 	vldr	s13, [pc, #224]	; 8001ad0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80019f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019f6:	4b2f      	ldr	r3, [pc, #188]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019fe:	ee07 3a90 	vmov	s15, r3
 8001a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8001a0a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001ac4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001a26:	e021      	b.n	8001a6c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	ee07 3a90 	vmov	s15, r3
 8001a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a32:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001acc <HAL_RCC_GetSysClockFreq+0x2ec>
 8001a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a42:	ee07 3a90 	vmov	s15, r3
 8001a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001a4e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001ac4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001a6a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a70:	0a5b      	lsrs	r3, r3, #9
 8001a72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a76:	3301      	adds	r3, #1
 8001a78:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	ee07 3a90 	vmov	s15, r3
 8001a80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a84:	edd7 6a07 	vldr	s13, [r7, #28]
 8001a88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a90:	ee17 3a90 	vmov	r3, s15
 8001a94:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001a96:	e005      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61bb      	str	r3, [r7, #24]
      break;
 8001a9c:	e002      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001a9e:	4b07      	ldr	r3, [pc, #28]	; (8001abc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001aa0:	61bb      	str	r3, [r7, #24]
      break;
 8001aa2:	bf00      	nop
  }

  return sysclockfreq;
 8001aa4:	69bb      	ldr	r3, [r7, #24]
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3724      	adds	r7, #36	; 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	58024400 	.word	0x58024400
 8001ab8:	03d09000 	.word	0x03d09000
 8001abc:	003d0900 	.word	0x003d0900
 8001ac0:	017d7840 	.word	0x017d7840
 8001ac4:	46000000 	.word	0x46000000
 8001ac8:	4c742400 	.word	0x4c742400
 8001acc:	4a742400 	.word	0x4a742400
 8001ad0:	4bbebc20 	.word	0x4bbebc20

08001ad4 <__libc_init_array>:
 8001ad4:	b570      	push	{r4, r5, r6, lr}
 8001ad6:	4d0d      	ldr	r5, [pc, #52]	; (8001b0c <__libc_init_array+0x38>)
 8001ad8:	4c0d      	ldr	r4, [pc, #52]	; (8001b10 <__libc_init_array+0x3c>)
 8001ada:	1b64      	subs	r4, r4, r5
 8001adc:	10a4      	asrs	r4, r4, #2
 8001ade:	2600      	movs	r6, #0
 8001ae0:	42a6      	cmp	r6, r4
 8001ae2:	d109      	bne.n	8001af8 <__libc_init_array+0x24>
 8001ae4:	4d0b      	ldr	r5, [pc, #44]	; (8001b14 <__libc_init_array+0x40>)
 8001ae6:	4c0c      	ldr	r4, [pc, #48]	; (8001b18 <__libc_init_array+0x44>)
 8001ae8:	f000 f820 	bl	8001b2c <_init>
 8001aec:	1b64      	subs	r4, r4, r5
 8001aee:	10a4      	asrs	r4, r4, #2
 8001af0:	2600      	movs	r6, #0
 8001af2:	42a6      	cmp	r6, r4
 8001af4:	d105      	bne.n	8001b02 <__libc_init_array+0x2e>
 8001af6:	bd70      	pop	{r4, r5, r6, pc}
 8001af8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001afc:	4798      	blx	r3
 8001afe:	3601      	adds	r6, #1
 8001b00:	e7ee      	b.n	8001ae0 <__libc_init_array+0xc>
 8001b02:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b06:	4798      	blx	r3
 8001b08:	3601      	adds	r6, #1
 8001b0a:	e7f2      	b.n	8001af2 <__libc_init_array+0x1e>
 8001b0c:	08001b54 	.word	0x08001b54
 8001b10:	08001b54 	.word	0x08001b54
 8001b14:	08001b54 	.word	0x08001b54
 8001b18:	08001b58 	.word	0x08001b58

08001b1c <memset>:
 8001b1c:	4402      	add	r2, r0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d100      	bne.n	8001b26 <memset+0xa>
 8001b24:	4770      	bx	lr
 8001b26:	f803 1b01 	strb.w	r1, [r3], #1
 8001b2a:	e7f9      	b.n	8001b20 <memset+0x4>

08001b2c <_init>:
 8001b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b2e:	bf00      	nop
 8001b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b32:	bc08      	pop	{r3}
 8001b34:	469e      	mov	lr, r3
 8001b36:	4770      	bx	lr

08001b38 <_fini>:
 8001b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b3a:	bf00      	nop
 8001b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b3e:	bc08      	pop	{r3}
 8001b40:	469e      	mov	lr, r3
 8001b42:	4770      	bx	lr
