$date
	Thu May 05 18:19:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_testbench $end
$var wire 3 ! out0 [2:0] $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$scope module decoder_instance0 $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 3 $ out0 [2:0] $end
$scope function decode_LED $end
$var reg 2 % in2bit [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
b0 !
$end
#10
b10 !
b10 $
b10 %
1#
#20
b1 !
b1 $
b1 %
0#
1"
#30
b100 !
b100 $
b11 %
1#
#40
