begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2004, 2005 Topspin Communications.  All rights reserved.  * Copyright (c) 2005 Mellanox Technologies. All rights reserved.  *  * This software is available to you under a choice of one of two  * licenses.  You may choose to be licensed under the terms of the GNU  * General Public License (GPL) Version 2, available from the file  * COPYING in the main directory of this source tree, or the  * OpenIB.org BSD license below:  *  *     Redistribution and use in source and binary forms, with or  *     without modification, are permitted provided that the following  *     conditions are met:  *  *      - Redistributions of source code must retain the above  *        copyright notice, this list of conditions and the following  *        disclaimer.  *  *      - Redistributions in binary form must reproduce the above  *        copyright notice, this list of conditions and the following  *        disclaimer in the documentation and/or other materials  *        provided with the distribution.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS  * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN  * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN  * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE  * SOFTWARE.  */
end_comment

begin_include
include|#
directive|include
file|<linux/errno.h>
end_include

begin_include
include|#
directive|include
file|<linux/interrupt.h>
end_include

begin_include
include|#
directive|include
file|<linux/pci.h>
end_include

begin_include
include|#
directive|include
file|"mthca_dev.h"
end_include

begin_include
include|#
directive|include
file|"mthca_cmd.h"
end_include

begin_include
include|#
directive|include
file|"mthca_config_reg.h"
end_include

begin_enum
enum|enum
block|{
name|MTHCA_NUM_ASYNC_EQE
init|=
literal|0x80
block|,
name|MTHCA_NUM_CMD_EQE
init|=
literal|0x80
block|,
name|MTHCA_NUM_SPARE_EQE
init|=
literal|0x80
block|,
name|MTHCA_EQ_ENTRY_SIZE
init|=
literal|0x20
block|}
enum|;
end_enum

begin_comment
comment|/*  * Must be packed because start is 64 bits but only aligned to 32 bits.  */
end_comment

begin_struct
struct|struct
name|mthca_eq_context
block|{
name|__be32
name|flags
decl_stmt|;
name|__be64
name|start
decl_stmt|;
name|__be32
name|logsize_usrpage
decl_stmt|;
name|__be32
name|tavor_pd
decl_stmt|;
comment|/* reserved for Arbel */
name|u8
name|reserved1
index|[
literal|3
index|]
decl_stmt|;
name|u8
name|intr
decl_stmt|;
name|__be32
name|arbel_pd
decl_stmt|;
comment|/* lost_count for Tavor */
name|__be32
name|lkey
decl_stmt|;
name|u32
name|reserved2
index|[
literal|2
index|]
decl_stmt|;
name|__be32
name|consumer_index
decl_stmt|;
name|__be32
name|producer_index
decl_stmt|;
name|u32
name|reserved3
index|[
literal|4
index|]
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
struct|;
end_struct

begin_define
define|#
directive|define
name|MTHCA_EQ_STATUS_OK
value|( 0<< 28)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_STATUS_OVERFLOW
value|( 9<< 28)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_STATUS_WRITE_FAIL
value|(10<< 28)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_OWNER_SW
value|( 0<< 24)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_OWNER_HW
value|( 1<< 24)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_FLAG_TR
value|( 1<< 18)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_FLAG_OI
value|( 1<< 17)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_STATE_ARMED
value|( 1<<  8)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_STATE_FIRED
value|( 2<<  8)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_STATE_ALWAYS_ARMED
value|( 3<<  8)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_STATE_ARBEL
value|( 8<<  8)
end_define

begin_enum
enum|enum
block|{
name|MTHCA_EVENT_TYPE_COMP
init|=
literal|0x00
block|,
name|MTHCA_EVENT_TYPE_PATH_MIG
init|=
literal|0x01
block|,
name|MTHCA_EVENT_TYPE_COMM_EST
init|=
literal|0x02
block|,
name|MTHCA_EVENT_TYPE_SQ_DRAINED
init|=
literal|0x03
block|,
name|MTHCA_EVENT_TYPE_SRQ_QP_LAST_WQE
init|=
literal|0x13
block|,
name|MTHCA_EVENT_TYPE_SRQ_LIMIT
init|=
literal|0x14
block|,
name|MTHCA_EVENT_TYPE_CQ_ERROR
init|=
literal|0x04
block|,
name|MTHCA_EVENT_TYPE_WQ_CATAS_ERROR
init|=
literal|0x05
block|,
name|MTHCA_EVENT_TYPE_EEC_CATAS_ERROR
init|=
literal|0x06
block|,
name|MTHCA_EVENT_TYPE_PATH_MIG_FAILED
init|=
literal|0x07
block|,
name|MTHCA_EVENT_TYPE_WQ_INVAL_REQ_ERROR
init|=
literal|0x10
block|,
name|MTHCA_EVENT_TYPE_WQ_ACCESS_ERROR
init|=
literal|0x11
block|,
name|MTHCA_EVENT_TYPE_SRQ_CATAS_ERROR
init|=
literal|0x12
block|,
name|MTHCA_EVENT_TYPE_LOCAL_CATAS_ERROR
init|=
literal|0x08
block|,
name|MTHCA_EVENT_TYPE_PORT_CHANGE
init|=
literal|0x09
block|,
name|MTHCA_EVENT_TYPE_EQ_OVERFLOW
init|=
literal|0x0f
block|,
name|MTHCA_EVENT_TYPE_ECC_DETECT
init|=
literal|0x0e
block|,
name|MTHCA_EVENT_TYPE_CMD
init|=
literal|0x0a
block|}
enum|;
end_enum

begin_define
define|#
directive|define
name|MTHCA_ASYNC_EVENT_MASK
value|((1ULL<< MTHCA_EVENT_TYPE_PATH_MIG)           | \ 				(1ULL<< MTHCA_EVENT_TYPE_COMM_EST)           | \ 				(1ULL<< MTHCA_EVENT_TYPE_SQ_DRAINED)         | \ 				(1ULL<< MTHCA_EVENT_TYPE_CQ_ERROR)           | \ 				(1ULL<< MTHCA_EVENT_TYPE_WQ_CATAS_ERROR)     | \ 				(1ULL<< MTHCA_EVENT_TYPE_EEC_CATAS_ERROR)    | \ 				(1ULL<< MTHCA_EVENT_TYPE_PATH_MIG_FAILED)    | \ 				(1ULL<< MTHCA_EVENT_TYPE_WQ_INVAL_REQ_ERROR) | \ 				(1ULL<< MTHCA_EVENT_TYPE_WQ_ACCESS_ERROR)    | \ 				(1ULL<< MTHCA_EVENT_TYPE_LOCAL_CATAS_ERROR)  | \ 				(1ULL<< MTHCA_EVENT_TYPE_PORT_CHANGE)        | \ 				(1ULL<< MTHCA_EVENT_TYPE_ECC_DETECT))
end_define

begin_define
define|#
directive|define
name|MTHCA_SRQ_EVENT_MASK
value|((1ULL<< MTHCA_EVENT_TYPE_SRQ_CATAS_ERROR)    | \ 				(1ULL<< MTHCA_EVENT_TYPE_SRQ_QP_LAST_WQE)    | \ 				(1ULL<< MTHCA_EVENT_TYPE_SRQ_LIMIT))
end_define

begin_define
define|#
directive|define
name|MTHCA_CMD_EVENT_MASK
value|(1ULL<< MTHCA_EVENT_TYPE_CMD)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_DB_INC_CI
value|(1<< 24)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_DB_REQ_NOT
value|(2<< 24)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_DB_DISARM_CQ
value|(3<< 24)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_DB_SET_CI
value|(4<< 24)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_DB_ALWAYS_ARM
value|(5<< 24)
end_define

begin_struct
struct|struct
name|mthca_eqe
block|{
name|u8
name|reserved1
decl_stmt|;
name|u8
name|type
decl_stmt|;
name|u8
name|reserved2
decl_stmt|;
name|u8
name|subtype
decl_stmt|;
union|union
block|{
name|u32
name|raw
index|[
literal|6
index|]
decl_stmt|;
struct|struct
block|{
name|__be32
name|cqn
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
name|comp
struct|;
struct|struct
block|{
name|u16
name|reserved1
decl_stmt|;
name|__be16
name|token
decl_stmt|;
name|u32
name|reserved2
decl_stmt|;
name|u8
name|reserved3
index|[
literal|3
index|]
decl_stmt|;
name|u8
name|status
decl_stmt|;
name|__be64
name|out_param
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
name|cmd
struct|;
struct|struct
block|{
name|__be32
name|qpn
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
name|qp
struct|;
struct|struct
block|{
name|__be32
name|srqn
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
name|srq
struct|;
struct|struct
block|{
name|__be32
name|cqn
decl_stmt|;
name|u32
name|reserved1
decl_stmt|;
name|u8
name|reserved2
index|[
literal|3
index|]
decl_stmt|;
name|u8
name|syndrome
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
name|cq_err
struct|;
struct|struct
block|{
name|u32
name|reserved1
index|[
literal|2
index|]
decl_stmt|;
name|__be32
name|port
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
name|port_change
struct|;
block|}
name|event
union|;
name|u8
name|reserved3
index|[
literal|3
index|]
decl_stmt|;
name|u8
name|owner
decl_stmt|;
block|}
name|__attribute__
argument_list|(
operator|(
name|packed
operator|)
argument_list|)
struct|;
end_struct

begin_define
define|#
directive|define
name|MTHCA_EQ_ENTRY_OWNER_SW
value|(0<< 7)
end_define

begin_define
define|#
directive|define
name|MTHCA_EQ_ENTRY_OWNER_HW
value|(1<< 7)
end_define

begin_function
specifier|static
specifier|inline
name|u64
name|async_mask
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|)
block|{
return|return
name|dev
operator|->
name|mthca_flags
operator|&
name|MTHCA_FLAG_SRQ
condition|?
name|MTHCA_ASYNC_EVENT_MASK
operator||
name|MTHCA_SRQ_EVENT_MASK
else|:
name|MTHCA_ASYNC_EVENT_MASK
return|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|tavor_set_eq_ci
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|,
name|u32
name|ci
parameter_list|)
block|{
comment|/* 	 * This barrier makes sure that all updates to ownership bits 	 * done by set_eqe_hw() hit memory before the consumer index 	 * is updated.  set_eq_ci() allows the HCA to possibly write 	 * more EQ entries, and we want to avoid the exceedingly 	 * unlikely possibility of the HCA writing an entry and then 	 * having set_eqe_hw() overwrite the owner field. 	 */
name|wmb
argument_list|()
expr_stmt|;
name|mthca_write64
argument_list|(
name|MTHCA_EQ_DB_SET_CI
operator||
name|eq
operator|->
name|eqn
argument_list|,
name|ci
operator|&
operator|(
name|eq
operator|->
name|nent
operator|-
literal|1
operator|)
argument_list|,
name|dev
operator|->
name|kar
operator|+
name|MTHCA_EQ_DOORBELL
argument_list|,
name|MTHCA_GET_DOORBELL_LOCK
argument_list|(
operator|&
name|dev
operator|->
name|doorbell_lock
argument_list|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|arbel_set_eq_ci
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|,
name|u32
name|ci
parameter_list|)
block|{
comment|/* See comment in tavor_set_eq_ci() above. */
name|wmb
argument_list|()
expr_stmt|;
name|__raw_writel
argument_list|(
operator|(
name|__force
name|u32
operator|)
name|cpu_to_be32
argument_list|(
name|ci
argument_list|)
argument_list|,
name|dev
operator|->
name|eq_regs
operator|.
name|arbel
operator|.
name|eq_set_ci_base
operator|+
name|eq
operator|->
name|eqn
operator|*
literal|8
argument_list|)
expr_stmt|;
comment|/* We still want ordering, just not swabbing, so add a barrier */
name|mb
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|set_eq_ci
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|,
name|u32
name|ci
parameter_list|)
block|{
if|if
condition|(
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|)
name|arbel_set_eq_ci
argument_list|(
name|dev
argument_list|,
name|eq
argument_list|,
name|ci
argument_list|)
expr_stmt|;
else|else
name|tavor_set_eq_ci
argument_list|(
name|dev
argument_list|,
name|eq
argument_list|,
name|ci
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|tavor_eq_req_not
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|int
name|eqn
parameter_list|)
block|{
name|mthca_write64
argument_list|(
name|MTHCA_EQ_DB_REQ_NOT
operator||
name|eqn
argument_list|,
literal|0
argument_list|,
name|dev
operator|->
name|kar
operator|+
name|MTHCA_EQ_DOORBELL
argument_list|,
name|MTHCA_GET_DOORBELL_LOCK
argument_list|(
operator|&
name|dev
operator|->
name|doorbell_lock
argument_list|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|arbel_eq_req_not
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|u32
name|eqn_mask
parameter_list|)
block|{
name|writel
argument_list|(
name|eqn_mask
argument_list|,
name|dev
operator|->
name|eq_regs
operator|.
name|arbel
operator|.
name|eq_arm
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|disarm_cq
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|int
name|eqn
parameter_list|,
name|int
name|cqn
parameter_list|)
block|{
if|if
condition|(
operator|!
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|mthca_write64
argument_list|(
name|MTHCA_EQ_DB_DISARM_CQ
operator||
name|eqn
argument_list|,
name|cqn
argument_list|,
name|dev
operator|->
name|kar
operator|+
name|MTHCA_EQ_DOORBELL
argument_list|,
name|MTHCA_GET_DOORBELL_LOCK
argument_list|(
operator|&
name|dev
operator|->
name|doorbell_lock
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
specifier|inline
name|struct
name|mthca_eqe
modifier|*
name|get_eqe
parameter_list|(
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|,
name|u32
name|entry
parameter_list|)
block|{
name|unsigned
name|long
name|off
init|=
operator|(
name|entry
operator|&
operator|(
name|eq
operator|->
name|nent
operator|-
literal|1
operator|)
operator|)
operator|*
name|MTHCA_EQ_ENTRY_SIZE
decl_stmt|;
return|return
name|eq
operator|->
name|page_list
index|[
name|off
operator|/
name|PAGE_SIZE
index|]
operator|.
name|buf
operator|+
name|off
operator|%
name|PAGE_SIZE
return|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|struct
name|mthca_eqe
modifier|*
name|next_eqe_sw
parameter_list|(
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|)
block|{
name|struct
name|mthca_eqe
modifier|*
name|eqe
decl_stmt|;
name|eqe
operator|=
name|get_eqe
argument_list|(
name|eq
argument_list|,
name|eq
operator|->
name|cons_index
argument_list|)
expr_stmt|;
return|return
operator|(
name|MTHCA_EQ_ENTRY_OWNER_HW
operator|&
name|eqe
operator|->
name|owner
operator|)
condition|?
name|NULL
else|:
name|eqe
return|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|void
name|set_eqe_hw
parameter_list|(
name|struct
name|mthca_eqe
modifier|*
name|eqe
parameter_list|)
block|{
name|eqe
operator|->
name|owner
operator|=
name|MTHCA_EQ_ENTRY_OWNER_HW
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|port_change
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|int
name|port
parameter_list|,
name|int
name|active
parameter_list|)
block|{
name|struct
name|ib_event
name|record
decl_stmt|;
name|mthca_dbg
argument_list|(
name|dev
argument_list|,
literal|"Port change to %s for port %d\n"
argument_list|,
name|active
condition|?
literal|"active"
else|:
literal|"down"
argument_list|,
name|port
argument_list|)
expr_stmt|;
name|record
operator|.
name|device
operator|=
operator|&
name|dev
operator|->
name|ib_dev
expr_stmt|;
name|record
operator|.
name|event
operator|=
name|active
condition|?
name|IB_EVENT_PORT_ACTIVE
else|:
name|IB_EVENT_PORT_ERR
expr_stmt|;
name|record
operator|.
name|element
operator|.
name|port_num
operator|=
name|port
expr_stmt|;
name|ib_dispatch_event
argument_list|(
operator|&
name|record
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|mthca_eq_int
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|)
block|{
name|struct
name|mthca_eqe
modifier|*
name|eqe
decl_stmt|;
name|int
name|disarm_cqn
decl_stmt|;
name|int
name|eqes_found
init|=
literal|0
decl_stmt|;
name|int
name|set_ci
init|=
literal|0
decl_stmt|;
while|while
condition|(
operator|(
name|eqe
operator|=
name|next_eqe_sw
argument_list|(
name|eq
argument_list|)
operator|)
condition|)
block|{
comment|/* 		 * Make sure we read EQ entry contents after we've 		 * checked the ownership bit. 		 */
name|rmb
argument_list|()
expr_stmt|;
switch|switch
condition|(
name|eqe
operator|->
name|type
condition|)
block|{
case|case
name|MTHCA_EVENT_TYPE_COMP
case|:
name|disarm_cqn
operator|=
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|comp
operator|.
name|cqn
argument_list|)
operator|&
literal|0xffffff
expr_stmt|;
name|disarm_cq
argument_list|(
name|dev
argument_list|,
name|eq
operator|->
name|eqn
argument_list|,
name|disarm_cqn
argument_list|)
expr_stmt|;
name|mthca_cq_completion
argument_list|(
name|dev
argument_list|,
name|disarm_cqn
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_PATH_MIG
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_PATH_MIG
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_COMM_EST
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_COMM_EST
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_SQ_DRAINED
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_SQ_DRAINED
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_SRQ_QP_LAST_WQE
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_QP_LAST_WQE_REACHED
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_SRQ_LIMIT
case|:
name|mthca_srq_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|srq
operator|.
name|srqn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_SRQ_LIMIT_REACHED
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_WQ_CATAS_ERROR
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_QP_FATAL
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_PATH_MIG_FAILED
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_PATH_MIG_ERR
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_WQ_INVAL_REQ_ERROR
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_QP_REQ_ERR
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_WQ_ACCESS_ERROR
case|:
name|mthca_qp_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|qp
operator|.
name|qpn
argument_list|)
operator|&
literal|0xffffff
argument_list|,
name|IB_EVENT_QP_ACCESS_ERR
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_CMD
case|:
name|mthca_cmd_event
argument_list|(
name|dev
argument_list|,
name|be16_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|cmd
operator|.
name|token
argument_list|)
argument_list|,
name|eqe
operator|->
name|event
operator|.
name|cmd
operator|.
name|status
argument_list|,
name|be64_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|cmd
operator|.
name|out_param
argument_list|)
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_PORT_CHANGE
case|:
name|port_change
argument_list|(
name|dev
argument_list|,
operator|(
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|port_change
operator|.
name|port
argument_list|)
operator|>>
literal|28
operator|)
operator|&
literal|3
argument_list|,
name|eqe
operator|->
name|subtype
operator|==
literal|0x4
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_CQ_ERROR
case|:
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"CQ %s on CQN %06x\n"
argument_list|,
name|eqe
operator|->
name|event
operator|.
name|cq_err
operator|.
name|syndrome
operator|==
literal|1
condition|?
literal|"overrun"
else|:
literal|"access violation"
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|cq_err
operator|.
name|cqn
argument_list|)
operator|&
literal|0xffffff
argument_list|)
expr_stmt|;
name|mthca_cq_event
argument_list|(
name|dev
argument_list|,
name|be32_to_cpu
argument_list|(
name|eqe
operator|->
name|event
operator|.
name|cq_err
operator|.
name|cqn
argument_list|)
argument_list|,
name|IB_EVENT_CQ_ERR
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_EQ_OVERFLOW
case|:
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"EQ overrun on EQN %d\n"
argument_list|,
name|eq
operator|->
name|eqn
argument_list|)
expr_stmt|;
break|break;
case|case
name|MTHCA_EVENT_TYPE_EEC_CATAS_ERROR
case|:
case|case
name|MTHCA_EVENT_TYPE_SRQ_CATAS_ERROR
case|:
case|case
name|MTHCA_EVENT_TYPE_LOCAL_CATAS_ERROR
case|:
case|case
name|MTHCA_EVENT_TYPE_ECC_DETECT
case|:
default|default:
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"Unhandled event %02x(%02x) on EQ %d\n"
argument_list|,
name|eqe
operator|->
name|type
argument_list|,
name|eqe
operator|->
name|subtype
argument_list|,
name|eq
operator|->
name|eqn
argument_list|)
expr_stmt|;
break|break;
block|}
empty_stmt|;
name|set_eqe_hw
argument_list|(
name|eqe
argument_list|)
expr_stmt|;
operator|++
name|eq
operator|->
name|cons_index
expr_stmt|;
name|eqes_found
operator|=
literal|1
expr_stmt|;
operator|++
name|set_ci
expr_stmt|;
comment|/* 		 * The HCA will think the queue has overflowed if we 		 * don't tell it we've been processing events.  We 		 * create our EQs with MTHCA_NUM_SPARE_EQE extra 		 * entries, so we must update our consumer index at 		 * least that often. 		 */
if|if
condition|(
name|unlikely
argument_list|(
name|set_ci
operator|>=
name|MTHCA_NUM_SPARE_EQE
argument_list|)
condition|)
block|{
comment|/* 			 * Conditional on hca_type is OK here because 			 * this is a rare case, not the fast path. 			 */
name|set_eq_ci
argument_list|(
name|dev
argument_list|,
name|eq
argument_list|,
name|eq
operator|->
name|cons_index
argument_list|)
expr_stmt|;
name|set_ci
operator|=
literal|0
expr_stmt|;
block|}
block|}
comment|/* 	 * Rely on caller to set consumer index so that we don't have 	 * to test hca_type in our interrupt handling fast path. 	 */
return|return
name|eqes_found
return|;
block|}
end_function

begin_function
specifier|static
name|irqreturn_t
name|mthca_tavor_interrupt
parameter_list|(
name|int
name|irq
parameter_list|,
name|void
modifier|*
name|dev_ptr
parameter_list|)
block|{
name|struct
name|mthca_dev
modifier|*
name|dev
init|=
name|dev_ptr
decl_stmt|;
name|u32
name|ecr
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
name|dev
operator|->
name|eq_table
operator|.
name|clr_mask
condition|)
name|writel
argument_list|(
name|dev
operator|->
name|eq_table
operator|.
name|clr_mask
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|clr_int
argument_list|)
expr_stmt|;
name|ecr
operator|=
name|readl
argument_list|(
name|dev
operator|->
name|eq_regs
operator|.
name|tavor
operator|.
name|ecr_base
operator|+
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|ecr
condition|)
return|return
name|IRQ_NONE
return|;
name|writel
argument_list|(
name|ecr
argument_list|,
name|dev
operator|->
name|eq_regs
operator|.
name|tavor
operator|.
name|ecr_base
operator|+
name|MTHCA_ECR_CLR_BASE
operator|-
name|MTHCA_ECR_BASE
operator|+
literal|4
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MTHCA_NUM_EQ
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|ecr
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|eqn_mask
condition|)
block|{
if|if
condition|(
name|mthca_eq_int
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
argument_list|)
condition|)
name|tavor_set_eq_ci
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|cons_index
argument_list|)
expr_stmt|;
name|tavor_eq_req_not
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|eqn
argument_list|)
expr_stmt|;
block|}
return|return
name|IRQ_HANDLED
return|;
block|}
end_function

begin_function
specifier|static
name|irqreturn_t
name|mthca_tavor_msi_x_interrupt
parameter_list|(
name|int
name|irq
parameter_list|,
name|void
modifier|*
name|eq_ptr
parameter_list|)
block|{
name|struct
name|mthca_eq
modifier|*
name|eq
init|=
name|eq_ptr
decl_stmt|;
name|struct
name|mthca_dev
modifier|*
name|dev
init|=
name|eq
operator|->
name|dev
decl_stmt|;
name|mthca_eq_int
argument_list|(
name|dev
argument_list|,
name|eq
argument_list|)
expr_stmt|;
name|tavor_set_eq_ci
argument_list|(
name|dev
argument_list|,
name|eq
argument_list|,
name|eq
operator|->
name|cons_index
argument_list|)
expr_stmt|;
name|tavor_eq_req_not
argument_list|(
name|dev
argument_list|,
name|eq
operator|->
name|eqn
argument_list|)
expr_stmt|;
comment|/* MSI-X vectors always belong to us */
return|return
name|IRQ_HANDLED
return|;
block|}
end_function

begin_function
specifier|static
name|irqreturn_t
name|mthca_arbel_interrupt
parameter_list|(
name|int
name|irq
parameter_list|,
name|void
modifier|*
name|dev_ptr
parameter_list|)
block|{
name|struct
name|mthca_dev
modifier|*
name|dev
init|=
name|dev_ptr
decl_stmt|;
name|int
name|work
init|=
literal|0
decl_stmt|;
name|int
name|i
decl_stmt|;
if|if
condition|(
name|dev
operator|->
name|eq_table
operator|.
name|clr_mask
condition|)
name|writel
argument_list|(
name|dev
operator|->
name|eq_table
operator|.
name|clr_mask
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|clr_int
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MTHCA_NUM_EQ
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|mthca_eq_int
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
argument_list|)
condition|)
block|{
name|work
operator|=
literal|1
expr_stmt|;
name|arbel_set_eq_ci
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|cons_index
argument_list|)
expr_stmt|;
block|}
name|arbel_eq_req_not
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|arm_mask
argument_list|)
expr_stmt|;
return|return
name|IRQ_RETVAL
argument_list|(
name|work
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|irqreturn_t
name|mthca_arbel_msi_x_interrupt
parameter_list|(
name|int
name|irq
parameter_list|,
name|void
modifier|*
name|eq_ptr
parameter_list|)
block|{
name|struct
name|mthca_eq
modifier|*
name|eq
init|=
name|eq_ptr
decl_stmt|;
name|struct
name|mthca_dev
modifier|*
name|dev
init|=
name|eq
operator|->
name|dev
decl_stmt|;
name|mthca_eq_int
argument_list|(
name|dev
argument_list|,
name|eq
argument_list|)
expr_stmt|;
name|arbel_set_eq_ci
argument_list|(
name|dev
argument_list|,
name|eq
argument_list|,
name|eq
operator|->
name|cons_index
argument_list|)
expr_stmt|;
name|arbel_eq_req_not
argument_list|(
name|dev
argument_list|,
name|eq
operator|->
name|eqn_mask
argument_list|)
expr_stmt|;
comment|/* MSI-X vectors always belong to us */
return|return
name|IRQ_HANDLED
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mthca_create_eq
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|int
name|nent
parameter_list|,
name|u8
name|intr
parameter_list|,
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|)
block|{
name|int
name|npages
decl_stmt|;
name|u64
modifier|*
name|dma_list
init|=
name|NULL
decl_stmt|;
name|dma_addr_t
name|t
decl_stmt|;
name|struct
name|mthca_mailbox
modifier|*
name|mailbox
decl_stmt|;
name|struct
name|mthca_eq_context
modifier|*
name|eq_context
decl_stmt|;
name|int
name|err
init|=
operator|-
name|ENOMEM
decl_stmt|;
name|int
name|i
decl_stmt|;
name|u8
name|status
decl_stmt|;
name|eq
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
name|eq
operator|->
name|nent
operator|=
name|roundup_pow_of_two
argument_list|(
name|max
argument_list|(
name|nent
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|npages
operator|=
name|ALIGN
argument_list|(
name|eq
operator|->
name|nent
operator|*
name|MTHCA_EQ_ENTRY_SIZE
argument_list|,
name|PAGE_SIZE
argument_list|)
operator|/
name|PAGE_SIZE
expr_stmt|;
name|eq
operator|->
name|page_list
operator|=
name|kmalloc
argument_list|(
name|npages
operator|*
sizeof|sizeof
expr|*
name|eq
operator|->
name|page_list
argument_list|,
name|GFP_KERNEL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|eq
operator|->
name|page_list
condition|)
goto|goto
name|err_out
goto|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|npages
condition|;
operator|++
name|i
control|)
name|eq
operator|->
name|page_list
index|[
name|i
index|]
operator|.
name|buf
operator|=
name|NULL
expr_stmt|;
name|dma_list
operator|=
name|kmalloc
argument_list|(
name|npages
operator|*
sizeof|sizeof
expr|*
name|dma_list
argument_list|,
name|GFP_KERNEL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dma_list
condition|)
goto|goto
name|err_out_free
goto|;
name|mailbox
operator|=
name|mthca_alloc_mailbox
argument_list|(
name|dev
argument_list|,
name|GFP_KERNEL
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_ERR
argument_list|(
name|mailbox
argument_list|)
condition|)
goto|goto
name|err_out_free
goto|;
name|eq_context
operator|=
name|mailbox
operator|->
name|buf
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|npages
condition|;
operator|++
name|i
control|)
block|{
name|eq
operator|->
name|page_list
index|[
name|i
index|]
operator|.
name|buf
operator|=
name|dma_alloc_coherent
argument_list|(
operator|&
name|dev
operator|->
name|pdev
operator|->
name|dev
argument_list|,
name|PAGE_SIZE
argument_list|,
operator|&
name|t
argument_list|,
name|GFP_KERNEL
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|eq
operator|->
name|page_list
index|[
name|i
index|]
operator|.
name|buf
condition|)
goto|goto
name|err_out_free_pages
goto|;
name|dma_list
index|[
name|i
index|]
operator|=
name|t
expr_stmt|;
name|pci_unmap_addr_set
argument_list|(
operator|&
name|eq
operator|->
name|page_list
index|[
name|i
index|]
argument_list|,
name|mapping
argument_list|,
name|t
argument_list|)
expr_stmt|;
name|clear_page
argument_list|(
name|eq
operator|->
name|page_list
index|[
name|i
index|]
operator|.
name|buf
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|eq
operator|->
name|nent
condition|;
operator|++
name|i
control|)
name|set_eqe_hw
argument_list|(
name|get_eqe
argument_list|(
name|eq
argument_list|,
name|i
argument_list|)
argument_list|)
expr_stmt|;
name|eq
operator|->
name|eqn
operator|=
name|mthca_alloc
argument_list|(
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|alloc
argument_list|)
expr_stmt|;
if|if
condition|(
name|eq
operator|->
name|eqn
operator|==
operator|-
literal|1
condition|)
goto|goto
name|err_out_free_pages
goto|;
name|err
operator|=
name|mthca_mr_alloc_phys
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|driver_pd
operator|.
name|pd_num
argument_list|,
name|dma_list
argument_list|,
name|PAGE_SHIFT
argument_list|,
name|npages
argument_list|,
literal|0
argument_list|,
name|npages
operator|*
name|PAGE_SIZE
argument_list|,
name|MTHCA_MPT_FLAG_LOCAL_WRITE
operator||
name|MTHCA_MPT_FLAG_LOCAL_READ
argument_list|,
operator|&
name|eq
operator|->
name|mr
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|err_out_free_eq
goto|;
name|memset
argument_list|(
name|eq_context
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
expr|*
name|eq_context
argument_list|)
expr_stmt|;
name|eq_context
operator|->
name|flags
operator|=
name|cpu_to_be32
argument_list|(
name|MTHCA_EQ_STATUS_OK
operator||
name|MTHCA_EQ_OWNER_HW
operator||
name|MTHCA_EQ_STATE_ARMED
operator||
name|MTHCA_EQ_FLAG_TR
argument_list|)
expr_stmt|;
if|if
condition|(
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|)
name|eq_context
operator|->
name|flags
operator||=
name|cpu_to_be32
argument_list|(
name|MTHCA_EQ_STATE_ARBEL
argument_list|)
expr_stmt|;
name|eq_context
operator|->
name|logsize_usrpage
operator|=
name|cpu_to_be32
argument_list|(
operator|(
name|ffs
argument_list|(
name|eq
operator|->
name|nent
argument_list|)
operator|-
literal|1
operator|)
operator|<<
literal|24
argument_list|)
expr_stmt|;
if|if
condition|(
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|eq_context
operator|->
name|arbel_pd
operator|=
name|cpu_to_be32
argument_list|(
name|dev
operator|->
name|driver_pd
operator|.
name|pd_num
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|eq_context
operator|->
name|logsize_usrpage
operator||=
name|cpu_to_be32
argument_list|(
name|dev
operator|->
name|driver_uar
operator|.
name|index
argument_list|)
expr_stmt|;
name|eq_context
operator|->
name|tavor_pd
operator|=
name|cpu_to_be32
argument_list|(
name|dev
operator|->
name|driver_pd
operator|.
name|pd_num
argument_list|)
expr_stmt|;
block|}
name|eq_context
operator|->
name|intr
operator|=
name|intr
expr_stmt|;
name|eq_context
operator|->
name|lkey
operator|=
name|cpu_to_be32
argument_list|(
name|eq
operator|->
name|mr
operator|.
name|ibmr
operator|.
name|lkey
argument_list|)
expr_stmt|;
name|err
operator|=
name|mthca_SW2HW_EQ
argument_list|(
name|dev
argument_list|,
name|mailbox
argument_list|,
name|eq
operator|->
name|eqn
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
block|{
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"SW2HW_EQ failed (%d)\n"
argument_list|,
name|err
argument_list|)
expr_stmt|;
goto|goto
name|err_out_free_mr
goto|;
block|}
if|if
condition|(
name|status
condition|)
block|{
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"SW2HW_EQ returned status 0x%02x\n"
argument_list|,
name|status
argument_list|)
expr_stmt|;
name|err
operator|=
operator|-
name|EINVAL
expr_stmt|;
goto|goto
name|err_out_free_mr
goto|;
block|}
name|kfree
argument_list|(
name|dma_list
argument_list|)
expr_stmt|;
name|mthca_free_mailbox
argument_list|(
name|dev
argument_list|,
name|mailbox
argument_list|)
expr_stmt|;
name|eq
operator|->
name|eqn_mask
operator|=
name|swab32
argument_list|(
literal|1
operator|<<
name|eq
operator|->
name|eqn
argument_list|)
expr_stmt|;
name|eq
operator|->
name|cons_index
operator|=
literal|0
expr_stmt|;
name|dev
operator|->
name|eq_table
operator|.
name|arm_mask
operator||=
name|eq
operator|->
name|eqn_mask
expr_stmt|;
name|mthca_dbg
argument_list|(
name|dev
argument_list|,
literal|"Allocated EQ %d with %d entries\n"
argument_list|,
name|eq
operator|->
name|eqn
argument_list|,
name|eq
operator|->
name|nent
argument_list|)
expr_stmt|;
return|return
name|err
return|;
name|err_out_free_mr
label|:
name|mthca_free_mr
argument_list|(
name|dev
argument_list|,
operator|&
name|eq
operator|->
name|mr
argument_list|)
expr_stmt|;
name|err_out_free_eq
label|:
name|mthca_free
argument_list|(
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|alloc
argument_list|,
name|eq
operator|->
name|eqn
argument_list|)
expr_stmt|;
name|err_out_free_pages
label|:
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|npages
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|eq
operator|->
name|page_list
index|[
name|i
index|]
operator|.
name|buf
condition|)
name|dma_free_coherent
argument_list|(
operator|&
name|dev
operator|->
name|pdev
operator|->
name|dev
argument_list|,
name|PAGE_SIZE
argument_list|,
name|eq
operator|->
name|page_list
index|[
name|i
index|]
operator|.
name|buf
argument_list|,
name|pci_unmap_addr
argument_list|(
operator|&
name|eq
operator|->
name|page_list
index|[
name|i
index|]
argument_list|,
name|mapping
argument_list|)
argument_list|)
expr_stmt|;
name|mthca_free_mailbox
argument_list|(
name|dev
argument_list|,
name|mailbox
argument_list|)
expr_stmt|;
name|err_out_free
label|:
name|kfree
argument_list|(
name|eq
operator|->
name|page_list
argument_list|)
expr_stmt|;
name|kfree
argument_list|(
name|dma_list
argument_list|)
expr_stmt|;
name|err_out
label|:
return|return
name|err
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|mthca_free_eq
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|struct
name|mthca_eq
modifier|*
name|eq
parameter_list|)
block|{
name|struct
name|mthca_mailbox
modifier|*
name|mailbox
decl_stmt|;
name|int
name|err
decl_stmt|;
name|u8
name|status
decl_stmt|;
name|int
name|npages
init|=
operator|(
name|eq
operator|->
name|nent
operator|*
name|MTHCA_EQ_ENTRY_SIZE
operator|+
name|PAGE_SIZE
operator|-
literal|1
operator|)
operator|/
name|PAGE_SIZE
decl_stmt|;
name|int
name|i
decl_stmt|;
name|mailbox
operator|=
name|mthca_alloc_mailbox
argument_list|(
name|dev
argument_list|,
name|GFP_KERNEL
argument_list|)
expr_stmt|;
if|if
condition|(
name|IS_ERR
argument_list|(
name|mailbox
argument_list|)
condition|)
return|return;
name|err
operator|=
name|mthca_HW2SW_EQ
argument_list|(
name|dev
argument_list|,
name|mailbox
argument_list|,
name|eq
operator|->
name|eqn
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"HW2SW_EQ failed (%d)\n"
argument_list|,
name|err
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
condition|)
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"HW2SW_EQ returned status 0x%02x\n"
argument_list|,
name|status
argument_list|)
expr_stmt|;
name|dev
operator|->
name|eq_table
operator|.
name|arm_mask
operator|&=
operator|~
name|eq
operator|->
name|eqn_mask
expr_stmt|;
if|if
condition|(
literal|0
condition|)
block|{
name|mthca_dbg
argument_list|(
name|dev
argument_list|,
literal|"Dumping EQ context %02x:\n"
argument_list|,
name|eq
operator|->
name|eqn
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
sizeof|sizeof
argument_list|(
expr|struct
name|mthca_eq_context
argument_list|)
operator|/
literal|4
condition|;
operator|++
name|i
control|)
block|{
if|if
condition|(
name|i
operator|%
literal|4
operator|==
literal|0
condition|)
name|printk
argument_list|(
literal|"[%02x] "
argument_list|,
name|i
operator|*
literal|4
argument_list|)
expr_stmt|;
name|printk
argument_list|(
literal|" %08x"
argument_list|,
name|be32_to_cpup
argument_list|(
name|mailbox
operator|->
name|buf
operator|+
name|i
operator|*
literal|4
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|i
operator|+
literal|1
operator|)
operator|%
literal|4
operator|==
literal|0
condition|)
name|printk
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
block|}
block|}
name|mthca_free_mr
argument_list|(
name|dev
argument_list|,
operator|&
name|eq
operator|->
name|mr
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|npages
condition|;
operator|++
name|i
control|)
name|pci_free_consistent
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
name|PAGE_SIZE
argument_list|,
name|eq
operator|->
name|page_list
index|[
name|i
index|]
operator|.
name|buf
argument_list|,
name|pci_unmap_addr
argument_list|(
operator|&
name|eq
operator|->
name|page_list
index|[
name|i
index|]
argument_list|,
name|mapping
argument_list|)
argument_list|)
expr_stmt|;
name|kfree
argument_list|(
name|eq
operator|->
name|page_list
argument_list|)
expr_stmt|;
name|mthca_free_mailbox
argument_list|(
name|dev
argument_list|,
name|mailbox
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|mthca_free_irqs
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
if|if
condition|(
name|dev
operator|->
name|eq_table
operator|.
name|have_irq
condition|)
name|free_irq
argument_list|(
name|dev
operator|->
name|pdev
operator|->
name|irq
argument_list|,
name|dev
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MTHCA_NUM_EQ
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|have_irq
condition|)
block|{
name|free_irq
argument_list|(
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|msi_x_vector
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
operator|+
name|i
argument_list|)
expr_stmt|;
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|have_irq
operator|=
literal|0
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|mthca_map_reg
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|unsigned
name|long
name|offset
parameter_list|,
name|unsigned
name|long
name|size
parameter_list|,
name|void
name|__iomem
modifier|*
modifier|*
name|map
parameter_list|)
block|{
name|unsigned
name|long
name|base
init|=
name|pci_resource_start
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
literal|0
argument_list|)
decl_stmt|;
operator|*
name|map
operator|=
name|ioremap
argument_list|(
name|base
operator|+
name|offset
argument_list|,
name|size
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|*
name|map
condition|)
return|return
operator|-
name|ENOMEM
return|;
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|mthca_map_eq_regs
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|)
block|{
if|if
condition|(
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|)
block|{
comment|/* 		 * We assume that the EQ arm and EQ set CI registers 		 * fall within the first BAR.  We can't trust the 		 * values firmware gives us, since those addresses are 		 * valid on the HCA's side of the PCI bus but not 		 * necessarily the host side. 		 */
if|if
condition|(
name|mthca_map_reg
argument_list|(
name|dev
argument_list|,
operator|(
name|pci_resource_len
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
literal|0
argument_list|)
operator|-
literal|1
operator|)
operator|&
name|dev
operator|->
name|fw
operator|.
name|arbel
operator|.
name|clr_int_base
argument_list|,
name|MTHCA_CLR_INT_SIZE
argument_list|,
operator|&
name|dev
operator|->
name|clr_base
argument_list|)
condition|)
block|{
name|mthca_err
argument_list|(
name|dev
argument_list|,
literal|"Couldn't map interrupt clear register, "
literal|"aborting.\n"
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
comment|/* 		 * Add 4 because we limit ourselves to EQs 0 ... 31, 		 * so we only need the low word of the register. 		 */
if|if
condition|(
name|mthca_map_reg
argument_list|(
name|dev
argument_list|,
operator|(
operator|(
name|pci_resource_len
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
literal|0
argument_list|)
operator|-
literal|1
operator|)
operator|&
name|dev
operator|->
name|fw
operator|.
name|arbel
operator|.
name|eq_arm_base
operator|)
operator|+
literal|4
argument_list|,
literal|4
argument_list|,
operator|&
name|dev
operator|->
name|eq_regs
operator|.
name|arbel
operator|.
name|eq_arm
argument_list|)
condition|)
block|{
name|mthca_err
argument_list|(
name|dev
argument_list|,
literal|"Couldn't map EQ arm register, aborting.\n"
argument_list|)
expr_stmt|;
name|iounmap
argument_list|(
name|dev
operator|->
name|clr_base
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
if|if
condition|(
name|mthca_map_reg
argument_list|(
name|dev
argument_list|,
operator|(
name|pci_resource_len
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
literal|0
argument_list|)
operator|-
literal|1
operator|)
operator|&
name|dev
operator|->
name|fw
operator|.
name|arbel
operator|.
name|eq_set_ci_base
argument_list|,
name|MTHCA_EQ_SET_CI_SIZE
argument_list|,
operator|&
name|dev
operator|->
name|eq_regs
operator|.
name|arbel
operator|.
name|eq_set_ci_base
argument_list|)
condition|)
block|{
name|mthca_err
argument_list|(
name|dev
argument_list|,
literal|"Couldn't map EQ CI register, aborting.\n"
argument_list|)
expr_stmt|;
name|iounmap
argument_list|(
name|dev
operator|->
name|eq_regs
operator|.
name|arbel
operator|.
name|eq_arm
argument_list|)
expr_stmt|;
name|iounmap
argument_list|(
name|dev
operator|->
name|clr_base
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
block|}
else|else
block|{
if|if
condition|(
name|mthca_map_reg
argument_list|(
name|dev
argument_list|,
name|MTHCA_CLR_INT_BASE
argument_list|,
name|MTHCA_CLR_INT_SIZE
argument_list|,
operator|&
name|dev
operator|->
name|clr_base
argument_list|)
condition|)
block|{
name|mthca_err
argument_list|(
name|dev
argument_list|,
literal|"Couldn't map interrupt clear register, "
literal|"aborting.\n"
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
if|if
condition|(
name|mthca_map_reg
argument_list|(
name|dev
argument_list|,
name|MTHCA_ECR_BASE
argument_list|,
name|MTHCA_ECR_SIZE
operator|+
name|MTHCA_ECR_CLR_SIZE
argument_list|,
operator|&
name|dev
operator|->
name|eq_regs
operator|.
name|tavor
operator|.
name|ecr_base
argument_list|)
condition|)
block|{
name|mthca_err
argument_list|(
name|dev
argument_list|,
literal|"Couldn't map ecr register, "
literal|"aborting.\n"
argument_list|)
expr_stmt|;
name|iounmap
argument_list|(
name|dev
operator|->
name|clr_base
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
block|}
return|return
literal|0
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|mthca_unmap_eq_regs
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|)
block|{
if|if
condition|(
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|)
block|{
name|iounmap
argument_list|(
name|dev
operator|->
name|eq_regs
operator|.
name|arbel
operator|.
name|eq_set_ci_base
argument_list|)
expr_stmt|;
name|iounmap
argument_list|(
name|dev
operator|->
name|eq_regs
operator|.
name|arbel
operator|.
name|eq_arm
argument_list|)
expr_stmt|;
name|iounmap
argument_list|(
name|dev
operator|->
name|clr_base
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|iounmap
argument_list|(
name|dev
operator|->
name|eq_regs
operator|.
name|tavor
operator|.
name|ecr_base
argument_list|)
expr_stmt|;
name|iounmap
argument_list|(
name|dev
operator|->
name|clr_base
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
name|int
name|mthca_map_eq_icm
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|,
name|u64
name|icm_virt
parameter_list|)
block|{
name|int
name|ret
decl_stmt|;
name|u8
name|status
decl_stmt|;
comment|/* 	 * We assume that mapping one page is enough for the whole EQ 	 * context table.  This is fine with all current HCAs, because 	 * we only use 32 EQs and each EQ uses 32 bytes of context 	 * memory, or 1 KB total. 	 */
name|dev
operator|->
name|eq_table
operator|.
name|icm_virt
operator|=
name|icm_virt
expr_stmt|;
name|dev
operator|->
name|eq_table
operator|.
name|icm_page
operator|=
name|alloc_page
argument_list|(
name|GFP_HIGHUSER
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|dev
operator|->
name|eq_table
operator|.
name|icm_page
condition|)
return|return
operator|-
name|ENOMEM
return|;
name|dev
operator|->
name|eq_table
operator|.
name|icm_dma
operator|=
name|pci_map_page
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|icm_page
argument_list|,
literal|0
argument_list|,
name|PAGE_SIZE
argument_list|,
name|PCI_DMA_BIDIRECTIONAL
argument_list|)
expr_stmt|;
if|if
condition|(
name|pci_dma_mapping_error
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|icm_dma
argument_list|)
condition|)
block|{
name|__free_page
argument_list|(
name|dev
operator|->
name|eq_table
operator|.
name|icm_page
argument_list|)
expr_stmt|;
return|return
operator|-
name|ENOMEM
return|;
block|}
name|ret
operator|=
name|mthca_MAP_ICM_page
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|icm_dma
argument_list|,
name|icm_virt
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|ret
operator|&&
name|status
condition|)
name|ret
operator|=
operator|-
name|EINVAL
expr_stmt|;
if|if
condition|(
name|ret
condition|)
block|{
name|pci_unmap_page
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|icm_dma
argument_list|,
name|PAGE_SIZE
argument_list|,
name|PCI_DMA_BIDIRECTIONAL
argument_list|)
expr_stmt|;
name|__free_page
argument_list|(
name|dev
operator|->
name|eq_table
operator|.
name|icm_page
argument_list|)
expr_stmt|;
block|}
return|return
name|ret
return|;
block|}
end_function

begin_function
name|void
name|mthca_unmap_eq_icm
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|)
block|{
name|u8
name|status
decl_stmt|;
name|mthca_UNMAP_ICM
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|icm_virt
argument_list|,
literal|1
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
name|pci_unmap_page
argument_list|(
name|dev
operator|->
name|pdev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|icm_dma
argument_list|,
name|PAGE_SIZE
argument_list|,
name|PCI_DMA_BIDIRECTIONAL
argument_list|)
expr_stmt|;
name|__free_page
argument_list|(
name|dev
operator|->
name|eq_table
operator|.
name|icm_page
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|mthca_init_eq_table
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|)
block|{
name|int
name|err
decl_stmt|;
name|u8
name|status
decl_stmt|;
name|u8
name|intr
decl_stmt|;
name|int
name|i
decl_stmt|;
name|err
operator|=
name|mthca_alloc_init
argument_list|(
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|alloc
argument_list|,
name|dev
operator|->
name|limits
operator|.
name|num_eqs
argument_list|,
name|dev
operator|->
name|limits
operator|.
name|num_eqs
operator|-
literal|1
argument_list|,
name|dev
operator|->
name|limits
operator|.
name|reserved_eqs
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
return|return
name|err
return|;
name|err
operator|=
name|mthca_map_eq_regs
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|err_out_free
goto|;
if|if
condition|(
name|dev
operator|->
name|mthca_flags
operator|&
name|MTHCA_FLAG_MSI_X
condition|)
block|{
name|dev
operator|->
name|eq_table
operator|.
name|clr_mask
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|dev
operator|->
name|eq_table
operator|.
name|clr_mask
operator|=
name|swab32
argument_list|(
literal|1
operator|<<
operator|(
name|dev
operator|->
name|eq_table
operator|.
name|inta_pin
operator|&
literal|31
operator|)
argument_list|)
expr_stmt|;
name|dev
operator|->
name|eq_table
operator|.
name|clr_int
operator|=
name|dev
operator|->
name|clr_base
operator|+
operator|(
name|dev
operator|->
name|eq_table
operator|.
name|inta_pin
operator|<
literal|32
condition|?
literal|4
else|:
literal|0
operator|)
expr_stmt|;
block|}
name|dev
operator|->
name|eq_table
operator|.
name|arm_mask
operator|=
literal|0
expr_stmt|;
name|intr
operator|=
name|dev
operator|->
name|eq_table
operator|.
name|inta_pin
expr_stmt|;
name|err
operator|=
name|mthca_create_eq
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|limits
operator|.
name|num_cqs
operator|+
name|MTHCA_NUM_SPARE_EQE
argument_list|,
operator|(
name|dev
operator|->
name|mthca_flags
operator|&
name|MTHCA_FLAG_MSI_X
operator|)
condition|?
literal|128
else|:
name|intr
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_COMP
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|err_out_unmap
goto|;
name|err
operator|=
name|mthca_create_eq
argument_list|(
name|dev
argument_list|,
name|MTHCA_NUM_ASYNC_EQE
operator|+
name|MTHCA_NUM_SPARE_EQE
argument_list|,
operator|(
name|dev
operator|->
name|mthca_flags
operator|&
name|MTHCA_FLAG_MSI_X
operator|)
condition|?
literal|129
else|:
name|intr
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_ASYNC
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|err_out_comp
goto|;
name|err
operator|=
name|mthca_create_eq
argument_list|(
name|dev
argument_list|,
name|MTHCA_NUM_CMD_EQE
operator|+
name|MTHCA_NUM_SPARE_EQE
argument_list|,
operator|(
name|dev
operator|->
name|mthca_flags
operator|&
name|MTHCA_FLAG_MSI_X
operator|)
condition|?
literal|130
else|:
name|intr
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_CMD
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|err_out_async
goto|;
if|if
condition|(
name|dev
operator|->
name|mthca_flags
operator|&
name|MTHCA_FLAG_MSI_X
condition|)
block|{
specifier|static
specifier|const
name|char
modifier|*
name|eq_name
index|[]
init|=
block|{
index|[
name|MTHCA_EQ_COMP
index|]
operator|=
name|DRV_NAME
literal|" (comp)"
block|,
index|[
name|MTHCA_EQ_ASYNC
index|]
operator|=
name|DRV_NAME
literal|" (async)"
block|,
index|[
name|MTHCA_EQ_CMD
index|]
operator|=
name|DRV_NAME
literal|" (cmd)"
block|}
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MTHCA_NUM_EQ
condition|;
operator|++
name|i
control|)
block|{
name|err
operator|=
name|request_irq
argument_list|(
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|msi_x_vector
argument_list|,
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|?
name|mthca_arbel_msi_x_interrupt
else|:
name|mthca_tavor_msi_x_interrupt
argument_list|,
literal|0
argument_list|,
name|eq_name
index|[
name|i
index|]
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
operator|+
name|i
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|err_out_cmd
goto|;
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|have_irq
operator|=
literal|1
expr_stmt|;
block|}
block|}
else|else
block|{
name|err
operator|=
name|request_irq
argument_list|(
name|dev
operator|->
name|pdev
operator|->
name|irq
argument_list|,
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|?
name|mthca_arbel_interrupt
else|:
name|mthca_tavor_interrupt
argument_list|,
name|IRQF_SHARED
argument_list|,
name|DRV_NAME
argument_list|,
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
goto|goto
name|err_out_cmd
goto|;
name|dev
operator|->
name|eq_table
operator|.
name|have_irq
operator|=
literal|1
expr_stmt|;
block|}
name|err
operator|=
name|mthca_MAP_EQ
argument_list|(
name|dev
argument_list|,
name|async_mask
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|0
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_ASYNC
index|]
operator|.
name|eqn
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"MAP_EQ for async EQ %d failed (%d)\n"
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_ASYNC
index|]
operator|.
name|eqn
argument_list|,
name|err
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
condition|)
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"MAP_EQ for async EQ %d returned status 0x%02x\n"
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_ASYNC
index|]
operator|.
name|eqn
argument_list|,
name|status
argument_list|)
expr_stmt|;
name|err
operator|=
name|mthca_MAP_EQ
argument_list|(
name|dev
argument_list|,
name|MTHCA_CMD_EVENT_MASK
argument_list|,
literal|0
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_CMD
index|]
operator|.
name|eqn
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"MAP_EQ for cmd EQ %d failed (%d)\n"
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_CMD
index|]
operator|.
name|eqn
argument_list|,
name|err
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
condition|)
name|mthca_warn
argument_list|(
name|dev
argument_list|,
literal|"MAP_EQ for cmd EQ %d returned status 0x%02x\n"
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_CMD
index|]
operator|.
name|eqn
argument_list|,
name|status
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MTHCA_NUM_EQ
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|mthca_is_memfree
argument_list|(
name|dev
argument_list|)
condition|)
name|arbel_eq_req_not
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|eqn_mask
argument_list|)
expr_stmt|;
else|else
name|tavor_eq_req_not
argument_list|(
name|dev
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
operator|.
name|eqn
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
name|err_out_cmd
label|:
name|mthca_free_irqs
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|mthca_free_eq
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_CMD
index|]
argument_list|)
expr_stmt|;
name|err_out_async
label|:
name|mthca_free_eq
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_ASYNC
index|]
argument_list|)
expr_stmt|;
name|err_out_comp
label|:
name|mthca_free_eq
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_COMP
index|]
argument_list|)
expr_stmt|;
name|err_out_unmap
label|:
name|mthca_unmap_eq_regs
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|err_out_free
label|:
name|mthca_alloc_cleanup
argument_list|(
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|alloc
argument_list|)
expr_stmt|;
return|return
name|err
return|;
block|}
end_function

begin_function
name|void
name|mthca_cleanup_eq_table
parameter_list|(
name|struct
name|mthca_dev
modifier|*
name|dev
parameter_list|)
block|{
name|u8
name|status
decl_stmt|;
name|int
name|i
decl_stmt|;
name|mthca_free_irqs
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|mthca_MAP_EQ
argument_list|(
name|dev
argument_list|,
name|async_mask
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|1
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_ASYNC
index|]
operator|.
name|eqn
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
name|mthca_MAP_EQ
argument_list|(
name|dev
argument_list|,
name|MTHCA_CMD_EVENT_MASK
argument_list|,
literal|1
argument_list|,
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|MTHCA_EQ_CMD
index|]
operator|.
name|eqn
argument_list|,
operator|&
name|status
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MTHCA_NUM_EQ
condition|;
operator|++
name|i
control|)
name|mthca_free_eq
argument_list|(
name|dev
argument_list|,
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|eq
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|mthca_unmap_eq_regs
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|mthca_alloc_cleanup
argument_list|(
operator|&
name|dev
operator|->
name|eq_table
operator|.
name|alloc
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

