// Seed: 1115916987
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  parameter id_5 = -1;
endmodule
module module_1;
  assign id_1.id_1 = -1;
  tri0 id_2;
  wand id_3;
  assign id_1 = 1;
  always id_1 <= id_1;
  always id_1 <= 1'h0;
  id_4(
      id_2 ? id_3 : -1, id_5
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    output wire  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    output logic id_3
);
  always id_3 <= #1 -1;
  assign id_3 = 1;
  wire id_5;
  assign id_0 = id_1;
  supply1 id_6 = 1, id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
  wire id_8, id_9;
endmodule
