{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701137388060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701137388061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:09:47 2023 " "Processing started: Mon Nov 27 23:09:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701137388061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137388061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137388061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701137388452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701137388452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137397979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file jk_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file decod_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137397986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137397988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137397991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_matriz " "Found entity 1: decod_linha_matriz" {  } { { "decod_linha_matriz.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/decod_linha_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137397993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137397996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701137397998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137397998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP1 contador.v(6) " "Verilog HDL Implicit Net warning at contador.v(6): created implicit net for \"SUP1\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP4 contador.v(12) " "Verilog HDL Implicit Net warning at contador.v(12): created implicit net for \"SUP4\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP2 contador.v(12) " "Verilog HDL Implicit Net warning at contador.v(12): created implicit net for \"SUP2\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP5 contador.v(20) " "Verilog HDL Implicit Net warning at contador.v(20): created implicit net for \"SUP5\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP6 contador.v(21) " "Verilog HDL Implicit Net warning at contador.v(21): created implicit net for \"SUP6\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP3 contador.v(21) " "Verilog HDL Implicit Net warning at contador.v(21): created implicit net for \"SUP3\"" {  } { { "contador.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/contador.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T56 mux8_1.v(13) " "Verilog HDL Implicit Net warning at mux8_1.v(13): created implicit net for \"T56\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T57 mux8_1.v(14) " "Verilog HDL Implicit Net warning at mux8_1.v(14): created implicit net for \"T57\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T58 mux8_1.v(15) " "Verilog HDL Implicit Net warning at mux8_1.v(15): created implicit net for \"T58\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T59 mux8_1.v(16) " "Verilog HDL Implicit Net warning at mux8_1.v(16): created implicit net for \"T59\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T60 mux8_1.v(17) " "Verilog HDL Implicit Net warning at mux8_1.v(17): created implicit net for \"T60\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T61 mux8_1.v(18) " "Verilog HDL Implicit Net warning at mux8_1.v(18): created implicit net for \"T61\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T62 mux8_1.v(19) " "Verilog HDL Implicit Net warning at mux8_1.v(19): created implicit net for \"T62\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T63 mux8_1.v(20) " "Verilog HDL Implicit Net warning at mux8_1.v(20): created implicit net for \"T63\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T64 mux8_1.v(23) " "Verilog HDL Implicit Net warning at mux8_1.v(23): created implicit net for \"T64\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T65 mux8_1.v(24) " "Verilog HDL Implicit Net warning at mux8_1.v(24): created implicit net for \"T65\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T66 mux8_1.v(25) " "Verilog HDL Implicit Net warning at mux8_1.v(25): created implicit net for \"T66\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T67 mux8_1.v(26) " "Verilog HDL Implicit Net warning at mux8_1.v(26): created implicit net for \"T67\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T68 mux8_1.v(27) " "Verilog HDL Implicit Net warning at mux8_1.v(27): created implicit net for \"T68\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T69 mux8_1.v(28) " "Verilog HDL Implicit Net warning at mux8_1.v(28): created implicit net for \"T69\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137397999 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T70 mux8_1.v(29) " "Verilog HDL Implicit Net warning at mux8_1.v(29): created implicit net for \"T70\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T71 mux8_1.v(30) " "Verilog HDL Implicit Net warning at mux8_1.v(30): created implicit net for \"T71\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T72 mux8_1.v(33) " "Verilog HDL Implicit Net warning at mux8_1.v(33): created implicit net for \"T72\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T73 mux8_1.v(34) " "Verilog HDL Implicit Net warning at mux8_1.v(34): created implicit net for \"T73\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T74 mux8_1.v(35) " "Verilog HDL Implicit Net warning at mux8_1.v(35): created implicit net for \"T74\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T75 mux8_1.v(36) " "Verilog HDL Implicit Net warning at mux8_1.v(36): created implicit net for \"T75\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T76 mux8_1.v(37) " "Verilog HDL Implicit Net warning at mux8_1.v(37): created implicit net for \"T76\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T77 mux8_1.v(38) " "Verilog HDL Implicit Net warning at mux8_1.v(38): created implicit net for \"T77\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T78 mux8_1.v(39) " "Verilog HDL Implicit Net warning at mux8_1.v(39): created implicit net for \"T78\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T79 mux8_1.v(40) " "Verilog HDL Implicit Net warning at mux8_1.v(40): created implicit net for \"T79\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T80 mux8_1.v(43) " "Verilog HDL Implicit Net warning at mux8_1.v(43): created implicit net for \"T80\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T81 mux8_1.v(44) " "Verilog HDL Implicit Net warning at mux8_1.v(44): created implicit net for \"T81\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T82 mux8_1.v(45) " "Verilog HDL Implicit Net warning at mux8_1.v(45): created implicit net for \"T82\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T83 mux8_1.v(46) " "Verilog HDL Implicit Net warning at mux8_1.v(46): created implicit net for \"T83\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T84 mux8_1.v(47) " "Verilog HDL Implicit Net warning at mux8_1.v(47): created implicit net for \"T84\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T85 mux8_1.v(48) " "Verilog HDL Implicit Net warning at mux8_1.v(48): created implicit net for \"T85\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T86 mux8_1.v(49) " "Verilog HDL Implicit Net warning at mux8_1.v(49): created implicit net for \"T86\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T87 mux8_1.v(50) " "Verilog HDL Implicit Net warning at mux8_1.v(50): created implicit net for \"T87\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T88 mux8_1.v(53) " "Verilog HDL Implicit Net warning at mux8_1.v(53): created implicit net for \"T88\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T89 mux8_1.v(54) " "Verilog HDL Implicit Net warning at mux8_1.v(54): created implicit net for \"T89\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T90 mux8_1.v(55) " "Verilog HDL Implicit Net warning at mux8_1.v(55): created implicit net for \"T90\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T91 mux8_1.v(56) " "Verilog HDL Implicit Net warning at mux8_1.v(56): created implicit net for \"T91\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T92 mux8_1.v(57) " "Verilog HDL Implicit Net warning at mux8_1.v(57): created implicit net for \"T92\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T93 mux8_1.v(58) " "Verilog HDL Implicit Net warning at mux8_1.v(58): created implicit net for \"T93\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T94 mux8_1.v(59) " "Verilog HDL Implicit Net warning at mux8_1.v(59): created implicit net for \"T94\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T95 mux8_1.v(60) " "Verilog HDL Implicit Net warning at mux8_1.v(60): created implicit net for \"T95\"" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/mux8_1.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP4 divisor_clk.v(23) " "Verilog HDL Implicit Net warning at divisor_clk.v(23): created implicit net for \"SUP4\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP5 divisor_clk.v(29) " "Verilog HDL Implicit Net warning at divisor_clk.v(29): created implicit net for \"SUP5\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP6 divisor_clk.v(35) " "Verilog HDL Implicit Net warning at divisor_clk.v(35): created implicit net for \"SUP6\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP7 divisor_clk.v(41) " "Verilog HDL Implicit Net warning at divisor_clk.v(41): created implicit net for \"SUP7\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP8 divisor_clk.v(47) " "Verilog HDL Implicit Net warning at divisor_clk.v(47): created implicit net for \"SUP8\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP9 divisor_clk.v(53) " "Verilog HDL Implicit Net warning at divisor_clk.v(53): created implicit net for \"SUP9\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398002 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP10 divisor_clk.v(59) " "Verilog HDL Implicit Net warning at divisor_clk.v(59): created implicit net for \"SUP10\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701137398041 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(28) " "Verilog HDL warning at PBL2.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398042 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(29) " "Verilog HDL warning at PBL2.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398042 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(30) " "Verilog HDL warning at PBL2.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398042 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(31) " "Verilog HDL warning at PBL2.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398042 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(32) " "Verilog HDL warning at PBL2.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398042 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(34) " "Verilog HDL warning at PBL2.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(35) " "Verilog HDL warning at PBL2.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(36) " "Verilog HDL warning at PBL2.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(37) " "Verilog HDL warning at PBL2.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(38) " "Verilog HDL warning at PBL2.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(40) " "Verilog HDL warning at PBL2.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(41) " "Verilog HDL warning at PBL2.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(42) " "Verilog HDL warning at PBL2.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(43) " "Verilog HDL warning at PBL2.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(44) " "Verilog HDL warning at PBL2.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(46) " "Verilog HDL warning at PBL2.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(47) " "Verilog HDL warning at PBL2.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(48) " "Verilog HDL warning at PBL2.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(49) " "Verilog HDL warning at PBL2.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398043 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(50) " "Verilog HDL warning at PBL2.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(52) " "Verilog HDL warning at PBL2.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(53) " "Verilog HDL warning at PBL2.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(54) " "Verilog HDL warning at PBL2.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(55) " "Verilog HDL warning at PBL2.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(56) " "Verilog HDL warning at PBL2.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(58) " "Verilog HDL warning at PBL2.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(59) " "Verilog HDL warning at PBL2.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(60) " "Verilog HDL warning at PBL2.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(61) " "Verilog HDL warning at PBL2.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(62) " "Verilog HDL warning at PBL2.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(64) " "Verilog HDL warning at PBL2.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(65) " "Verilog HDL warning at PBL2.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(66) " "Verilog HDL warning at PBL2.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398044 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(67) " "Verilog HDL warning at PBL2.v(67): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 67 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL2.v(68) " "Verilog HDL warning at PBL2.v(68): actual bit length 32 differs from formal bit length 1" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 68 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED9 PBL2.v(11) " "Output port \"LED9\" at PBL2.v(11) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_A PBL2.v(10) " "Output port \"SEG7_A\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_B PBL2.v(10) " "Output port \"SEG7_B\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_C PBL2.v(10) " "Output port \"SEG7_C\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_D PBL2.v(10) " "Output port \"SEG7_D\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_E PBL2.v(10) " "Output port \"SEG7_E\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398045 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_F PBL2.v(10) " "Output port \"SEG7_F\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398046 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG7_G PBL2.v(10) " "Output port \"SEG7_G\" at PBL2.v(10) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398046 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "teste0 PBL2.v(14) " "Output port \"teste0\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398046 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "teste1 PBL2.v(14) " "Output port \"teste1\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398046 "|PBL2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "teste2 PBL2.v(14) " "Output port \"teste2\" at PBL2.v(14) has no driver" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701137398046 "|PBL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor_clk " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor_clk\"" {  } { { "PBL2.v" "divisor_clk" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor_clk\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor_clk\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador " "Elaborating entity \"contador\" for hierarchy \"contador:contador\"" {  } { { "PBL2.v" "contador" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:mux8_1 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:mux8_1\"" {  } { { "PBL2.v" "mux8_1" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701137398063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_A GND " "Pin \"SEG7_A\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|SEG7_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_B GND " "Pin \"SEG7_B\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|SEG7_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_C GND " "Pin \"SEG7_C\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|SEG7_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_D GND " "Pin \"SEG7_D\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|SEG7_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_E GND " "Pin \"SEG7_E\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|SEG7_E"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_F GND " "Pin \"SEG7_F\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|SEG7_F"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7_G GND " "Pin \"SEG7_G\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|SEG7_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste0 GND " "Pin \"teste0\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|teste0"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste1 GND " "Pin \"teste1\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|teste1"} { "Warning" "WMLS_MLS_STUCK_PIN" "teste2 GND " "Pin \"teste2\" is stuck at GND" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701137398305 "|PBL2|teste2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701137398305 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH7 " "No output dependent on input pin \"CH7\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137398321 "|PBL2|CH7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH6 " "No output dependent on input pin \"CH6\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137398321 "|PBL2|CH6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH5 " "No output dependent on input pin \"CH5\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137398321 "|PBL2|CH5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH4 " "No output dependent on input pin \"CH4\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137398321 "|PBL2|CH4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH3 " "No output dependent on input pin \"CH3\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137398321 "|PBL2|CH3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH2 " "No output dependent on input pin \"CH2\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137398321 "|PBL2|CH2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1 " "No output dependent on input pin \"CH1\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/Circuitos-Digitais/PROJETO 2/PBL2.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701137398321 "|PBL2|CH1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701137398321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701137398322 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701137398322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701137398322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701137398322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701137398377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:09:58 2023 " "Processing ended: Mon Nov 27 23:09:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701137398377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701137398377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701137398377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701137398377 ""}
