SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE speedgrade -1
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc6vlx130t
SET_PREFERENCE projectname chipscope_vio
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package ff1156
SET_PREFERENCE createndf false
SET_PREFERENCE designentry VHDL
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER component_name chipscope_vio
SET_PARAMETER synchronous_input_port_width 8
SET_PARAMETER synchronous_output_port_width 12
SET_PARAMETER enable_asynchronous_output_port false
SET_PARAMETER enable_asynchronous_input_port true
SET_PARAMETER constraint_type external
SET_PARAMETER invert_clock_input false
SET_PARAMETER asynchronous_output_port_width 8
SET_PARAMETER enable_synchronous_output_port true
SET_PARAMETER asynchronous_input_port_width 15
SET_PARAMETER enable_synchronous_input_port false
SET_PARAMETER example_design false
SET_CORE_CLASS PSF
SET_CORE_PATH C:\Xilinx\14.6\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_vio_v1_05_a\
SET_CORE_GUIPATH C:\Xilinx\14.6\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_vio_v1_05_a\tooldata\coregen\gui\chipscope_vio.tcl
SET_CORE_NAME VIO (ChipScope Pro - Virtual Input/Output)
SET_CORE_VERSION 1.05.a
SET_CORE_VLNV xilinx.com:ip:chipscope_vio:1.05.a
SET_CORE_DATASHEET C:\Xilinx\14.6\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_vio_v1_05_a\doc\chipscope_vio.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_vio_v1_05_a\doc\chipscope_vio.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_vio_v1_05_a\doc\html\change_log.html><Version Information>
