{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480608413274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480608413274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 14:06:52 2016 " "Processing started: Thu Dec 01 14:06:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480608413274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480608413274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toFPGA -c toFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off toFPGA -c toFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480608413274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480608415221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "synthesis/arquitetura.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_irq_mapper " "Found entity 1: arquitetura_irq_mapper" {  } { { "synthesis/submodules/arquitetura_irq_mapper.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416124 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_mux_001 " "Found entity 1: arquitetura_rsp_xbar_mux_001" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_mux " "Found entity 1: arquitetura_rsp_xbar_mux" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_demux_002 " "Found entity 1: arquitetura_rsp_xbar_demux_002" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_rsp_xbar_demux " "Found entity 1: arquitetura_rsp_xbar_demux" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_demux.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_cmd_xbar_mux " "Found entity 1: arquitetura_cmd_xbar_mux" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_mux.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_cmd_xbar_demux_001 " "Found entity 1: arquitetura_cmd_xbar_demux_001" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_cmd_xbar_demux " "Found entity 1: arquitetura_cmd_xbar_demux" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_demux.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_id_router_002.sv(48) " "Verilog HDL Declaration information at arquitetura_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_id_router_002.sv(49) " "Verilog HDL Declaration information at arquitetura_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_id_router_002_default_decode " "Found entity 1: arquitetura_id_router_002_default_decode" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416394 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_id_router_002 " "Found entity 2: arquitetura_id_router_002" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_id_router.sv(48) " "Verilog HDL Declaration information at arquitetura_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_id_router.sv(49) " "Verilog HDL Declaration information at arquitetura_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_id_router_default_decode " "Found entity 1: arquitetura_id_router_default_decode" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416414 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_id_router " "Found entity 2: arquitetura_id_router" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_addr_router_001.sv(48) " "Verilog HDL Declaration information at arquitetura_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_addr_router_001.sv(49) " "Verilog HDL Declaration information at arquitetura_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_addr_router_001_default_decode " "Found entity 1: arquitetura_addr_router_001_default_decode" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416434 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_addr_router_001 " "Found entity 2: arquitetura_addr_router_001" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arquitetura_addr_router.sv(48) " "Verilog HDL Declaration information at arquitetura_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arquitetura_addr_router.sv(49) " "Verilog HDL Declaration information at arquitetura_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480608416444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/arquitetura_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_addr_router_default_decode " "Found entity 1: arquitetura_addr_router_default_decode" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416444 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_addr_router " "Found entity 2: arquitetura_addr_router" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608416745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608416745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/scheduler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scheduler-Behavioral " "Found design unit 1: Scheduler-Behavioral" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scheduler " "Found entity 1: Scheduler" {  } { { "synthesis/submodules/scheduler.vhd" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/scheduler_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scheduler_adapter-Structure " "Found design unit 1: scheduler_adapter-Structure" {  } { { "synthesis/submodules/scheduler_adapter.vhd" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_adapter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""} { "Info" "ISGN_ENTITY_NAME" "1 scheduler_adapter " "Found entity 1: scheduler_adapter" {  } { { "synthesis/submodules/scheduler_adapter.vhd" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_adapter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/scheduler_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/scheduler_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scheduler_interface-Structure " "Found design unit 1: scheduler_interface-Structure" {  } { { "synthesis/submodules/scheduler_interface.vhd" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""} { "Info" "ISGN_ENTITY_NAME" "1 scheduler_interface " "Found entity 1: scheduler_interface" {  } { { "synthesis/submodules/scheduler_interface.vhd" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/arquitetura_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_jtag_uart_0_sim_scfifo_w " "Found entity 1: arquitetura_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_jtag_uart_0_scfifo_w " "Found entity 2: arquitetura_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""} { "Info" "ISGN_ENTITY_NAME" "3 arquitetura_jtag_uart_0_sim_scfifo_r " "Found entity 3: arquitetura_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""} { "Info" "ISGN_ENTITY_NAME" "4 arquitetura_jtag_uart_0_scfifo_r " "Found entity 4: arquitetura_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""} { "Info" "ISGN_ENTITY_NAME" "5 arquitetura_jtag_uart_0 " "Found entity 5: arquitetura_jtag_uart_0" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608418211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_onchip_memory2_0 " "Found entity 1: arquitetura_onchip_memory2_0" {  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608418221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608418221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_ic_data_module " "Found entity 1: arquitetura_nios2_qsys_0_ic_data_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "2 arquitetura_nios2_qsys_0_ic_tag_module " "Found entity 2: arquitetura_nios2_qsys_0_ic_tag_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "3 arquitetura_nios2_qsys_0_bht_module " "Found entity 3: arquitetura_nios2_qsys_0_bht_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "4 arquitetura_nios2_qsys_0_register_bank_a_module " "Found entity 4: arquitetura_nios2_qsys_0_register_bank_a_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "5 arquitetura_nios2_qsys_0_register_bank_b_module " "Found entity 5: arquitetura_nios2_qsys_0_register_bank_b_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "6 arquitetura_nios2_qsys_0_dc_tag_module " "Found entity 6: arquitetura_nios2_qsys_0_dc_tag_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "7 arquitetura_nios2_qsys_0_dc_data_module " "Found entity 7: arquitetura_nios2_qsys_0_dc_data_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "8 arquitetura_nios2_qsys_0_dc_victim_module " "Found entity 8: arquitetura_nios2_qsys_0_dc_victim_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "9 arquitetura_nios2_qsys_0_nios2_oci_debug " "Found entity 9: arquitetura_nios2_qsys_0_nios2_oci_debug" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "10 arquitetura_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: arquitetura_nios2_qsys_0_ociram_sp_ram_module" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "11 arquitetura_nios2_qsys_0_nios2_ocimem " "Found entity 11: arquitetura_nios2_qsys_0_nios2_ocimem" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "12 arquitetura_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: arquitetura_nios2_qsys_0_nios2_avalon_reg" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "13 arquitetura_nios2_qsys_0_nios2_oci_break " "Found entity 13: arquitetura_nios2_qsys_0_nios2_oci_break" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "14 arquitetura_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: arquitetura_nios2_qsys_0_nios2_oci_xbrk" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "15 arquitetura_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: arquitetura_nios2_qsys_0_nios2_oci_dbrk" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "16 arquitetura_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: arquitetura_nios2_qsys_0_nios2_oci_itrace" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "17 arquitetura_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: arquitetura_nios2_qsys_0_nios2_oci_td_mode" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "18 arquitetura_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: arquitetura_nios2_qsys_0_nios2_oci_dtrace" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "19 arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "20 arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "21 arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "22 arquitetura_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: arquitetura_nios2_qsys_0_nios2_oci_fifo" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "23 arquitetura_nios2_qsys_0_nios2_oci_pib " "Found entity 23: arquitetura_nios2_qsys_0_nios2_oci_pib" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "24 arquitetura_nios2_qsys_0_nios2_oci_im " "Found entity 24: arquitetura_nios2_qsys_0_nios2_oci_im" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "25 arquitetura_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: arquitetura_nios2_qsys_0_nios2_performance_monitors" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "26 arquitetura_nios2_qsys_0_nios2_oci " "Found entity 26: arquitetura_nios2_qsys_0_nios2_oci" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""} { "Info" "ISGN_ENTITY_NAME" "27 arquitetura_nios2_qsys_0 " "Found entity 27: arquitetura_nios2_qsys_0" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_tck" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: arquitetura_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_mult_cell " "Found entity 1: arquitetura_nios2_qsys_0_mult_cell" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_oci_test_bench " "Found entity 1: arquitetura_nios2_qsys_0_oci_test_bench" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 arquitetura_nios2_qsys_0_test_bench " "Found entity 1: arquitetura_nios2_qsys_0_test_bench" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tofpga.v 1 1 " "Found 1 design units, including 1 entities, in source file tofpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 toFPGA " "Found entity 1: toFPGA" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608419155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608419155 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480608419205 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480608419205 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480608419205 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "arquitetura_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at arquitetura_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480608419215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toFPGA " "Elaborating entity \"toFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480608420158 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] toFPGA.v(4) " "Output port \"LEDG\[8..1\]\" at toFPGA.v(4) has no driver" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480608420278 "|toFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura arquitetura:U0 " "Elaborating entity \"arquitetura\" for hierarchy \"arquitetura:U0\"" {  } { { "toFPGA.v" "U0" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608420288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"arquitetura_nios2_qsys_0\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608420358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_test_bench arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench " "Elaborating entity \"arquitetura_nios2_qsys_0_test_bench\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_test_bench:the_arquitetura_nios2_qsys_0_test_bench\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_test_bench" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608420488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_ic_data_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data " "Elaborating entity \"arquitetura_nios2_qsys_0_ic_data_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_ic_data" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608420538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608421141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608421501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608421501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_data_module:arquitetura_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608421501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_ic_tag_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag " "Elaborating entity \"arquitetura_nios2_qsys_0_ic_tag_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_ic_tag" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608421531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608421571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_15i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_15i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_15i1 " "Found entity 1: altsyncram_15i1" {  } { { "db/altsyncram_15i1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_15i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608421671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608421671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_15i1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated " "Elaborating entity \"altsyncram_15i1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_ic_tag_module:arquitetura_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_15i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608421671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_bht_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht " "Elaborating entity \"arquitetura_nios2_qsys_0_bht_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_bht" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608421954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_goh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_goh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_goh1 " "Found entity 1: altsyncram_goh1" {  } { { "db/altsyncram_goh1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_goh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608422384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608422384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_goh1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_goh1:auto_generated " "Elaborating entity \"altsyncram_goh1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_bht_module:arquitetura_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_goh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_register_bank_a_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a " "Elaborating entity \"arquitetura_nios2_qsys_0_register_bank_a_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_register_bank_a" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6h1 " "Found entity 1: altsyncram_g6h1" {  } { { "db/altsyncram_g6h1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_g6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608422514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608422514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6h1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated " "Elaborating entity \"altsyncram_g6h1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_a_module:arquitetura_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_register_bank_b_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b " "Elaborating entity \"arquitetura_nios2_qsys_0_register_bank_b_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_register_bank_b" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6h1 " "Found entity 1: altsyncram_h6h1" {  } { { "db/altsyncram_h6h1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_h6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608422684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608422684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6h1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated " "Elaborating entity \"altsyncram_h6h1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_register_bank_b_module:arquitetura_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_dc_tag_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag " "Elaborating entity \"arquitetura_nios2_qsys_0_dc_tag_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_dc_tag" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4dh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4dh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4dh1 " "Found entity 1: altsyncram_4dh1" {  } { { "db/altsyncram_4dh1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_4dh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608422890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608422890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4dh1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated " "Elaborating entity \"altsyncram_4dh1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_tag_module:arquitetura_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_4dh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_dc_data_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data " "Elaborating entity \"arquitetura_nios2_qsys_0_dc_data_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_dc_data" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608422930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608423040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608423040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_data_module:arquitetura_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_dc_victim_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim " "Elaborating entity \"arquitetura_nios2_qsys_0_dc_victim_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_dc_victim" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608423180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608423180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_dc_victim_module:arquitetura_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_mult_cell arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell " "Elaborating entity \"arquitetura_nios2_qsys_0_mult_cell\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_mult_cell" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608423419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608423419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423479 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480608423509 "|toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608423706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608424717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608424717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608424757 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480608424787 "|toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_debug arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_debug" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_debug:the_arquitetura_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_ocimem arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_ocimem\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_ocimem" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_ociram_sp_ram_module arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"arquitetura_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_ociram_sp_ram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bn81 " "Found entity 1: altsyncram_bn81" {  } { { "db/altsyncram_bn81.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_bn81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608425495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608425495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bn81 arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated " "Elaborating entity \"altsyncram_bn81\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_ocimem:the_arquitetura_nios2_qsys_0_nios2_ocimem\|arquitetura_nios2_qsys_0_ociram_sp_ram_module:arquitetura_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_bn81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_avalon_reg arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_avalon_reg:the_arquitetura_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_avalon_reg" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_break arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_break\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_break:the_arquitetura_nios2_qsys_0_nios2_oci_break\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_break" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_xbrk arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_xbrk:the_arquitetura_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_dbrk arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dbrk:the_arquitetura_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_itrace arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_itrace:the_arquitetura_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_itrace:the_arquitetura_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_itrace" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_dtrace arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_td_mode arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace\|arquitetura_nios2_qsys_0_nios2_oci_td_mode:arquitetura_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_dtrace:the_arquitetura_nios2_qsys_0_nios2_oci_dtrace\|arquitetura_nios2_qsys_0_nios2_oci_td_mode:arquitetura_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_fifo arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_fifo" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count:arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count:arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc:arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc:arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc:arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc:arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "arquitetura_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_oci_test_bench arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_oci_test_bench:the_arquitetura_nios2_qsys_0_oci_test_bench " "Elaborating entity \"arquitetura_nios2_qsys_0_oci_test_bench\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_fifo:the_arquitetura_nios2_qsys_0_nios2_oci_fifo\|arquitetura_nios2_qsys_0_oci_test_bench:the_arquitetura_nios2_qsys_0_oci_test_bench\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_oci_test_bench" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_pib arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_pib:the_arquitetura_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_pib:the_arquitetura_nios2_qsys_0_nios2_oci_pib\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_pib" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_nios2_oci_im arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_im:the_arquitetura_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"arquitetura_nios2_qsys_0_nios2_oci_im\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_nios2_oci_im:the_arquitetura_nios2_qsys_0_nios2_oci_im\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_im" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_jtag_debug_module_wrapper arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_jtag_debug_module_tck arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"arquitetura_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_tck:the_arquitetura_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_arquitetura_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608425929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_nios2_qsys_0_jtag_debug_module_sysclk arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"arquitetura_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|arquitetura_nios2_qsys_0_jtag_debug_module_sysclk:the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_arquitetura_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" "arquitetura_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci\|arquitetura_nios2_qsys_0_jtag_debug_module_wrapper:the_arquitetura_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:arquitetura_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_onchip_memory2_0 arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"arquitetura_onchip_memory2_0\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\"" {  } { { "synthesis/arquitetura.v" "onchip_memory2_0" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "the_altsyncram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608426289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file arquitetura_onchip_memory2_0.hex " "Parameter \"init_file\" = \"arquitetura_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426299 ""}  } { { "synthesis/submodules/arquitetura_onchip_memory2_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480608426299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dd1 " "Found entity 1: altsyncram_2dd1" {  } { { "db/altsyncram_2dd1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_2dd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608426399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608426399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2dd1 arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2dd1:auto_generated " "Elaborating entity \"altsyncram_2dd1\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2dd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608426539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608426539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2dd1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2dd1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_2dd1.tdf" "decode3" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_2dd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608426639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608426639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2dd1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"arquitetura:U0\|arquitetura_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2dd1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_2dd1.tdf" "mux2" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_2dd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_jtag_uart_0 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"arquitetura_jtag_uart_0\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\"" {  } { { "synthesis/arquitetura.v" "jtag_uart_0" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_jtag_uart_0_scfifo_w arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w " "Elaborating entity \"arquitetura_jtag_uart_0_scfifo_w\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "the_arquitetura_jtag_uart_0_scfifo_w" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "wfifo" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608426962 ""}  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480608426962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608427085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608427085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608427095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608427125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608427125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608427135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608427165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608427165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608427165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608427305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608427305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608427305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608427546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608427546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608427556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608427776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608427776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608427776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608427916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608427916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_w:the_arquitetura_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608427918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_jtag_uart_0_scfifo_r arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r " "Elaborating entity \"arquitetura_jtag_uart_0_scfifo_r\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|arquitetura_jtag_uart_0_scfifo_r:the_arquitetura_jtag_uart_0_scfifo_r\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "the_arquitetura_jtag_uart_0_scfifo_r" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "arquitetura_jtag_uart_0_alt_jtag_atlantic" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608428251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"arquitetura:U0\|arquitetura_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:arquitetura_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428251 ""}  } { { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480608428251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler_interface arquitetura:U0\|scheduler_interface:scheduler_0 " "Elaborating entity \"scheduler_interface\" for hierarchy \"arquitetura:U0\|scheduler_interface:scheduler_0\"" {  } { { "synthesis/arquitetura.v" "scheduler_0" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler_adapter arquitetura:U0\|scheduler_interface:scheduler_0\|scheduler_adapter:Adapter_block " "Elaborating entity \"scheduler_adapter\" for hierarchy \"arquitetura:U0\|scheduler_interface:scheduler_0\|scheduler_adapter:Adapter_block\"" {  } { { "synthesis/submodules/scheduler_interface.vhd" "Adapter_block" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_interface.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scheduler arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block " "Elaborating entity \"Scheduler\" for hierarchy \"arquitetura:U0\|scheduler_interface:scheduler_0\|Scheduler:Scheduler_block\"" {  } { { "synthesis/submodules/scheduler_interface.vhd" "Scheduler_block" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/scheduler_interface.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_data_master_translator" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "synthesis/arquitetura.v" "onchip_memory2_0_s1_translator" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "synthesis/arquitetura.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arquitetura:U0\|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_translator:scheduler_0_avalon_slave_0_translator\"" {  } { { "synthesis/arquitetura.v" "scheduler_0_avalon_slave_0_translator" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arquitetura:U0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arquitetura:U0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arquitetura:U0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arquitetura:U0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "synthesis/arquitetura.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router arquitetura:U0\|arquitetura_addr_router:addr_router " "Elaborating entity \"arquitetura_addr_router\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router:addr_router\"" {  } { { "synthesis/arquitetura.v" "addr_router" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router_default_decode arquitetura:U0\|arquitetura_addr_router:addr_router\|arquitetura_addr_router_default_decode:the_default_decode " "Elaborating entity \"arquitetura_addr_router_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router:addr_router\|arquitetura_addr_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_addr_router.sv" "the_default_decode" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router_001 arquitetura:U0\|arquitetura_addr_router_001:addr_router_001 " "Elaborating entity \"arquitetura_addr_router_001\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router_001:addr_router_001\"" {  } { { "synthesis/arquitetura.v" "addr_router_001" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_addr_router_001_default_decode arquitetura:U0\|arquitetura_addr_router_001:addr_router_001\|arquitetura_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"arquitetura_addr_router_001_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_addr_router_001:addr_router_001\|arquitetura_addr_router_001_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_addr_router_001.sv" "the_default_decode" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router arquitetura:U0\|arquitetura_id_router:id_router " "Elaborating entity \"arquitetura_id_router\" for hierarchy \"arquitetura:U0\|arquitetura_id_router:id_router\"" {  } { { "synthesis/arquitetura.v" "id_router" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router_default_decode arquitetura:U0\|arquitetura_id_router:id_router\|arquitetura_id_router_default_decode:the_default_decode " "Elaborating entity \"arquitetura_id_router_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_id_router:id_router\|arquitetura_id_router_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_id_router.sv" "the_default_decode" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router_002 arquitetura:U0\|arquitetura_id_router_002:id_router_002 " "Elaborating entity \"arquitetura_id_router_002\" for hierarchy \"arquitetura:U0\|arquitetura_id_router_002:id_router_002\"" {  } { { "synthesis/arquitetura.v" "id_router_002" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_id_router_002_default_decode arquitetura:U0\|arquitetura_id_router_002:id_router_002\|arquitetura_id_router_002_default_decode:the_default_decode " "Elaborating entity \"arquitetura_id_router_002_default_decode\" for hierarchy \"arquitetura:U0\|arquitetura_id_router_002:id_router_002\|arquitetura_id_router_002_default_decode:the_default_decode\"" {  } { { "synthesis/submodules/arquitetura_id_router_002.sv" "the_default_decode" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter arquitetura:U0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"arquitetura:U0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "synthesis/arquitetura.v" "limiter" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608428966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arquitetura:U0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arquitetura:U0\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/arquitetura.v" "rst_controller" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arquitetura:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arquitetura:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arquitetura:U0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arquitetura:U0\|altera_reset_controller:rst_controller_001\"" {  } { { "synthesis/arquitetura.v" "rst_controller_001" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_cmd_xbar_demux arquitetura:U0\|arquitetura_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"arquitetura_cmd_xbar_demux\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "synthesis/arquitetura.v" "cmd_xbar_demux" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_cmd_xbar_demux_001 arquitetura:U0\|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"arquitetura_cmd_xbar_demux_001\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "synthesis/arquitetura.v" "cmd_xbar_demux_001" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_cmd_xbar_mux arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"arquitetura_cmd_xbar_mux\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "synthesis/arquitetura.v" "cmd_xbar_mux" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/arquitetura_cmd_xbar_mux.sv" "arb" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arquitetura:U0\|arquitetura_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_demux arquitetura:U0\|arquitetura_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"arquitetura_rsp_xbar_demux\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_demux" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_demux_002 arquitetura:U0\|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"arquitetura_rsp_xbar_demux_002\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_demux_002" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_mux arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"arquitetura_rsp_xbar_mux\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_mux" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux.sv" "arb" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_rsp_xbar_mux_001 arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"arquitetura_rsp_xbar_mux_001\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "synthesis/arquitetura.v" "rsp_xbar_mux_001" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" "arb" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arquitetura:U0\|arquitetura_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura_irq_mapper arquitetura:U0\|arquitetura_irq_mapper:irq_mapper " "Elaborating entity \"arquitetura_irq_mapper\" for hierarchy \"arquitetura:U0\|arquitetura_irq_mapper:irq_mapper\"" {  } { { "synthesis/arquitetura.v" "irq_mapper" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/arquitetura.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608429195 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_arquitetura_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_arquitetura_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "the_arquitetura_nios2_qsys_0_nios2_oci_itrace" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1480608430745 "|toFPGA|arquitetura:U0|arquitetura_nios2_qsys_0:nios2_qsys_0|arquitetura_nios2_qsys_0_nios2_oci:the_arquitetura_nios2_qsys_0_nios2_oci|arquitetura_nios2_qsys_0_nios2_oci_itrace:the_arquitetura_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|Add18\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "Add18" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8661 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608443710 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608443710 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608443710 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1480608443710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\"" {  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608443773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Instantiated megafunction \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443773 ""}  } { { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 8661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480608443773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608443894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608443894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608443995 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480608443995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608444092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608444092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:U0\|arquitetura_nios2_qsys_0:nios2_qsys_0\|arquitetura_nios2_qsys_0_mult_cell:the_arquitetura_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480608444164 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480608444164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480608444250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480608444250 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1480608445866 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1480608445866 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1480608446120 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1480608446120 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1480608446120 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1480608446120 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1480608446121 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480608446144 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5901 -1 0 } } { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5505 -1 0 } } { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "synthesis/submodules/arquitetura_jtag_uart_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_jtag_uart_0.v" 348 -1 0 } } { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5933 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9157 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 990 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 9306 -1 0 } } { "synthesis/submodules/arquitetura_nios2_qsys_0.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/synthesis/submodules/arquitetura_nios2_qsys_0.v" 5864 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1480608446848 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1480608446848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480608452158 "|toFPGA|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480608452158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480608457486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/output_files/toFPGA.map.smsg " "Generated suppressed messages file D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/output_files/toFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480608458558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480608460536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608460536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608463078 "|toFPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608463078 "|toFPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toFPGA.v" "" { Text "D:/aulas/SO2/LuizCancellier_ViniciusFreitas/to_fpga/toFPGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480608463078 "|toFPGA|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480608463078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6431 " "Implemented 6431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480608463098 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480608463098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6103 " "Implemented 6103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480608463098 ""} { "Info" "ICUT_CUT_TM_RAMS" "305 " "Implemented 305 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480608463098 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1480608463098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480608463098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480608463169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 14:07:43 2016 " "Processing ended: Thu Dec 01 14:07:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480608463169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480608463169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480608463169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480608463169 ""}
