---
layout: project_page
title: RV32IM Pipeline Implementation Group1
permalink: /co502/e17/RV32IM-Pipeline-Implementation-Group1/
description: An in-order 5-stage pipelined RISC-V CPU implementation consisting of
  the RV32I base ISA and the M-extension for multiplication/division operations.
has_children: false
parent: E17 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1
page_url: https://cepdnaclk.github.io/e17-co502-RV32IM-Pipeline-Implementation-Group1
forks: 1
watchers: 0
stars: 0
started_on: '2023-08-17T16:34:18Z'
---

An in-order 5-stage pipelined RISC-V CPU implementation consisting of the RV32I base ISA and the M-extension for multiplication/division operations.