-- VHDL for IBM SMS ALD page 33.10.02.1
-- Title: Y LSMS DRVR ECDR 4-8
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/16/2020 3:19:51 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_33_10_02_1_Y_LSMS_DRVR_ECDR_4_8 is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_MEM_AR_HP2B:	 in STD_LOGIC;
		MY_Y_RD_1:	 in STD_LOGIC;
		MY_MEM_AR_HP1B:	 in STD_LOGIC;
		MY_Y_WR_1:	 in STD_LOGIC;
		MY_MEM_AR_NOT_HP2B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_HP1B:	 in STD_LOGIC;
		MY_MEM_AR_HP0B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_HP0B:	 in STD_LOGIC;
		PY_Y_LSMS_DRVR_6:	 out STD_LOGIC;
		PY_Y_LSMS_DRVR_7:	 out STD_LOGIC;
		PY_Y_LSMS_DRVR_8:	 out STD_LOGIC);
end ALD_33_10_02_1_Y_LSMS_DRVR_ECDR_4_8;

architecture behavioral of ALD_33_10_02_1_Y_LSMS_DRVR_ECDR_4_8 is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_3F_NoPin: STD_LOGIC;
	signal OUT_2F_NoPin: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_1G_C: STD_LOGIC;
	signal OUT_2H_NoPin: STD_LOGIC;
	signal OUT_2I_NoPin: STD_LOGIC;

begin

	OUT_4A_NoPin <= MY_MEM_AR_HP2B OR MY_MEM_AR_HP1B OR MY_Y_RD_1;
	OUT_4B_NoPin <= MY_Y_RD_1 OR MY_MEM_AR_NOT_HP2B OR MY_MEM_AR_NOT_HP1B;
	OUT_3B_C <= NOT(OUT_4A_NoPin AND OUT_4B_NoPin AND OUT_4C_NoPin AND OUT_4D_NoPin );
	OUT_4C_NoPin <= MY_MEM_AR_HP1B OR MY_Y_WR_1 OR MY_MEM_AR_NOT_HP2B;
	OUT_4D_NoPin <= MY_MEM_AR_HP2B OR MY_Y_WR_1 OR MY_MEM_AR_NOT_HP1B;
	OUT_3D_NoPin <= MY_MEM_AR_HP1B OR MY_MEM_AR_HP0B OR MY_Y_RD_1;
	OUT_2D_C <= NOT(OUT_3D_NoPin AND OUT_3E_NoPin AND OUT_3F_NoPin AND OUT_3G_NoPin );
	OUT_3E_NoPin <= MY_Y_RD_1 OR MY_MEM_AR_NOT_HP1B OR MY_MEM_AR_NOT_HP0B;
	OUT_3F_NoPin <= MY_MEM_AR_HP1B OR MY_MEM_AR_NOT_HP0B OR MY_Y_WR_1;
	OUT_2F_NoPin <= MY_Y_RD_1 OR MY_MEM_AR_HP0B OR MY_MEM_AR_HP2B;
	OUT_3G_NoPin <= MY_Y_WR_1 OR MY_MEM_AR_NOT_HP1B OR MY_MEM_AR_HP0B;
	OUT_2G_NoPin <= MY_Y_RD_1 OR MY_MEM_AR_NOT_HP0B OR MY_MEM_AR_NOT_HP2B;
	OUT_1G_C <= NOT(OUT_2F_NoPin AND OUT_2G_NoPin AND OUT_2H_NoPin AND OUT_2I_NoPin );
	OUT_2H_NoPin <= MY_Y_WR_1 OR MY_MEM_AR_NOT_HP2B OR MY_MEM_AR_HP0B;
	OUT_2I_NoPin <= MY_MEM_AR_HP2B OR MY_Y_WR_1 OR MY_MEM_AR_NOT_HP0B;

	PY_Y_LSMS_DRVR_6 <= OUT_3B_C;
	PY_Y_LSMS_DRVR_7 <= OUT_2D_C;
	PY_Y_LSMS_DRVR_8 <= OUT_1G_C;


end;
