<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_adc_clk3125" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2013 03 28 18:11:11.787" version="5.3" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll_adc_clk3125.lpc" type="lpc" modified="2013 03 28 18:11:07.000"/>
		<File name="pll_adc_clk3125.vhd" type="top_level_vhdl" modified="2013 03 28 18:11:07.000"/>
		<File name="pll_adc_clk3125_tmpl.vhd" type="template_vhdl" modified="2013 03 28 18:11:07.000"/>
  </Package>
</DiamondModule>
