[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 17 components and 92 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 34 connections.
[INFO ODB-0133]     Created 7 nets and 30 connections.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.206    0.206 ^ r1/Q (DFF_X1)
   0.029    0.235 ^ u1/A (BUF_X1)
   0.052    0.287 ^ u1/Z (BUF_X1)
   0.002    0.289 ^ u2/A (BUF_X1)
   0.042    0.331 ^ u2/Z (BUF_X1)
   0.002    0.333 ^ u3/A (BUF_X1)
   0.042    0.375 ^ u3/Z (BUF_X1)
   0.002    0.377 ^ u4/A (BUF_X1)
   0.042    0.419 ^ u4/Z (BUF_X1)
   0.002    0.420 ^ u5/A (BUF_X1)
   0.116    0.536 ^ u5/Z (BUF_X1)
   0.049    0.585 ^ r2/D (DFF_X1)
            0.585   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.048    0.252   library setup time
            0.252   data required time
-----------------------------------------------------------
            0.252   data required time
           -0.585   data arrival time
-----------------------------------------------------------
           -0.333   slack (VIOLATED)


[INFO RSZ-0094] Found 4 endpoints with setup violations.
[INFO RSZ-0099] Repairing 4 out of 4 (100.00%) violating endpoints...
[INFO RSZ-0059] Removed 4 buffers.
[INFO RSZ-0041] Resized 1 instances.
Repair timing output passed/skipped equivalence test
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X2)
   0.146    0.146 ^ r1/Q (DFF_X2)
   0.028    0.174 ^ u1/A (BUF_X1)
   0.067    0.241 ^ u1/Z (BUF_X1)
   0.007    0.247 ^ r2/D (DFF_X1)
            0.247   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.040    0.260   library setup time
            0.260   data required time
-----------------------------------------------------------
            0.260   data required time
           -0.247   data arrival time
-----------------------------------------------------------
            0.013   slack (MET)


