<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/home/mattia/uni/tesi/fpga/risc-v/solution/csynth.tcl:18:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="next_instr" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=next_instr" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../src/cpp_files/libmem.cpp:17:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="fetch" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=mem-&gt;instr_buff" ARG_PragmaType="stable" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../src/cpp_files/libmem.cpp:18:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="fetch" ARG_PragmaIsValid="1" ARG_PragmaOptions="mode=m_axi port=mem-&gt;instr_buff" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_DISAGGREGATE" msg_id="214-210" msg_severity="INFO" msg_loc="../src/cpp_files/libcpu.cpp:18:0" msg_body="Disaggregating variable 'cpu'">
        <args Name="cpu"/>
    </msg>
</xilinx:hls_fe_msgs>

