

================================================================
== Vitis HLS Report for 'los_Pipeline_VITIS_LOOP_48_2'
================================================================
* Date:           Sun Jun 23 03:44:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.316 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_2  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     571|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      92|    -|
|Register             |        -|     -|      331|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      331|     663|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_227_p2     |         +|   0|  0|  17|          10|          10|
    |err_11_fu_305_p2       |         +|   0|  0|  39|          32|          32|
    |x0_5_fu_282_p2         |         +|   0|  0|  39|          32|          32|
    |y0_4_fu_310_p2         |         +|   0|  0|  39|          32|           1|
    |err_9_fu_278_p2        |         -|   0|  0|  39|          32|          32|
    |and_ln49_fu_205_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_1_fu_199_p2  |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln49_2_fu_238_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln49_fu_193_p2    |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln51_fu_257_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln54_fu_273_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln58_fu_300_p2    |      icmp|   0|  0|  39|          32|          32|
    |or_ln51_fu_263_p2      |        or|   0|  0|   2|           1|           1|
    |err_10_fu_286_p3       |    select|   0|  0|  32|           1|          32|
    |err_12_fu_315_p3       |    select|   0|  0|  32|           1|          32|
    |select_ln49_fu_244_p3  |    select|   0|  0|  32|           1|           1|
    |x0_6_fu_293_p3         |    select|   0|  0|  32|           1|          32|
    |y0_5_fu_323_p3         |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 571|         337|         316|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_err   |   9|          2|   32|         64|
    |ap_sig_allocacmp_x0_4  |   9|          2|   32|         64|
    |ap_sig_allocacmp_y0    |   9|          2|   32|         64|
    |err_1_fu_62            |   9|          2|   32|         64|
    |sight_0_fu_66          |   9|          2|   32|         64|
    |x0_fu_54               |   9|          2|   32|         64|
    |y0_1_fu_58             |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  92|         20|  226|        454|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |and_ln49_reg_413          |   1|   0|    1|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |err_1_fu_62               |  32|   0|   32|          0|
    |err_reg_406               |  32|   0|   32|          0|
    |select_ln29_cast_reg_379  |  32|   0|   32|          0|
    |sext_ln24_cast_reg_389    |  32|   0|   32|          0|
    |sext_ln30_1_cast_reg_373  |  32|   0|   32|          0|
    |sight_0_fu_66             |  32|   0|   32|          0|
    |x0_4_reg_394              |  32|   0|   32|          0|
    |x0_fu_54                  |  32|   0|   32|          0|
    |y0_1_fu_58                |  32|   0|   32|          0|
    |y0_reg_400                |  32|   0|   32|          0|
    |zext_ln24_1_cast_reg_384  |   6|   0|   32|         26|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 331|   0|  357|         26|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  los_Pipeline_VITIS_LOOP_48_2|  return value|
|sext_ln46             |   in|    7|     ap_none|                     sext_ln46|        scalar|
|zext_ln24_3           |   in|    4|     ap_none|                   zext_ln24_3|        scalar|
|zext_ln35             |   in|    6|     ap_none|                     zext_ln35|        scalar|
|sext_ln24             |   in|    6|     ap_none|                     sext_ln24|        scalar|
|zext_ln24_1           |   in|    6|     ap_none|                   zext_ln24_1|        scalar|
|select_ln29           |   in|    2|     ap_none|                   select_ln29|        scalar|
|sext_ln30_1           |   in|    7|     ap_none|                   sext_ln30_1|        scalar|
|obstacles_0_address0  |  out|   10|   ap_memory|                   obstacles_0|         array|
|obstacles_0_ce0       |  out|    1|   ap_memory|                   obstacles_0|         array|
|obstacles_0_q0        |   in|   32|   ap_memory|                   obstacles_0|         array|
|sight_0_1_out         |  out|   32|      ap_vld|                 sight_0_1_out|       pointer|
|sight_0_1_out_ap_vld  |  out|    1|      ap_vld|                 sight_0_1_out|       pointer|
+----------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x0 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:27]   --->   Operation 6 'alloca' 'x0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y0_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:28]   --->   Operation 7 'alloca' 'y0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%err_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 8 'alloca' 'err_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sight_0 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 9 'alloca' 'sight_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln30_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln30_1"   --->   Operation 10 'read' 'sext_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln29_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln29"   --->   Operation 11 'read' 'select_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln24_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln24_1"   --->   Operation 12 'read' 'zext_ln24_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln24"   --->   Operation 13 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln35_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln35"   --->   Operation 14 'read' 'zext_ln35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln24_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln24_3"   --->   Operation 15 'read' 'zext_ln24_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln46"   --->   Operation 16 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln30_1_cast = sext i7 %sext_ln30_1_read"   --->   Operation 17 'sext' 'sext_ln30_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln29_cast = sext i2 %select_ln29_read"   --->   Operation 18 'sext' 'select_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln24_1_cast = zext i6 %zext_ln24_1_read"   --->   Operation 19 'zext' 'zext_ln24_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i6 %sext_ln24_read"   --->   Operation 20 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln35_cast = zext i6 %zext_ln35_read"   --->   Operation 21 'zext' 'zext_ln35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln24_3_cast = zext i4 %zext_ln24_3_read"   --->   Operation 22 'zext' 'zext_ln24_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i7 %sext_ln46_read"   --->   Operation 23 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln26 = store i32 1, i32 %sight_0" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 25 'store' 'store_ln26' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln46 = store i32 %sext_ln46_cast, i32 %err_1" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 26 'store' 'store_ln46' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln28 = store i32 %zext_ln24_3_cast, i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:28]   --->   Operation 27 'store' 'store_ln28' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln27 = store i32 %zext_ln35_cast, i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:27]   --->   Operation 28 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x0_4 = load i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 30 'load' 'x0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y0 = load i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 31 'load' 'y0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%err = load i32 %err_1" [HLS-benchmarks/Inter-Block/los/los.cpp:53]   --->   Operation 32 'load' 'err' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 33 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/Inter-Block/los/los.cpp:48]   --->   Operation 34 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%icmp_ln49 = icmp_eq  i32 %x0_4, i32 32" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 35 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%icmp_ln49_1 = icmp_eq  i32 %y0, i32 32" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 36 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.14ns)   --->   "%and_ln49 = and i1 %icmp_ln49, i1 %icmp_ln49_1" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 37 'and' 'and_ln49' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %land.lhs.true16, void %if.end19" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 38 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %y0" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 39 'trunc' 'trunc_ln49' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln49, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %x0_4" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 41 'trunc' 'trunc_ln26' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%add_ln49 = add i10 %shl_ln, i10 %trunc_ln26" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 42 'add' 'add_ln49' <Predicate = (!and_ln49)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %add_ln49" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 43 'zext' 'zext_ln49' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%obstacles_0_addr = getelementptr i32 %obstacles_0, i64 0, i64 %zext_ln49" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 44 'getelementptr' 'obstacles_0_addr' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%obstacles_0_load = load i10 %obstacles_0_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 45 'load' 'obstacles_0_load' <Predicate = (!and_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sight_0_load = load i32 %sight_0" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 46 'load' 'sight_0_load' <Predicate = (!and_ln49)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%obstacles_0_load = load i10 %obstacles_0_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 47 'load' 'obstacles_0_load' <Predicate = (!and_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (1.14ns)   --->   "%icmp_ln49_2 = icmp_eq  i32 %obstacles_0_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 48 'icmp' 'icmp_ln49_2' <Predicate = (!and_ln49)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%select_ln49 = select i1 %icmp_ln49_2, i32 0, i32 %sight_0_load" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 49 'select' 'select_ln49' <Predicate = (!and_ln49)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln26 = store i32 %select_ln49, i32 %sight_0" [HLS-benchmarks/Inter-Block/los/los.cpp:26]   --->   Operation 50 'store' 'store_ln26' <Predicate = (!and_ln49)> <Delay = 0.46>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln49 = br void %if.end19" [HLS-benchmarks/Inter-Block/los/los.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!and_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sight_0_1 = load i32 %sight_0"   --->   Operation 52 'load' 'sight_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.14ns)   --->   "%icmp_ln51 = icmp_eq  i32 %sight_0_1, i32 0" [HLS-benchmarks/Inter-Block/los/los.cpp:51]   --->   Operation 53 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.14ns)   --->   "%or_ln51 = or i1 %and_ln49, i1 %icmp_ln51" [HLS-benchmarks/Inter-Block/los/los.cpp:51]   --->   Operation 54 'or' 'or_ln51' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %or_ln51, void %if.end25, void %while.end.exitStub" [HLS-benchmarks/Inter-Block/los/los.cpp:51]   --->   Operation 55 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%e2 = shl i32 %err, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:53]   --->   Operation 56 'shl' 'e2' <Predicate = (!or_ln51)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.14ns)   --->   "%icmp_ln54 = icmp_sgt  i32 %e2, i32 %sext_ln24_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:54]   --->   Operation 57 'icmp' 'icmp_ln54' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.14ns)   --->   "%err_9 = sub i32 %err, i32 %zext_ln24_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:55]   --->   Operation 58 'sub' 'err_9' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.14ns)   --->   "%x0_5 = add i32 %x0_4, i32 %select_ln29_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:56]   --->   Operation 59 'add' 'x0_5' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.28ns)   --->   "%err_10 = select i1 %icmp_ln54, i32 %err_9, i32 %err" [HLS-benchmarks/Inter-Block/los/los.cpp:54]   --->   Operation 60 'select' 'err_10' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns)   --->   "%x0_6 = select i1 %icmp_ln54, i32 %x0_5, i32 %x0_4" [HLS-benchmarks/Inter-Block/los/los.cpp:54]   --->   Operation 61 'select' 'x0_6' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.14ns)   --->   "%icmp_ln58 = icmp_slt  i32 %e2, i32 %sext_ln30_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:58]   --->   Operation 62 'icmp' 'icmp_ln58' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.14ns)   --->   "%err_11 = add i32 %err_10, i32 %sext_ln30_1_cast" [HLS-benchmarks/Inter-Block/los/los.cpp:59]   --->   Operation 63 'add' 'err_11' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.14ns)   --->   "%y0_4 = add i32 %y0, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:60]   --->   Operation 64 'add' 'y0_4' <Predicate = (!or_ln51)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.28ns)   --->   "%err_12 = select i1 %icmp_ln58, i32 %err_11, i32 %err_10" [HLS-benchmarks/Inter-Block/los/los.cpp:58]   --->   Operation 65 'select' 'err_12' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.28ns)   --->   "%y0_5 = select i1 %icmp_ln58, i32 %y0_4, i32 %y0" [HLS-benchmarks/Inter-Block/los/los.cpp:58]   --->   Operation 66 'select' 'y0_5' <Predicate = (!or_ln51)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln46 = store i32 %err_12, i32 %err_1" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 67 'store' 'store_ln46' <Predicate = (!or_ln51)> <Delay = 0.46>
ST_3 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln28 = store i32 %y0_5, i32 %y0_1" [HLS-benchmarks/Inter-Block/los/los.cpp:28]   --->   Operation 68 'store' 'store_ln28' <Predicate = (!or_ln51)> <Delay = 0.46>
ST_3 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln27 = store i32 %x0_6, i32 %x0" [HLS-benchmarks/Inter-Block/los/los.cpp:27]   --->   Operation 69 'store' 'store_ln27' <Predicate = (!or_ln51)> <Delay = 0.46>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln48 = br void %while.body" [HLS-benchmarks/Inter-Block/los/los.cpp:48]   --->   Operation 70 'br' 'br_ln48' <Predicate = (!or_ln51)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sight_0_1_out, i32 %sight_0_1"   --->   Operation 71 'write' 'write_ln0' <Predicate = (or_ln51)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (or_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln24_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln24_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ obstacles_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sight_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x0                (alloca        ) [ 0111]
y0_1              (alloca        ) [ 0111]
err_1             (alloca        ) [ 0111]
sight_0           (alloca        ) [ 0111]
sext_ln30_1_read  (read          ) [ 0000]
select_ln29_read  (read          ) [ 0000]
zext_ln24_1_read  (read          ) [ 0000]
sext_ln24_read    (read          ) [ 0000]
zext_ln35_read    (read          ) [ 0000]
zext_ln24_3_read  (read          ) [ 0000]
sext_ln46_read    (read          ) [ 0000]
sext_ln30_1_cast  (sext          ) [ 0011]
select_ln29_cast  (sext          ) [ 0011]
zext_ln24_1_cast  (zext          ) [ 0011]
sext_ln24_cast    (sext          ) [ 0011]
zext_ln35_cast    (zext          ) [ 0000]
zext_ln24_3_cast  (zext          ) [ 0000]
sext_ln46_cast    (sext          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
store_ln26        (store         ) [ 0000]
store_ln46        (store         ) [ 0000]
store_ln28        (store         ) [ 0000]
store_ln27        (store         ) [ 0000]
br_ln0            (br            ) [ 0000]
x0_4              (load          ) [ 0011]
y0                (load          ) [ 0011]
err               (load          ) [ 0011]
specpipeline_ln26 (specpipeline  ) [ 0000]
specloopname_ln48 (specloopname  ) [ 0000]
icmp_ln49         (icmp          ) [ 0000]
icmp_ln49_1       (icmp          ) [ 0000]
and_ln49          (and           ) [ 0111]
br_ln49           (br            ) [ 0000]
trunc_ln49        (trunc         ) [ 0000]
shl_ln            (bitconcatenate) [ 0000]
trunc_ln26        (trunc         ) [ 0000]
add_ln49          (add           ) [ 0000]
zext_ln49         (zext          ) [ 0000]
obstacles_0_addr  (getelementptr ) [ 0010]
sight_0_load      (load          ) [ 0000]
obstacles_0_load  (load          ) [ 0000]
icmp_ln49_2       (icmp          ) [ 0000]
select_ln49       (select        ) [ 0000]
store_ln26        (store         ) [ 0000]
br_ln49           (br            ) [ 0000]
sight_0_1         (load          ) [ 0000]
icmp_ln51         (icmp          ) [ 0000]
or_ln51           (or            ) [ 0001]
br_ln51           (br            ) [ 0000]
e2                (shl           ) [ 0000]
icmp_ln54         (icmp          ) [ 0000]
err_9             (sub           ) [ 0000]
x0_5              (add           ) [ 0000]
err_10            (select        ) [ 0000]
x0_6              (select        ) [ 0000]
icmp_ln58         (icmp          ) [ 0000]
err_11            (add           ) [ 0000]
y0_4              (add           ) [ 0000]
err_12            (select        ) [ 0000]
y0_5              (select        ) [ 0000]
store_ln46        (store         ) [ 0000]
store_ln28        (store         ) [ 0000]
store_ln27        (store         ) [ 0000]
br_ln48           (br            ) [ 0000]
write_ln0         (write         ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln46">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln24_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln35">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln24_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln29">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln30_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="obstacles_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obstacles_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sight_0_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sight_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="x0_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="y0_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y0_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="err_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="err_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sight_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sight_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln30_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="select_ln29_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln29_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln24_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln24_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln24_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln24_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln35_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln35_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln24_3_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln24_3_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln46_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln46_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="obstacles_0_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="obstacles_0_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obstacles_0_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sight_0_load/2 sight_0_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln30_1_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln29_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln29_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln24_1_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln24_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln35_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln24_3_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln46_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln26_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln46_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln28_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln27_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="x0_4_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x0_4/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="y0_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="err_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="err/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln49_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln49_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="and_ln49_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln49_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shl_ln_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln26_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln49_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="10" slack="0"/>
<pin id="230" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln49_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln49_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_2/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln49_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln26_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln51_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="or_ln51_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="2"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="e2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="e2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln54_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="2"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="err_9_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2"/>
<pin id="280" dir="0" index="1" bw="6" slack="2"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="err_9/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="x0_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="0" index="1" bw="2" slack="2"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x0_5/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="err_10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="32" slack="2"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="err_10/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="x0_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="2"/>
<pin id="297" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x0_6/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln58_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="err_11_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="7" slack="2"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="err_11/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="y0_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y0_4/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="err_12_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="err_12/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="y0_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="2"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y0_5/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln46_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln28_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="2"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln27_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="x0_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x0 "/>
</bind>
</comp>

<comp id="352" class="1005" name="y0_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y0_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="err_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="err_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="sight_0_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sight_0 "/>
</bind>
</comp>

<comp id="373" class="1005" name="sext_ln30_1_cast_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln30_1_cast "/>
</bind>
</comp>

<comp id="379" class="1005" name="select_ln29_cast_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2"/>
<pin id="381" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln29_cast "/>
</bind>
</comp>

<comp id="384" class="1005" name="zext_ln24_1_cast_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2"/>
<pin id="386" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln24_1_cast "/>
</bind>
</comp>

<comp id="389" class="1005" name="sext_ln24_cast_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="2"/>
<pin id="391" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln24_cast "/>
</bind>
</comp>

<comp id="394" class="1005" name="x0_4_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2"/>
<pin id="396" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x0_4 "/>
</bind>
</comp>

<comp id="400" class="1005" name="y0_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2"/>
<pin id="402" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y0 "/>
</bind>
</comp>

<comp id="406" class="1005" name="err_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="err "/>
</bind>
</comp>

<comp id="413" class="1005" name="and_ln49_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln49 "/>
</bind>
</comp>

<comp id="418" class="1005" name="obstacles_0_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="1"/>
<pin id="420" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="obstacles_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="139"><net_src comp="70" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="76" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="82" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="88" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="94" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="100" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="106" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="156" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="152" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="187" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="193" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="187" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="184" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="215" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="242"><net_src comp="126" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="132" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="132" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="291"><net_src comp="273" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="278" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="273" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="268" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="286" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="300" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="305" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="286" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="300" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="310" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="315" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="323" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="293" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="54" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="355"><net_src comp="58" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="362"><net_src comp="62" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="369"><net_src comp="66" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="376"><net_src comp="136" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="382"><net_src comp="140" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="387"><net_src comp="144" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="392"><net_src comp="148" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="397"><net_src comp="184" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="403"><net_src comp="187" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="409"><net_src comp="190" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="416"><net_src comp="205" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="421"><net_src comp="119" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: obstacles_0 | {}
	Port: sight_0_1_out | {3 }
 - Input state : 
	Port: los_Pipeline_VITIS_LOOP_48_2 : sext_ln46 | {1 }
	Port: los_Pipeline_VITIS_LOOP_48_2 : zext_ln24_3 | {1 }
	Port: los_Pipeline_VITIS_LOOP_48_2 : zext_ln35 | {1 }
	Port: los_Pipeline_VITIS_LOOP_48_2 : sext_ln24 | {1 }
	Port: los_Pipeline_VITIS_LOOP_48_2 : zext_ln24_1 | {1 }
	Port: los_Pipeline_VITIS_LOOP_48_2 : select_ln29 | {1 }
	Port: los_Pipeline_VITIS_LOOP_48_2 : sext_ln30_1 | {1 }
	Port: los_Pipeline_VITIS_LOOP_48_2 : obstacles_0 | {1 2 }
  - Chain level:
	State 1
		store_ln26 : 1
		store_ln46 : 1
		store_ln28 : 1
		store_ln27 : 1
		x0_4 : 1
		y0 : 1
		err : 1
		icmp_ln49 : 2
		icmp_ln49_1 : 2
		and_ln49 : 3
		br_ln49 : 3
		trunc_ln49 : 2
		shl_ln : 3
		trunc_ln26 : 2
		add_ln49 : 4
		zext_ln49 : 5
		obstacles_0_addr : 6
		obstacles_0_load : 7
	State 2
		icmp_ln49_2 : 1
		select_ln49 : 2
		store_ln26 : 3
	State 3
		icmp_ln51 : 1
		or_ln51 : 2
		br_ln51 : 2
		err_10 : 1
		x0_6 : 1
		err_11 : 2
		err_12 : 3
		y0_5 : 1
		store_ln46 : 4
		store_ln28 : 2
		store_ln27 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln49_fu_193       |    0    |    39   |
|          |      icmp_ln49_1_fu_199      |    0    |    39   |
|   icmp   |      icmp_ln49_2_fu_238      |    0    |    39   |
|          |       icmp_ln51_fu_257       |    0    |    39   |
|          |       icmp_ln54_fu_273       |    0    |    39   |
|          |       icmp_ln58_fu_300       |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |      select_ln49_fu_244      |    0    |    32   |
|          |         err_10_fu_286        |    0    |    32   |
|  select  |          x0_6_fu_293         |    0    |    32   |
|          |         err_12_fu_315        |    0    |    32   |
|          |          y0_5_fu_323         |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |        add_ln49_fu_227       |    0    |    17   |
|    add   |          x0_5_fu_282         |    0    |    39   |
|          |         err_11_fu_305        |    0    |    39   |
|          |          y0_4_fu_310         |    0    |    39   |
|----------|------------------------------|---------|---------|
|    sub   |         err_9_fu_278         |    0    |    39   |
|----------|------------------------------|---------|---------|
|    and   |        and_ln49_fu_205       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln51_fu_263        |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  sext_ln30_1_read_read_fu_70 |    0    |    0    |
|          |  select_ln29_read_read_fu_76 |    0    |    0    |
|          |  zext_ln24_1_read_read_fu_82 |    0    |    0    |
|   read   |   sext_ln24_read_read_fu_88  |    0    |    0    |
|          |   zext_ln35_read_read_fu_94  |    0    |    0    |
|          | zext_ln24_3_read_read_fu_100 |    0    |    0    |
|          |  sext_ln46_read_read_fu_106  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln0_write_fu_112    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    sext_ln30_1_cast_fu_136   |    0    |    0    |
|   sext   |    select_ln29_cast_fu_140   |    0    |    0    |
|          |     sext_ln24_cast_fu_148    |    0    |    0    |
|          |     sext_ln46_cast_fu_160    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln24_1_cast_fu_144   |    0    |    0    |
|   zext   |     zext_ln35_cast_fu_152    |    0    |    0    |
|          |    zext_ln24_3_cast_fu_156   |    0    |    0    |
|          |       zext_ln49_fu_233       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln49_fu_211      |    0    |    0    |
|          |       trunc_ln26_fu_223      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_215        |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |           e2_fu_268          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   571   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln49_reg_413    |    1   |
|      err_1_reg_359     |   32   |
|       err_reg_406      |   32   |
|obstacles_0_addr_reg_418|   10   |
|select_ln29_cast_reg_379|   32   |
| sext_ln24_cast_reg_389 |   32   |
|sext_ln30_1_cast_reg_373|   32   |
|     sight_0_reg_366    |   32   |
|      x0_4_reg_394      |   32   |
|       x0_reg_345       |   32   |
|      y0_1_reg_352      |   32   |
|       y0_reg_400       |   32   |
|zext_ln24_1_cast_reg_384|   32   |
+------------------------+--------+
|          Total         |   363  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_126 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   571  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   363  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   363  |   580  |
+-----------+--------+--------+--------+
