Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 30 23:11:13 2025
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35ticpg236-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 40
+-----------+----------+--------------------------------+--------+
| Rule      | Severity | Description                    | Checks |
+-----------+----------+--------------------------------+--------+
| SYNTH-9   | Warning  | Small multiplier               | 4      |
| TIMING-18 | Warning  | Missing input or output delay  | 34     |
| TIMING-20 | Warning  | Non-clocked latch              | 1      |
| LATCH-1   | Advisory | Existing latches in the design | 1      |
+-----------+----------+--------------------------------+--------+

2. REPORT DETAILS
-----------------
SYNTH-9#1 Warning
Small multiplier  
Detected multiplier at display_inst/seg_OBUF[5]_inst_i_157 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#2 Warning
Small multiplier  
Detected multiplier at display_inst/seg_OBUF[5]_inst_i_33 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#3 Warning
Small multiplier  
Detected multiplier at display_inst/seg_OBUF[5]_inst_i_89 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

SYNTH-9#4 Warning
Small multiplier  
Detected multiplier at display_inst/seg_OBUF[6]_inst_i_13 of size 16x4, it is implemented as LUTs due to its small size. To force the multiplier onto a DSP block, use the USE_DSP48 attribute.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dac_enable relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on uart_rx relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LD[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LD[10] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LD[11] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LD[12] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LD[13] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LD[14] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LD[15] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LD[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LD[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LD[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LD[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LD[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LD[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LD[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LD[8] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LD[9] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on cs relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on d_in relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on sclk relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on seg[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch dac/sclk_clock_enable_reg cannot be properly analyzed as its control pin dac/sclk_clock_enable_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


