[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3 = D:/Actel/Libero_v9.1/Designer/lib/modelsim/precompiled/vlog/proasic3


presynth = presynth
postsynth = postsynth


postlayout = ../designer/impl1/simulation/postlayout


syncad_vhdl_lib = D:\Actel\Libero_v9.1\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
