Analysis & Synthesis report for top
Sat Dec 14 20:14:49 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_hav:auto_generated
 19. Source assignments for riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_hsn1:auto_generated
 20. Source assignments for riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated
 21. Source assignments for riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated
 22. Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated
 23. Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated
 24. Source assignments for riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_had1:auto_generated
 25. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|altsyncram_bic1:altsyncram5
 26. Source assignments for riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|cntr_v2h:cntr6
 27. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:pc
 28. Parameter Settings for User Entity Instance: riscv_core:rv32i|IRAM:imem
 29. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:IF_ID
 30. Parameter Settings for User Entity Instance: riscv_core:rv32i|regFile:rf
 31. Parameter Settings for User Entity Instance: riscv_core:rv32i|immGen:immGen
 32. Parameter Settings for User Entity Instance: riscv_core:rv32i|regFile:float_rf
 33. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:ID_EX
 34. Parameter Settings for User Entity Instance: riscv_core:rv32i|alu:alu
 35. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu
 36. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1
 37. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub2
 38. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3
 39. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4
 40. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5
 41. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub6
 42. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower
 43. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0
 44. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper1
 45. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_lower
 46. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper0
 47. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper1
 48. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower
 49. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 50. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator
 51. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder
 52. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder
 53. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr
 54. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder
 55. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult
 56. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3
 57. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition
 58. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub
 59. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process
 60. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:remainder_sub_0
 61. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_compare:cmpr2
 62. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod
 63. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod
 64. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0
 65. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_1
 66. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0
 67. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1
 68. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr2
 69. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr3
 70. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr4
 71. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10
 72. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11
 73. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12
 74. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13
 75. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14
 76. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15
 77. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16
 78. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17
 79. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18
 80. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19
 81. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20
 82. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21
 83. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22
 84. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23
 85. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24
 86. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25
 87. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26
 88. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27
 89. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28
 90. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4
 91. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5
 92. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6
 93. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7
 94. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8
 95. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9
 96. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub1
 97. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub3
 98. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1
 99. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3
100. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6
101. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7
102. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8
103. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4
104. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub4
105. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5
106. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7
107. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8
108. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9
109. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr1
110. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2
111. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr3
112. Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare
113. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:EX_MEM
114. Parameter Settings for User Entity Instance: riscv_core:rv32i|DRAM:dmem
115. Parameter Settings for User Entity Instance: riscv_core:rv32i|register:MEM_WB
116. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0
117. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0
118. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1
119. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0
120. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1
121. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0
122. Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0
123. lpm_mult Parameter Settings by Entity Instance
124. altsyncram Parameter Settings by Entity Instance
125. altshift_taps Parameter Settings by Entity Instance
126. Port Connectivity Checks: "riscv_core:rv32i|register:MEM_WB"
127. Port Connectivity Checks: "riscv_core:rv32i|register:EX_MEM"
128. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst"
129. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"
130. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst"
131. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst"
132. Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"
133. Port Connectivity Checks: "riscv_core:rv32i|IRAM:imem"
134. Port Connectivity Checks: "riscv_core:rv32i"
135. Post-Synthesis Netlist Statistics for Top Partition
136. Elapsed Time Per Partition
137. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 14 20:14:49 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2599                                        ;
; Total pins                      ; 30                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 25,218                                      ;
; Total DSP Blocks                ; 7                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7DK     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                       ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; ../riscv_core/riscv.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v                                            ;         ;
; fpu_add_sub.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v                        ;         ;
; fpu_div.v                                              ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v                            ;         ;
; fpu_mult.v                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v                           ;         ;
; fpu_sqrt.v                                             ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v                           ;         ;
; fpu_compare.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v                        ;         ;
; fpu_convert.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v                        ;         ;
; fpu_convert_float_integer.v                            ; yes             ; User Wizard-Generated File                            ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v          ;         ;
; ../riscv_core/alu.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v                                              ;         ;
; ../riscv_core/aluSource.v                              ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v                                        ;         ;
; ../riscv_core/controlUnit.v                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v                                      ;         ;
; ../riscv_core/forwadingUnit.v                          ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v                                    ;         ;
; ../riscv_core/hdu.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v                                              ;         ;
; ../riscv_core/immGen.v                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v                                           ;         ;
; ../riscv_core/regFile.v                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v                                          ;         ;
; ../riscv_core/DRAM.v                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v                                             ;         ;
; ../riscv_core/IRAM.v                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v                                             ;         ;
; ../riscv_core/mux.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v                                              ;         ;
; ../riscv_core/FPU.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v                                              ;         ;
; ../riscv_core/FPU_Controller.v                         ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU_Controller.v                                   ;         ;
; /users/naqas/desktop/github/risc-v/riscv_core/imem.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /users/naqas/desktop/github/risc-v/riscv_core/imem.hex                                             ;         ;
; /users/naqas/desktop/github/risc-v/riscv_core/dmem.hex ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /users/naqas/desktop/github/risc-v/riscv_core/dmem.hex                                             ;         ;
; lpm_add_sub.tdf                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                             ;         ;
; addcore.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc                                 ;         ;
; look_add.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc                                ;         ;
; bypassff.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; alt_stratix_add_sub.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                     ;         ;
; aglobal180.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                              ;         ;
; db/add_sub_soe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_soe.tdf                   ;         ;
; db/add_sub_poe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_poe.tdf                   ;         ;
; db/add_sub_rne.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_rne.tdf                   ;         ;
; db/add_sub_2lh.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2lh.tdf                   ;         ;
; db/add_sub_2eh.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2eh.tdf                   ;         ;
; db/add_sub_7vg.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_7vg.tdf                   ;         ;
; db/add_sub_18f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_18f.tdf                   ;         ;
; db/add_sub_agf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_agf.tdf                   ;         ;
; lpm_compare.tdf                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf                             ;         ;
; comptree.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/comptree.inc                                ;         ;
; db/cmpr_e7g.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_e7g.tdf                      ;         ;
; db/add_sub_jgd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_jgd.tdf                   ;         ;
; db/add_sub_kka.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_kka.tdf                   ;         ;
; db/add_sub_idg.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_idg.tdf                   ;         ;
; db/add_sub_bmb.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_bmb.tdf                   ;         ;
; lpm_mult.tdf                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; db/mult_6ct.v                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v                        ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_hav.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_hav.tdf                ;         ;
; fpu_div.hex                                            ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.hex                          ;         ;
; db/add_sub_mhi.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_mhi.tdf                   ;         ;
; db/add_sub_3mh.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3mh.tdf                   ;         ;
; db/add_sub_3bf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3bf.tdf                   ;         ;
; db/add_sub_b1f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_b1f.tdf                   ;         ;
; db/cmpr_5gg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_5gg.tdf                      ;         ;
; db/mult_k5s.v                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v                        ;         ;
; db/mult_i5s.v                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v                        ;         ;
; db/mult_r5s.v                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v                        ;         ;
; db/mult_p5s.v                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v                        ;         ;
; db/cmpr_rog.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_rog.tdf                      ;         ;
; db/cmpr_qog.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_qog.tdf                      ;         ;
; db/add_sub_ged.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ged.tdf                   ;         ;
; db/add_sub_ofd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ofd.tdf                   ;         ;
; db/add_sub_pfd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_pfd.tdf                   ;         ;
; db/add_sub_qfd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_qfd.tdf                   ;         ;
; db/add_sub_rfd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_rfd.tdf                   ;         ;
; db/add_sub_sfd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_sfd.tdf                   ;         ;
; db/add_sub_tfd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_tfd.tdf                   ;         ;
; db/add_sub_ufd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ufd.tdf                   ;         ;
; db/add_sub_vfd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_vfd.tdf                   ;         ;
; db/add_sub_0gd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_0gd.tdf                   ;         ;
; db/add_sub_1gd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_1gd.tdf                   ;         ;
; db/add_sub_2gd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2gd.tdf                   ;         ;
; db/add_sub_3gd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3gd.tdf                   ;         ;
; db/add_sub_4gd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_4gd.tdf                   ;         ;
; db/add_sub_5gd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_5gd.tdf                   ;         ;
; db/add_sub_6gd.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_6gd.tdf                   ;         ;
; db/add_sub_aed.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_aed.tdf                   ;         ;
; db/add_sub_bed.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_bed.tdf                   ;         ;
; db/add_sub_ced.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ced.tdf                   ;         ;
; db/add_sub_ded.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ded.tdf                   ;         ;
; db/add_sub_eed.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_eed.tdf                   ;         ;
; db/add_sub_fed.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_fed.tdf                   ;         ;
; db/add_sub_npe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_npe.tdf                   ;         ;
; db/add_sub_cpe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_cpe.tdf                   ;         ;
; db/add_sub_h8f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_h8f.tdf                   ;         ;
; db/add_sub_boe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_boe.tdf                   ;         ;
; db/cmpr_oeg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_oeg.tdf                      ;         ;
; db/add_sub_9oe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_9oe.tdf                   ;         ;
; db/add_sub_i8f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_i8f.tdf                   ;         ;
; db/add_sub_k8f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_k8f.tdf                   ;         ;
; db/add_sub_qpe.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_qpe.tdf                   ;         ;
; db/cmpr_heg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_heg.tdf                      ;         ;
; db/cmpr_ieg.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_ieg.tdf                      ;         ;
; db/altsyncram_hsn1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_hsn1.tdf               ;         ;
; db/top.ram0_dram_255a05.hdl.mif                        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_dram_255a05.hdl.mif      ;         ;
; db/altsyncram_ben1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_ben1.tdf               ;         ;
; db/top.ram0_regfile_4c8ea16e.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_regfile_4c8ea16e.hdl.mif ;         ;
; db/altsyncram_had1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_had1.tdf               ;         ;
; db/top.ram0_iram_c4ed73f3.hdl.mif                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_iram_c4ed73f3.hdl.mif    ;         ;
; altshift_taps.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf                           ;         ;
; lpm_counter.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                             ;         ;
; lpm_compare.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                             ;         ;
; lpm_constant.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                            ;         ;
; db/shift_taps_aev.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/shift_taps_aev.tdf                ;         ;
; db/altsyncram_bic1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_bic1.tdf               ;         ;
; db/cntr_bjf.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cntr_bjf.tdf                      ;         ;
; db/cmpr_c9c.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_c9c.tdf                      ;         ;
; db/cntr_v2h.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cntr_v2h.tdf                      ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 1957         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 3014         ;
;     -- 7 input functions                    ; 35           ;
;     -- 6 input functions                    ; 625          ;
;     -- 5 input functions                    ; 623          ;
;     -- 4 input functions                    ; 354          ;
;     -- <=3 input functions                  ; 1377         ;
;                                             ;              ;
; Dedicated logic registers                   ; 2599         ;
;                                             ;              ;
; I/O pins                                    ; 30           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 25218        ;
;                                             ;              ;
; Total DSP Blocks                            ; 7            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 2810         ;
; Total fan-out                               ; 24244        ;
; Average fan-out                             ; 4.12         ;
+---------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |top                                                                                                            ; 3014 (1)            ; 2599 (0)                  ; 25218             ; 7          ; 30   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                            ; top                                           ; work         ;
;    |riscv_core:rv32i|                                                                                           ; 2985 (377)          ; 2599 (0)                  ; 25218             ; 7          ; 0    ; 0            ; |top|riscv_core:rv32i                                                                                                                                                                                                                                                                                                                                                                                                           ; riscv_core                                    ; work         ;
;       |DRAM:dmem|                                                                                               ; 77 (77)             ; 114 (114)                 ; 8192              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|DRAM:dmem                                                                                                                                                                                                                                                                                                                                                                                                 ; DRAM                                          ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                    ; work         ;
;             |altsyncram_hsn1:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_hsn1:auto_generated                                                                                                                                                                                                                                                                                                                                             ; altsyncram_hsn1                               ; work         ;
;       |FPU:fpu|                                                                                                 ; 1767 (8)            ; 1969 (0)                  ; 4738              ; 7          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu                                                                                                                                                                                                                                                                                                                                                                                                   ; FPU                                           ; work         ;
;          |fpu_add_sub:fpu_add_sub_inst|                                                                         ; 580 (0)             ; 371 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst                                                                                                                                                                                                                                                                                                                                                                      ; fpu_add_sub                                   ; work         ;
;             |fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|                             ; 580 (250)           ; 371 (254)                 ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component                                                                                                                                                                                                                                                                                                ; fpu_add_sub_altfp_add_sub_run                 ; work         ;
;                |fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift|                                                  ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                  ; fpu_add_sub_altbarrel_shift_aeb               ; work         ;
;                |fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift|                                                  ; 68 (68)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                  ; fpu_add_sub_altbarrel_shift_ltd               ; work         ;
;                |fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|                                         ; 26 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                         ; fpu_add_sub_altpriority_encoder_e48           ; work         ;
;                   |fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|                                   ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                               ; fpu_add_sub_altpriority_encoder_fj8           ; work         ;
;                      |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23|                                ; 6 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                     ; fpu_add_sub_altpriority_encoder_vh8           ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25|                             ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                           ; fpu_add_sub_altpriority_encoder_qh8           ; work         ;
;                            |fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder27|                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder27 ; fpu_add_sub_altpriority_encoder_nh8           ; work         ;
;                            |fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder28|                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder28 ; fpu_add_sub_altpriority_encoder_nh8           ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder26|                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder26                                                           ; fpu_add_sub_altpriority_encoder_qh8           ; work         ;
;                      |fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder24|                                ; 5 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                     ; fpu_add_sub_altpriority_encoder_vh8           ; work         ;
;                         |fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25|                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder24|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                           ; fpu_add_sub_altpriority_encoder_qh8           ; work         ;
;                |fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                         ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                         ; fpu_add_sub_altpriority_encoder_qb6           ; work         ;
;                |lpm_add_sub:add_sub1|                                                                           ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_soe:auto_generated|                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                ; add_sub_soe                                   ; work         ;
;                |lpm_add_sub:add_sub2|                                                                           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_soe:auto_generated|                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                ; add_sub_soe                                   ; work         ;
;                |lpm_add_sub:add_sub3|                                                                           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_poe:auto_generated|                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                ; add_sub_poe                                   ; work         ;
;                |lpm_add_sub:add_sub4|                                                                           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_rne:auto_generated|                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                ; add_sub_rne                                   ; work         ;
;                |lpm_add_sub:add_sub5|                                                                           ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_2lh:auto_generated|                                                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                ; add_sub_2lh                                   ; work         ;
;                |lpm_add_sub:add_sub6|                                                                           ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_rne:auto_generated|                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                ; add_sub_rne                                   ; work         ;
;                |lpm_add_sub:man_2comp_res_lower|                                                                ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                   |add_sub_2eh:auto_generated|                                                                  ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated                                                                                                                                                                                                                                     ; add_sub_2eh                                   ; work         ;
;                |lpm_add_sub:man_2comp_res_upper0|                                                               ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                               ; lpm_add_sub                                   ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                  ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated                                                                                                                                                                                                                                    ; add_sub_7vg                                   ; work         ;
;                |lpm_add_sub:man_2comp_res_upper1|                                                               ; 14 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                               ; lpm_add_sub                                   ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                  ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper1|add_sub_7vg:auto_generated                                                                                                                                                                                                                                    ; add_sub_7vg                                   ; work         ;
;                |lpm_add_sub:man_add_sub_lower|                                                                  ; 16 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                  ; lpm_add_sub                                   ; work         ;
;                   |add_sub_2eh:auto_generated|                                                                  ; 16 (16)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_lower|add_sub_2eh:auto_generated                                                                                                                                                                                                                                       ; add_sub_2eh                                   ; work         ;
;                |lpm_add_sub:man_add_sub_upper0|                                                                 ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                 ; lpm_add_sub                                   ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                  ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper0|add_sub_7vg:auto_generated                                                                                                                                                                                                                                      ; add_sub_7vg                                   ; work         ;
;                |lpm_add_sub:man_add_sub_upper1|                                                                 ; 15 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                 ; lpm_add_sub                                   ; work         ;
;                   |add_sub_7vg:auto_generated|                                                                  ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper1|add_sub_7vg:auto_generated                                                                                                                                                                                                                                      ; add_sub_7vg                                   ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_lower|                                                     ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                     ; lpm_add_sub                                   ; work         ;
;                   |add_sub_18f:auto_generated|                                                                  ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                          ; add_sub_18f                                   ; work         ;
;                |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                    ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                    ; lpm_add_sub                                   ; work         ;
;                   |add_sub_agf:auto_generated|                                                                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                         ; add_sub_agf                                   ; work         ;
;                |lpm_compare:trailing_zeros_limit_comparator|                                                    ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                    ; lpm_compare                                   ; work         ;
;                   |cmpr_e7g:auto_generated|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                            ; cmpr_e7g                                      ; work         ;
;          |fpu_compare:fpu_compare_inst|                                                                         ; 37 (0)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst                                                                                                                                                                                                                                                                                                                                                                      ; fpu_compare                                   ; work         ;
;             |fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|                             ; 37 (32)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component                                                                                                                                                                                                                                                                                                ; fpu_compare_altfp_compare_4rc                 ; work         ;
;                |lpm_compare:cmpr1|                                                                              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                              ; lpm_compare                                   ; work         ;
;                   |cmpr_rog:auto_generated|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                                                      ; cmpr_rog                                      ; work         ;
;                |lpm_compare:cmpr2|                                                                              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                              ; lpm_compare                                   ; work         ;
;                   |cmpr_rog:auto_generated|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr2|cmpr_rog:auto_generated                                                                                                                                                                                                                                                      ; cmpr_rog                                      ; work         ;
;                |lpm_compare:cmpr3|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                              ; lpm_compare                                   ; work         ;
;                   |cmpr_rog:auto_generated|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr3|cmpr_rog:auto_generated                                                                                                                                                                                                                                                      ; cmpr_rog                                      ; work         ;
;          |fpu_convert:fpu_convert_inst|                                                                         ; 172 (0)             ; 231 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst                                                                                                                                                                                                                                                                                                                                                                      ; fpu_convert                                   ; work         ;
;             |fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|                             ; 172 (13)            ; 231 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component                                                                                                                                                                                                                                                                                                ; fpu_convert_altfp_convert_lsn                 ; work         ;
;                |fpu_convert_altbarrel_shift_fof:altbarrel_shift5|                                               ; 72 (72)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                                               ; fpu_convert_altbarrel_shift_fof               ; work         ;
;                |fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|                                       ; 25 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                                       ; fpu_convert_altpriority_encoder_qb6           ; work         ;
;                   |fpu_convert_altpriority_encoder_r08:altpriority_encoder9|                                    ; 9 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                                              ; fpu_convert_altpriority_encoder_r08           ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder18|                                ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18                                                                                                                    ; fpu_convert_altpriority_encoder_be8           ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_be8:altpriority_encoder18|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                          ; fpu_convert_altpriority_encoder_6e8           ; work         ;
;                   |fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|                                   ; 4 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                                             ; fpu_convert_altpriority_encoder_rf8           ; work         ;
;                      |fpu_convert_altpriority_encoder_be8:altpriority_encoder12|                                ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12                                                                                                                   ; fpu_convert_altpriority_encoder_be8           ; work         ;
;                         |fpu_convert_altpriority_encoder_6e8:altpriority_encoder14|                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder12|fpu_convert_altpriority_encoder_6e8:altpriority_encoder14                                                         ; fpu_convert_altpriority_encoder_6e8           ; work         ;
;                |lpm_add_sub:add_sub1|                                                                           ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_npe:auto_generated|                                                                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated                                                                                                                                                                                                                                                ; add_sub_npe                                   ; work         ;
;                |lpm_add_sub:add_sub6|                                                                           ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_h8f:auto_generated|                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated                                                                                                                                                                                                                                                ; add_sub_h8f                                   ; work         ;
;                |lpm_add_sub:add_sub7|                                                                           ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_h8f:auto_generated|                                                                  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7|add_sub_h8f:auto_generated                                                                                                                                                                                                                                                ; add_sub_h8f                                   ; work         ;
;                |lpm_add_sub:add_sub8|                                                                           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                   |add_sub_boe:auto_generated|                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated                                                                                                                                                                                                                                                ; add_sub_boe                                   ; work         ;
;                |lpm_compare:cmpr4|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                              ; lpm_compare                                   ; work         ;
;                   |cmpr_oeg:auto_generated|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated                                                                                                                                                                                                                                                      ; cmpr_oeg                                      ; work         ;
;          |fpu_convert_float_integer:fpu_convert_float_integer_inst|                                             ; 239 (0)             ; 252 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst                                                                                                                                                                                                                                                                                                                                          ; fpu_convert_float_integer                     ; work         ;
;             |fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component| ; 239 (58)            ; 252 (164)                 ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component                                                                                                                                                                                                                                        ; fpu_convert_float_integer_altfp_convert_s3q   ; work         ;
;                |fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6|                                 ; 102 (102)           ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                         ; fpu_convert_float_integer_altbarrel_shift_kof ; work         ;
;                |lpm_add_sub:add_sub4|                                                                           ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                   ; lpm_add_sub                                   ; work         ;
;                   |add_sub_cpe:auto_generated|                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub4|add_sub_cpe:auto_generated                                                                                                                                                                                        ; add_sub_cpe                                   ; work         ;
;                |lpm_add_sub:add_sub5|                                                                           ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                   ; lpm_add_sub                                   ; work         ;
;                   |add_sub_9oe:auto_generated|                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated                                                                                                                                                                                        ; add_sub_9oe                                   ; work         ;
;                |lpm_add_sub:add_sub7|                                                                           ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                   ; lpm_add_sub                                   ; work         ;
;                   |add_sub_i8f:auto_generated|                                                                  ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated                                                                                                                                                                                        ; add_sub_i8f                                   ; work         ;
;                |lpm_add_sub:add_sub8|                                                                           ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                   ; lpm_add_sub                                   ; work         ;
;                   |add_sub_k8f:auto_generated|                                                                  ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated                                                                                                                                                                                        ; add_sub_k8f                                   ; work         ;
;                |lpm_add_sub:add_sub9|                                                                           ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                   ; lpm_add_sub                                   ; work         ;
;                   |add_sub_qpe:auto_generated|                                                                  ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated                                                                                                                                                                                        ; add_sub_qpe                                   ; work         ;
;                |lpm_compare:cmpr1|                                                                              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr1                                                                                                                                                                                                                      ; lpm_compare                                   ; work         ;
;                   |cmpr_rog:auto_generated|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                              ; cmpr_rog                                      ; work         ;
;                |lpm_compare:cmpr2|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2                                                                                                                                                                                                                      ; lpm_compare                                   ; work         ;
;                   |cmpr_heg:auto_generated|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2|cmpr_heg:auto_generated                                                                                                                                                                                              ; cmpr_heg                                      ; work         ;
;                |lpm_compare:cmpr3|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr3                                                                                                                                                                                                                      ; lpm_compare                                   ; work         ;
;                   |cmpr_oeg:auto_generated|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr3|cmpr_oeg:auto_generated                                                                                                                                                                                              ; cmpr_oeg                                      ; work         ;
;                |lpm_compare:max_shift_compare|                                                                  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare                                                                                                                                                                                                          ; lpm_compare                                   ; work         ;
;                   |cmpr_ieg:auto_generated|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated                                                                                                                                                                                  ; cmpr_ieg                                      ; work         ;
;          |fpu_div:fpu_div_inst|                                                                                 ; 146 (0)             ; 432 (0)                   ; 4608              ; 6          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst                                                                                                                                                                                                                                                                                                                                                                              ; fpu_div                                       ; work         ;
;             |fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|                                             ; 146 (0)             ; 432 (0)                   ; 4608              ; 6          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component                                                                                                                                                                                                                                                                                                                        ; fpu_div_altfp_div_fkm                         ; work         ;
;                |fpu_div_altfp_div_pst_10j:altfp_div_pst1|                                                       ; 146 (67)            ; 432 (257)                 ; 4608              ; 6          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1                                                                                                                                                                                                                                                                               ; fpu_div_altfp_div_pst_10j                     ; work         ;
;                   |altsyncram:altsyncram3|                                                                      ; 0 (0)               ; 0 (0)                     ; 4608              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                        ; altsyncram                                    ; work         ;
;                      |altsyncram_hav:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 4608              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_hav:auto_generated                                                                                                                                                                                                                          ; altsyncram_hav                                ; work         ;
;                   |lpm_add_sub:bias_addition|                                                                   ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                     ; lpm_add_sub                                   ; work         ;
;                      |add_sub_mhi:auto_generated|                                                               ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                                                          ; add_sub_mhi                                   ; work         ;
;                   |lpm_add_sub:exp_sub|                                                                         ; 10 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                           ; lpm_add_sub                                   ; work         ;
;                      |add_sub_3mh:auto_generated|                                                               ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                                                ; add_sub_3mh                                   ; work         ;
;                   |lpm_add_sub:quotient_process|                                                                ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                  ; lpm_add_sub                                   ; work         ;
;                      |add_sub_3bf:auto_generated|                                                               ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_3bf:auto_generated                                                                                                                                                                                                                       ; add_sub_3bf                                   ; work         ;
;                   |lpm_mult:a1_prod|                                                                            ; 0 (0)               ; 35 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                              ; lpm_mult                                      ; work         ;
;                      |mult_k5s:auto_generated|                                                                  ; 0 (0)               ; 35 (35)                   ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated                                                                                                                                                                                                                                      ; mult_k5s                                      ; work         ;
;                   |lpm_mult:b1_prod|                                                                            ; 0 (0)               ; 34 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                              ; lpm_mult                                      ; work         ;
;                      |mult_i5s:auto_generated|                                                                  ; 0 (0)               ; 34 (34)                   ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated                                                                                                                                                                                                                                      ; mult_i5s                                      ; work         ;
;                   |lpm_mult:q_partial_0|                                                                        ; 0 (0)               ; 17 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                          ; lpm_mult                                      ; work         ;
;                      |mult_r5s:auto_generated|                                                                  ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated                                                                                                                                                                                                                                  ; mult_r5s                                      ; work         ;
;                   |lpm_mult:q_partial_1|                                                                        ; 0 (0)               ; 17 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                          ; lpm_mult                                      ; work         ;
;                      |mult_r5s:auto_generated|                                                                  ; 0 (0)               ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated                                                                                                                                                                                                                                  ; mult_r5s                                      ; work         ;
;                   |lpm_mult:remainder_mult_0|                                                                   ; 36 (0)              ; 53 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                      |mult_p5s:auto_generated|                                                                  ; 36 (36)             ; 53 (53)                   ; 0                 ; 2          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated                                                                                                                                                                                                                             ; mult_p5s                                      ; work         ;
;          |fpu_mult:fpu_mult_inst|                                                                               ; 126 (0)             ; 188 (0)                   ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst                                                                                                                                                                                                                                                                                                                                                                            ; fpu_mult                                      ; work         ;
;             |fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|                                         ; 126 (73)            ; 188 (130)                 ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component                                                                                                                                                                                                                                                                                                                  ; fpu_mult_altfp_mult_4dr                       ; work         ;
;                |lpm_add_sub:exp_add_adder|                                                                      ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                   ; work         ;
;                   |add_sub_jgd:auto_generated|                                                                  ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated                                                                                                                                                                                                                                                             ; add_sub_jgd                                   ; work         ;
;                |lpm_add_sub:exp_adj_adder|                                                                      ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                   ; work         ;
;                   |add_sub_kka:auto_generated|                                                                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                             ; add_sub_kka                                   ; work         ;
;                |lpm_add_sub:exp_bias_subtr|                                                                     ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                   ; work         ;
;                   |add_sub_idg:auto_generated|                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                            ; add_sub_idg                                   ; work         ;
;                |lpm_add_sub:man_round_adder|                                                                    ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                   ; work         ;
;                   |add_sub_bmb:auto_generated|                                                                  ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                           ; add_sub_bmb                                   ; work         ;
;                |lpm_mult:man_product2_mult|                                                                     ; 0 (0)               ; 49 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                       ; lpm_mult                                      ; work         ;
;                   |mult_6ct:auto_generated|                                                                     ; 0 (0)               ; 49 (49)                   ; 0                 ; 1          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                               ; mult_6ct                                      ; work         ;
;          |fpu_sqrt:fpu_sqrt_inst|                                                                               ; 459 (0)             ; 492 (0)                   ; 130               ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst                                                                                                                                                                                                                                                                                                                                                                            ; fpu_sqrt                                      ; work         ;
;             |fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|                                         ; 459 (36)            ; 492 (83)                  ; 130               ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component                                                                                                                                                                                                                                                                                                                  ; fpu_sqrt_altfp_sqrt_0cf                       ; work         ;
;                |altshift_taps:exp_ff20c_rtl_0|                                                                  ; 23 (0)              ; 13 (0)                    ; 130               ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0                                                                                                                                                                                                                                                                                    ; altshift_taps                                 ; work         ;
;                   |shift_taps_aev:auto_generated|                                                               ; 23 (9)              ; 13 (5)                    ; 130               ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated                                                                                                                                                                                                                                                      ; shift_taps_aev                                ; work         ;
;                      |altsyncram_bic1:altsyncram5|                                                              ; 0 (0)               ; 0 (0)                     ; 130               ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|altsyncram_bic1:altsyncram5                                                                                                                                                                                                                          ; altsyncram_bic1                               ; work         ;
;                      |cntr_bjf:cntr1|                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|cntr_bjf:cntr1                                                                                                                                                                                                                                       ; cntr_bjf                                      ; work         ;
;                      |cntr_v2h:cntr6|                                                                           ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|cntr_v2h:cntr6                                                                                                                                                                                                                                       ; cntr_v2h                                      ; work         ;
;                |fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|                                                    ; 368 (34)            ; 396 (396)                 ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2                                                                                                                                                                                                                                                                      ; fpu_sqrt_alt_sqrt_block_ocb                   ; work         ;
;                   |lpm_add_sub:add_sub10|                                                                       ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_ged:auto_generated|                                                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_ged:auto_generated                                                                                                                                                                                                                     ; add_sub_ged                                   ; work         ;
;                   |lpm_add_sub:add_sub11|                                                                       ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_ofd:auto_generated|                                                               ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_ofd:auto_generated                                                                                                                                                                                                                     ; add_sub_ofd                                   ; work         ;
;                   |lpm_add_sub:add_sub12|                                                                       ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_pfd:auto_generated|                                                               ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_pfd:auto_generated                                                                                                                                                                                                                     ; add_sub_pfd                                   ; work         ;
;                   |lpm_add_sub:add_sub13|                                                                       ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_qfd:auto_generated|                                                               ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_qfd:auto_generated                                                                                                                                                                                                                     ; add_sub_qfd                                   ; work         ;
;                   |lpm_add_sub:add_sub14|                                                                       ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_rfd:auto_generated|                                                               ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_rfd:auto_generated                                                                                                                                                                                                                     ; add_sub_rfd                                   ; work         ;
;                   |lpm_add_sub:add_sub15|                                                                       ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_sfd:auto_generated|                                                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_sfd:auto_generated                                                                                                                                                                                                                     ; add_sub_sfd                                   ; work         ;
;                   |lpm_add_sub:add_sub16|                                                                       ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_sfd:auto_generated|                                                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_sfd:auto_generated                                                                                                                                                                                                                     ; add_sub_sfd                                   ; work         ;
;                   |lpm_add_sub:add_sub17|                                                                       ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_rfd:auto_generated|                                                               ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_rfd:auto_generated                                                                                                                                                                                                                     ; add_sub_rfd                                   ; work         ;
;                   |lpm_add_sub:add_sub18|                                                                       ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_sfd:auto_generated|                                                               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_sfd:auto_generated                                                                                                                                                                                                                     ; add_sub_sfd                                   ; work         ;
;                   |lpm_add_sub:add_sub19|                                                                       ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_tfd:auto_generated|                                                               ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_tfd:auto_generated                                                                                                                                                                                                                     ; add_sub_tfd                                   ; work         ;
;                   |lpm_add_sub:add_sub20|                                                                       ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_ufd:auto_generated|                                                               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_ufd:auto_generated                                                                                                                                                                                                                     ; add_sub_ufd                                   ; work         ;
;                   |lpm_add_sub:add_sub21|                                                                       ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_vfd:auto_generated|                                                               ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_vfd:auto_generated                                                                                                                                                                                                                     ; add_sub_vfd                                   ; work         ;
;                   |lpm_add_sub:add_sub22|                                                                       ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_0gd:auto_generated|                                                               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_0gd:auto_generated                                                                                                                                                                                                                     ; add_sub_0gd                                   ; work         ;
;                   |lpm_add_sub:add_sub23|                                                                       ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_1gd:auto_generated|                                                               ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_1gd:auto_generated                                                                                                                                                                                                                     ; add_sub_1gd                                   ; work         ;
;                   |lpm_add_sub:add_sub24|                                                                       ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_2gd:auto_generated|                                                               ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_2gd:auto_generated                                                                                                                                                                                                                     ; add_sub_2gd                                   ; work         ;
;                   |lpm_add_sub:add_sub25|                                                                       ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_3gd:auto_generated|                                                               ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_3gd:auto_generated                                                                                                                                                                                                                     ; add_sub_3gd                                   ; work         ;
;                   |lpm_add_sub:add_sub26|                                                                       ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_4gd:auto_generated|                                                               ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_4gd:auto_generated                                                                                                                                                                                                                     ; add_sub_4gd                                   ; work         ;
;                   |lpm_add_sub:add_sub27|                                                                       ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_5gd:auto_generated|                                                               ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_5gd:auto_generated                                                                                                                                                                                                                     ; add_sub_5gd                                   ; work         ;
;                   |lpm_add_sub:add_sub28|                                                                       ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28                                                                                                                                                                                                                                                ; lpm_add_sub                                   ; work         ;
;                      |add_sub_6gd:auto_generated|                                                               ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_6gd:auto_generated                                                                                                                                                                                                                     ; add_sub_6gd                                   ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                        ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                 ; lpm_add_sub                                   ; work         ;
;                      |add_sub_bed:auto_generated|                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_bed:auto_generated                                                                                                                                                                                                                      ; add_sub_bed                                   ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                        ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                 ; lpm_add_sub                                   ; work         ;
;                      |add_sub_ced:auto_generated|                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_ced:auto_generated                                                                                                                                                                                                                      ; add_sub_ced                                   ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                        ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                 ; lpm_add_sub                                   ; work         ;
;                      |add_sub_ded:auto_generated|                                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_ded:auto_generated                                                                                                                                                                                                                      ; add_sub_ded                                   ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                        ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                 ; lpm_add_sub                                   ; work         ;
;                      |add_sub_eed:auto_generated|                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_eed:auto_generated                                                                                                                                                                                                                      ; add_sub_eed                                   ; work         ;
;                   |lpm_add_sub:add_sub9|                                                                        ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                 ; lpm_add_sub                                   ; work         ;
;                      |add_sub_fed:auto_generated|                                                               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_fed:auto_generated                                                                                                                                                                                                                      ; add_sub_fed                                   ; work         ;
;                |lpm_add_sub:add_sub1|                                                                           ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                   ; work         ;
;                   |add_sub_ged:auto_generated|                                                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub1|add_sub_ged:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_ged                                   ; work         ;
;                |lpm_add_sub:add_sub3|                                                                           ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                   ; work         ;
;                   |add_sub_5gd:auto_generated|                                                                  ; 23 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub3|add_sub_5gd:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_5gd                                   ; work         ;
;       |HDU:HDU|                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|HDU:HDU                                                                                                                                                                                                                                                                                                                                                                                                   ; HDU                                           ; work         ;
;       |IRAM:imem|                                                                                               ; 20 (20)             ; 1 (1)                     ; 8192              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|IRAM:imem                                                                                                                                                                                                                                                                                                                                                                                                 ; IRAM                                          ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                    ; work         ;
;             |altsyncram_had1:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_had1:auto_generated                                                                                                                                                                                                                                                                                                                                             ; altsyncram_had1                               ; work         ;
;       |WB_MUX:WB_MUX|                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|WB_MUX:WB_MUX                                                                                                                                                                                                                                                                                                                                                                                             ; WB_MUX                                        ; work         ;
;       |alu:alu|                                                                                                 ; 269 (269)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|alu:alu                                                                                                                                                                                                                                                                                                                                                                                                   ; alu                                           ; work         ;
;       |aluSource:aluSource|                                                                                     ; 247 (247)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|aluSource:aluSource                                                                                                                                                                                                                                                                                                                                                                                       ; aluSource                                     ; work         ;
;       |controlUnit:CU|                                                                                          ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|controlUnit:CU                                                                                                                                                                                                                                                                                                                                                                                            ; controlUnit                                   ; work         ;
;       |forwardingUnit:fu|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|forwardingUnit:fu                                                                                                                                                                                                                                                                                                                                                                                         ; forwardingUnit                                ; work         ;
;       |fpuController:fpuController|                                                                             ; 14 (14)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|fpuController:fpuController                                                                                                                                                                                                                                                                                                                                                                               ; fpuController                                 ; work         ;
;       |immGen:immGen|                                                                                           ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|immGen:immGen                                                                                                                                                                                                                                                                                                                                                                                             ; immGen                                        ; work         ;
;       |memOut_MUX:memOut_MUX|                                                                                   ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|memOut_MUX:memOut_MUX                                                                                                                                                                                                                                                                                                                                                                                     ; memOut_MUX                                    ; work         ;
;       |pcIn_MUX:pcIn_MUX|                                                                                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|pcIn_MUX:pcIn_MUX                                                                                                                                                                                                                                                                                                                                                                                         ; pcIn_MUX                                      ; work         ;
;       |regFile:float_rf|                                                                                        ; 1 (1)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:float_rf                                                                                                                                                                                                                                                                                                                                                                                          ; regFile                                       ; work         ;
;          |altsyncram:registers_rtl_0|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;             |altsyncram_ben1:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_ben1                               ; work         ;
;          |altsyncram:registers_rtl_1|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;             |altsyncram_ben1:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_ben1                               ; work         ;
;       |regFile:rf|                                                                                              ; 1 (1)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf                                                                                                                                                                                                                                                                                                                                                                                                ; regFile                                       ; work         ;
;          |altsyncram:registers_rtl_0|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                    ; work         ;
;             |altsyncram_ben1:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_ben1                               ; work         ;
;          |altsyncram:registers_rtl_1|                                                                           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                    ; work         ;
;             |altsyncram_ben1:auto_generated|                                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_ben1                               ; work         ;
;       |register:EX_MEM|                                                                                         ; 26 (26)             ; 145 (145)                 ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|register:EX_MEM                                                                                                                                                                                                                                                                                                                                                                                           ; register                                      ; work         ;
;       |register:ID_EX|                                                                                          ; 2 (2)               ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|register:ID_EX                                                                                                                                                                                                                                                                                                                                                                                            ; register                                      ; work         ;
;       |register:IF_ID|                                                                                          ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|register:IF_ID                                                                                                                                                                                                                                                                                                                                                                                            ; register                                      ; work         ;
;       |register:MEM_WB|                                                                                         ; 0 (0)               ; 137 (137)                 ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|register:MEM_WB                                                                                                                                                                                                                                                                                                                                                                                           ; register                                      ; work         ;
;       |register:pc|                                                                                             ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|riscv_core:rv32i|register:pc                                                                                                                                                                                                                                                                                                                                                                                               ; register                                      ; work         ;
;    |sevSegDec:s0|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sevSegDec:s0                                                                                                                                                                                                                                                                                                                                                                                                               ; sevSegDec                                     ; work         ;
;    |sevSegDec:s1|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sevSegDec:s1                                                                                                                                                                                                                                                                                                                                                                                                               ; sevSegDec                                     ; work         ;
;    |sevSegDec:s2|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sevSegDec:s2                                                                                                                                                                                                                                                                                                                                                                                                               ; sevSegDec                                     ; work         ;
;    |sevSegDec:s3|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sevSegDec:s3                                                                                                                                                                                                                                                                                                                                                                                                               ; sevSegDec                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; Name                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+
; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_hsn1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/top.ram0_DRAM_255a05.hdl.mif      ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_hav:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608 ; fpu_div.hex                          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|altsyncram_bic1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 13           ; 10           ; 13           ; 10           ; 130  ; None                                 ;
; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_had1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; db/top.ram0_IRAM_c4ed73f3.hdl.mif    ;
; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/top.ram0_regFile_4c8ea16e.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 4           ;
; Independent 27x27               ; 3           ;
; Total number of DSP blocks      ; 7           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 7           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                        ; IP Include File             ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-----------------------------+
; Altera ; ALTFP_ADD_SUB ; 18.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst                             ; fpu_add_sub.v               ;
; Altera ; ALTFP_COMPARE ; 18.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst                             ; fpu_compare.v               ;
; Altera ; ALTFP_CONVERT ; 18.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst ; fpu_convert_float_integer.v ;
; Altera ; ALTFP_CONVERT ; 18.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst                             ; fpu_convert.v               ;
; Altera ; ALTFP_DIV     ; 18.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst                                     ; fpu_div.v                   ;
; Altera ; ALTFP_MULT    ; 18.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst                                   ; fpu_mult.v                  ;
; Altera ; ALTFP_SQRT    ; 18.0    ; N/A          ; N/A          ; |top|riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst                                   ; fpu_sqrt.v                  ;
+--------+---------------+---------+--------------+--------------+----------------------------------------------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6|dir_pipe[0]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|dir_pipe[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[31]                                                                           ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6|sbit_piper1d[31..53] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][17]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][16]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][15]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][14]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][13]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][12]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][11]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][10]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][9]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][8]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][7]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][6]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][5]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][4]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][3]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][2]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][1]                                                   ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_k_dffe_0[16]                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_j_dffe[16]                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_k_dffe_0[15]                                                                                                      ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_j_dffe[15]                                                                                                        ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[49]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[48]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[47]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[46]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[45]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[44]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[43]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[43]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[42]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[42]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[41]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[41]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[40]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[40]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[39]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[38]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[38]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[37]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[37]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[36]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[36]                                                                                                     ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][18]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][19]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][20]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][21]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][22]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][23]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][24]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][25]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][26]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][27]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][28]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][29]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][30]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][31]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][32]                                                  ; Lost fanout                                                                                                                                                                                                           ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|dataa_sign_dffe1                                                                                                                            ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[31]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|sign_node_ff0[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[31]         ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|sign_int_a_reg1                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[31]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[7]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[30]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[6]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[29]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[5]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[28]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[4]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[27]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[3]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[26]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[2]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[25]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[1]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[24]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_in_ff[0]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[23]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[22]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[22]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[22]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[22]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[22]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[22]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[21]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[21]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[21]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[21]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[21]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[21]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[20]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[20]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[20]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[20]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[20]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[20]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[19]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[19]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[19]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[19]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[19]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[19]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[18]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[18]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[18]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[18]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[18]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[18]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[17]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[17]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[17]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[17]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[17]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[17]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[16]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[16]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[16]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[16]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[16]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[16]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[15]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[15]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[15]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[15]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[15]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[15]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[14]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[14]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[14]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[14]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[14]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[14]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[13]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[13]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[13]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[13]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[13]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[13]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[12]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[12]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[12]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[12]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[12]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[12]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[11]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[11]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[11]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[11]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[11]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[11]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[10]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[10]         ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[10]                                                                                                      ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[10]         ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[10]                                                                                                                                                 ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[10]         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[9]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[9]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[9]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[9]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[9]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[9]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[8]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[8]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[8]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[8]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[8]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[8]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[7]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[7]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[7]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[7]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[7]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[7]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[6]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[6]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[6]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[6]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[6]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[6]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[5]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[5]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[5]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[5]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[5]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[5]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[4]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[4]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[4]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[4]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[4]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[4]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[3]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[3]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[3]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[3]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[3]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[3]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[2]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[2]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[2]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[2]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[2]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[2]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[1]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[1]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[1]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[1]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[1]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[1]          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[0]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[0]          ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_a_dffe1_dffe1[0]                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[0]          ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|man_in_ff[0]                                                                                                                                                  ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[0]          ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|man_or2_reg1                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|int_or1_reg1          ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|man_or1_reg1                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|int_or2_reg1          ;
; riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|need_complement_dffe2                                                                                                                       ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg1       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|sign_node_ff1[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg1       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|sign_int_a_reg2                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg1       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|sign_node_ff2[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg2       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|sign_int_a_reg3                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg2       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|sign_node_ff3[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg3       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|sign_int_a_reg4                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg3       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|sign_node_ff4[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg4       ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|sign_int_a_reg5                                                                                                                             ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|sign_input_reg4       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|sign_node_ff5[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|result_reg[31]                                                                ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[22]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[22]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[21]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[21]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[20]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[20]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[19]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[19]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[18]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[18]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[17]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[17]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[16]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[16]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[15]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[15]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[14]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[14]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[13]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[13]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[12]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[12]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[11]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[11]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[10]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[10]                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[9]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[9]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[8]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[8]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[7]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[7]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[6]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[6]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[5]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[5]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[4]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[4]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[3]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[3]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[2]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[2]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[1]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[1]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[0]                                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|man_b_dffe1_dffe1[0]                                         ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|man_round_p[0]                                                                                                                                                ; Merged with riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lsb_dffe                                                                                        ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|sign_node_ff4[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|sign_pipe_dffe_4                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|zero_exp_ff2[0]                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|exp_or_reg4           ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|sign_node_ff3[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|sign_pipe_dffe_3                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|zero_exp_ff1[0]                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|exp_or_reg3           ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|man_or_reg3                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|int_or_reg3           ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|sign_node_ff2[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|sign_pipe_dffe_2                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|zero_exp_ff0[0]                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|exp_or_reg2           ;
; riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|man_or_reg2                                                                         ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|int_or_reg2           ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|sign_node_ff1[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|sign_pipe_dffe_1                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_not_zero_ff                                                                                                                                               ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|exp_or_reg1           ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_all_one_ff                                                                                                                                                ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|exp_and_reg1          ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|sign_node_ff0[0]                                                                                                                                              ; Merged with riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|sign_pipe_dffe_0                                             ;
; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|datab_input_reg[23]                                                                                        ; Merged with riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|dataa_input_reg[23]                          ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|mag_int_a_reg[0]                                                                                                                            ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|dataa_reg[0]          ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|mag_int_a_reg2[0]                                                                                                                           ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|mantissa_input_reg[0] ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|exponent_bus_pre_reg3[6]                                                                                                                    ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|exponent_bus_pre_reg3[5]                                                      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|exponent_bus_pre_reg2[6]                                                                                                                    ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|exponent_bus_pre_reg2[5]                                                      ;
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|exponent_bus_pre_reg[6]                                                                                                                     ; Merged with riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|exponent_bus_pre_reg[5]                                                       ;
; Total Number of Removed Registers = 225                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|dir_pipe[0] ; Stuck at GND              ; riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[31] ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                               ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_k_dffe_0[16]                       ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_j_dffe[16]                              ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_k_dffe_0[15]                       ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|quotient_j_dffe[15]                              ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[49]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[49]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[48]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[48]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[47]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[47]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[46]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[46]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[45]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[45]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[44]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[44]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[43]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[43]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[42]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[42]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[41]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[41]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[40]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[40]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[39]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[39]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[38]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[38]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[37]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[37]                           ;
; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_1[36]                      ; Lost Fanouts              ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|remainder_j_dffe_0[36]                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2599  ;
; Number of registers using Synchronous Clear  ; 149   ;
; Number of registers using Synchronous Load   ; 215   ;
; Number of registers using Asynchronous Clear ; 2486  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 556   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; riscv_core:rv32i|DRAM:dmem|MEM~1                                                                                                                                                                      ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[18]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[17]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[20]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~3                                                                                                                                                                      ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[22]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[21]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~4                                                                                                                                                                      ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[24]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[23]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[26]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[28]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~7                                                                                                                                                                      ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[30]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[29]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~8                                                                                                                                                                      ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[32]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[31]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[34]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[36]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~11                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[38]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[37]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~12                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[40]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[39]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[42]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[44]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~15                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[46]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[45]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~16                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[48]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[47]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[50]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~30                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[76]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[75]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[80]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[78]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~26                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[68]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[67]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~28                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[72]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[71]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~27                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[70]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[69]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~29                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[74]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[73]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[60]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~24                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[64]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[63]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[62]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~25                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[66]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[65]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[52]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~20                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[56]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[55]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM~19                                                                                                                                                                     ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[54]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[53]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[58]                                                                                                                                                       ; 1       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|dffe7                           ; 10      ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|cntr_v2h:cntr6|counter_reg_bit3 ; 1       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|cntr_v2h:cntr6|counter_reg_bit1 ; 1       ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|cntr_v2h:cntr6|counter_reg_bit0 ; 1       ;
; Total number of inverted registers = 72                                                                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                             ;
+-------------------------------------------------+--------------------------------------+
; Register Name                                   ; RAM Name                             ;
+-------------------------------------------------+--------------------------------------+
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[0]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[1]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[2]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[3]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[4]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[5]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[6]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[7]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[8]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[9]  ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[10] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[11] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[12] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[13] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[14] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[15] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[16] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[17] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[18] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[19] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[20] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[21] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[22] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[23] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[24] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[25] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[26] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[27] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[28] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[29] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[30] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[31] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[32] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[33] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[34] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[35] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[36] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[37] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[38] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[39] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[40] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[41] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[42] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[43] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[44] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[45] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[46] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[47] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[48] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[49] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[50] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[51] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[52] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[53] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[54] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[55] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[56] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[57] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[58] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[59] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[60] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[61] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[62] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[63] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[64] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[65] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[66] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[67] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[68] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[69] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[70] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[71] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[72] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[73] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[74] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[75] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[76] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[77] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[78] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[79] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0_bypass[80] ; riscv_core:rv32i|DRAM:dmem|MEM_rtl_0 ;
+-------------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                              ; Megafunction                                                                                                              ; Type       ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+
; riscv_core:rv32i|regFile:float_rf|dataA[0..31]                                                                             ; riscv_core:rv32i|regFile:float_rf|registers_rtl_0                                                                         ; RAM        ;
; riscv_core:rv32i|regFile:float_rf|dataB[0..31]                                                                             ; riscv_core:rv32i|regFile:float_rf|registers_rtl_1                                                                         ; RAM        ;
; riscv_core:rv32i|regFile:rf|dataA[0..31]                                                                                   ; riscv_core:rv32i|regFile:rf|registers_rtl_0                                                                               ; RAM        ;
; riscv_core:rv32i|regFile:rf|dataB[0..31]                                                                                   ; riscv_core:rv32i|regFile:rf|registers_rtl_1                                                                               ; RAM        ;
; riscv_core:rv32i|register:IF_ID|out[32..63]                                                                                ; riscv_core:rv32i|IRAM:imem|MEM_rtl_0                                                                                      ; RAM        ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff212c[0..7] ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff211c[0..7] ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff210c[0..7] ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff29c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff28c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff27c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff26c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff25c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff24c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff23c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff22c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff21c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c[0..7]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff12[0] ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff11[0] ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff10[0] ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff9[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff8[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff7[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff6[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff5[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff4[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff3[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff2[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff1[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|infinity_ff0[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff12[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff11[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff10[0]  ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff9[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff8[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff7[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff6[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff5[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff4[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff3[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff2[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff1[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|nan_man_ff0[0]   ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:pc|out[31]                                                                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|result_reg[14]                                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|man_res_dffe4[16]                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6|sbit_piper2d[38] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[21]                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[29]                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|man_add_sub_res_mag_dffe21[8]                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[52]                                                                                                                                                                                                                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[81]                                                                                                                                                                                                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift|sbit_piper1d[18]                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|sbit_piper1d[27]                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[66]                                                                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift|sbit_piper1d[24]                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[121]                                                                                                                                                                                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[120]                                                                                                                                                                                                                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[124]                                                                                                                                                                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|riscv_core:rv32i|register:ID_EX|out[132]                                                                                                                                                                                                                            ;
; 39:1               ; 8 bits    ; 208 LEs       ; 112 LEs              ; 96 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[95]                                                                                                                                                                                                                            ;
; 38:1               ; 3 bits    ; 75 LEs        ; 57 LEs               ; 18 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[87]                                                                                                                                                                                                                            ;
; 42:1               ; 3 bits    ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[102]                                                                                                                                                                                                                           ;
; 41:1               ; 2 bits    ; 54 LEs        ; 40 LEs               ; 14 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[98]                                                                                                                                                                                                                            ;
; 40:1               ; 2 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |top|riscv_core:rv32i|register:EX_MEM|out[83]                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|WB_MUX:WB_MUX|Mux3                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|riscv_core:rv32i|DRAM:dmem|Mux1                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|alu:alu|ShiftLeft0                                                                                                                                                                                                                                 ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|alu:alu|ShiftLeft0                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|alu:alu|ShiftRight0                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|alu:alu|ShiftRight1                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|alu:alu|ShiftLeft0                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|alu:alu|ShiftLeft0                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|alu:alu|ShiftLeft0                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|integer_tmp_output[30]                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6|smux_w[246]      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift|smux_w[29]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift|smux_w[89]                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift|smux_w[92]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6|smux_w[78]       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6|smux_w[73]       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5|smux_w[42]                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift|smux_w[92]                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift|smux_w[89]                                                                                ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift|smux_w[39]                                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|aluSource:aluSource|Mux29                                                                                                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|aluSource:aluSource|Mux60                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|man_add_sub_res_mag_w2[26]                                                                                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift|result[9]                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |top|riscv_core:rv32i|alu:alu|Add0                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |top|riscv_core:rv32i|alu:alu|Add0                                                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift|result[2]                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|riscv_core:rv32i|controlUnit:CU|signals[11]                                                                                                                                                                                                                         ;
; 38:1               ; 4 bits    ; 100 LEs       ; 76 LEs               ; 24 LEs                 ; No         ; |top|riscv_core:rv32i|aluResult[7]                                                                                                                                                                                                                                       ;
; 41:1               ; 3 bits    ; 81 LEs        ; 60 LEs               ; 21 LEs                 ; No         ; |top|riscv_core:rv32i|aluResult[2]                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_hav:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0|altsyncram_hsn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0|altsyncram_ben1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1|altsyncram_ben1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0|altsyncram_had1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|altsyncram_bic1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_aev:auto_generated|cntr_v2h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:pc ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|IRAM:imem ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 32    ; Signed Integer                                 ;
; addrWidth      ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:IF_ID ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 96    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|regFile:rf ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 32    ; Signed Integer                                  ;
; addrWidth      ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|immGen:immGen ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|regFile:float_rf ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; width          ; 32    ; Signed Integer                                        ;
; addrWidth      ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:ID_EX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; width          ; 135   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|alu:alu ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_soe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub2 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_soe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_poe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_2lh ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_rne ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                           ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_2eh ; Untyped                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                            ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                         ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_2eh ; Untyped                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                          ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_7vg ; Untyped                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                      ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_18f ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                       ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_agf ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED    ; Untyped                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                         ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_e7g  ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                                  ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                   ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_jgd ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                            ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                      ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_kka ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                            ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                    ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                    ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                    ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER         ; add_sub_idg ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_bmb ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                 ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                       ;
; LPM_WIDTHA                                     ; 24        ; Signed Integer                                                                                                       ;
; LPM_WIDTHB                                     ; 24        ; Signed Integer                                                                                                       ;
; LPM_WIDTHP                                     ; 48        ; Signed Integer                                                                                                       ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                              ;
; LPM_WIDTHS                                     ; 1         ; Signed Integer                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                              ;
; LPM_PIPELINE                                   ; 2         ; Signed Integer                                                                                                       ;
; LATENCY                                        ; 0         ; Untyped                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                              ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_6ct  ; Untyped                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                              ;
+------------------------------------------------+-----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; fpu_div.hex          ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_hav       ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                      ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_mhi ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                               ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_3mh ; Untyped                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_3bf ; Untyped                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:remainder_sub_0 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 50          ; Signed Integer                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_b1f ; Untyped                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_compare:cmpr2 ;
+------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                   ;
+------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 23        ; Signed Integer                                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                                ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_5gg  ; Untyped                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                         ;
+------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                          ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                ;
; LPM_WIDTHA                                     ; 25        ; Signed Integer                                                                                                                                ;
; LPM_WIDTHB                                     ; 10        ; Signed Integer                                                                                                                                ;
; LPM_WIDTHP                                     ; 35        ; Signed Integer                                                                                                                                ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                       ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                       ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_k5s  ; Untyped                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                       ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                          ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                ;
; LPM_WIDTHA                                     ; 24        ; Signed Integer                                                                                                                                ;
; LPM_WIDTHB                                     ; 10        ; Signed Integer                                                                                                                                ;
; LPM_WIDTHP                                     ; 34        ; Signed Integer                                                                                                                                ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                       ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                       ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_i5s  ; Untyped                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                       ;
+------------------------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                              ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 17        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 17        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 34        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_r5s  ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                           ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_1 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                              ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTHA                                     ; 17        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHB                                     ; 17        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHP                                     ; 34        ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                           ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                    ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                           ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_r5s  ; Untyped                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                           ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                   ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                         ;
; LPM_WIDTHA                                     ; 34        ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHB                                     ; 17        ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHP                                     ; 51        ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                                                                                                ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                ;
; LPM_PIPELINE                                   ; 1         ; Signed Integer                                                                                                                                         ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER                                 ; mult_p5s  ; Untyped                                                                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr2 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr3 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr4 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 7         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_qog  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ged ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ofd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 11          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_qfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_rfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_rfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_sfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_tfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ufd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 17          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_vfd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_0gd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 19          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_1gd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 20          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_2gd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 21          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_3gd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_4gd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_5gd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Signed Integer                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_6gd ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                    ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_aed ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_bed ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ced ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ded ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_eed ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                             ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                   ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_fed ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_ged ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23          ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_5gd ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_npe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_cpe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_h8f ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_boe ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4 ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                  ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                               ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                               ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER         ; cmpr_oeg  ; Untyped                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                        ;
+------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub4 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_cpe ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_9oe ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_i8f ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_k8f ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_qpe ; Untyped                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr1 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                                                          ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                                                       ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cmpr_rog  ; Untyped                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                                                          ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                                                       ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cmpr_heg  ; Untyped                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr3 ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                                                          ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8         ; Signed Integer                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                                                       ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cmpr_oeg  ; Untyped                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                                                                                                                                                      ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6         ; Signed Integer                                                                                                                                                                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                                                                                                                                                   ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                                                                                                                                                   ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                                                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                                                                                                                                                   ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; cmpr_ieg  ; Untyped                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                            ;
+------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:EX_MEM ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 158   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|DRAM:dmem ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 32    ; Signed Integer                                 ;
; addrWidth      ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_core:rv32i|register:MEM_WB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 153   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0 ;
+------------------------------------+---------------------------------+---------------------------+
; Parameter Name                     ; Value                           ; Type                      ;
+------------------------------------+---------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                   ;
; WIDTH_A                            ; 32                              ; Untyped                   ;
; WIDTHAD_A                          ; 8                               ; Untyped                   ;
; NUMWORDS_A                         ; 256                             ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                   ;
; WIDTH_B                            ; 32                              ; Untyped                   ;
; WIDTHAD_B                          ; 8                               ; Untyped                   ;
; NUMWORDS_B                         ; 256                             ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                               ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                   ;
; BYTE_SIZE                          ; 8                               ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                   ;
; INIT_FILE                          ; db/top.ram0_DRAM_255a05.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_hsn1                 ; Untyped                   ;
+------------------------------------+---------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                ; Type                              ;
+------------------------------------+--------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                           ;
; WIDTH_A                            ; 32                                   ; Untyped                           ;
; WIDTHAD_A                          ; 5                                    ; Untyped                           ;
; NUMWORDS_A                         ; 32                                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                           ;
; WIDTH_B                            ; 32                                   ; Untyped                           ;
; WIDTHAD_B                          ; 5                                    ; Untyped                           ;
; NUMWORDS_B                         ; 32                                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                           ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_ben1                      ; Untyped                           ;
+------------------------------------+--------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1 ;
+------------------------------------+--------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                ; Type                              ;
+------------------------------------+--------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                           ;
; WIDTH_A                            ; 32                                   ; Untyped                           ;
; WIDTHAD_A                          ; 5                                    ; Untyped                           ;
; NUMWORDS_A                         ; 32                                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                           ;
; WIDTH_B                            ; 32                                   ; Untyped                           ;
; WIDTHAD_B                          ; 5                                    ; Untyped                           ;
; NUMWORDS_B                         ; 32                                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                           ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_ben1                      ; Untyped                           ;
+------------------------------------+--------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0 ;
+------------------------------------+--------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                ; Type                        ;
+------------------------------------+--------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                     ;
; WIDTH_A                            ; 32                                   ; Untyped                     ;
; WIDTHAD_A                          ; 5                                    ; Untyped                     ;
; NUMWORDS_A                         ; 32                                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WIDTH_B                            ; 32                                   ; Untyped                     ;
; WIDTHAD_B                          ; 5                                    ; Untyped                     ;
; NUMWORDS_B                         ; 32                                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ben1                      ; Untyped                     ;
+------------------------------------+--------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1 ;
+------------------------------------+--------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                ; Type                        ;
+------------------------------------+--------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                            ; Untyped                     ;
; WIDTH_A                            ; 32                                   ; Untyped                     ;
; WIDTHAD_A                          ; 5                                    ; Untyped                     ;
; NUMWORDS_A                         ; 32                                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                     ;
; WIDTH_B                            ; 32                                   ; Untyped                     ;
; WIDTHAD_B                          ; 5                                    ; Untyped                     ;
; NUMWORDS_B                         ; 32                                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                     ;
; INIT_FILE                          ; db/top.ram0_regFile_4c8ea16e.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ben1                      ; Untyped                     ;
+------------------------------------+--------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0 ;
+------------------------------------+-----------------------------------+-------------------------+
; Parameter Name                     ; Value                             ; Type                    ;
+------------------------------------+-----------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                 ;
; OPERATION_MODE                     ; ROM                               ; Untyped                 ;
; WIDTH_A                            ; 32                                ; Untyped                 ;
; WIDTHAD_A                          ; 8                                 ; Untyped                 ;
; NUMWORDS_A                         ; 256                               ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                 ;
; WIDTH_B                            ; 1                                 ; Untyped                 ;
; WIDTHAD_B                          ; 1                                 ; Untyped                 ;
; NUMWORDS_B                         ; 1                                 ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                 ;
; BYTE_SIZE                          ; 8                                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                 ;
; INIT_FILE                          ; db/top.ram0_IRAM_c4ed73f3.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_had1                   ; Untyped                 ;
+------------------------------------+-----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                   ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                                                                                                ;
; WIDTH          ; 10             ; Untyped                                                                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_aev ; Untyped                                                                                                                                                ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                  ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                                                      ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult                                   ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod          ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 35                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_1      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
; Entity Instance                       ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
;     -- LPM_WIDTHA                     ; 34                                                                                                                                                                     ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                     ;
;     -- LPM_WIDTHP                     ; 51                                                                                                                                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                     ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                     ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                   ;
; Entity Instance                           ; riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_1                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_0                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|regFile:rf|altsyncram:registers_rtl_1                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0                                                                                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                       ;
; Entity Instance            ; riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 13                                                                                                                                      ;
;     -- WIDTH               ; 10                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|register:MEM_WB"                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; out[152..149] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[147..146] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[144..138] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out[135..133] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|register:EX_MEM"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[35] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst"       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; nan      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst"                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; division_by_zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nan              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst"                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nan       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i|IRAM:imem" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; DIN  ; Input ; Info     ; Stuck at GND                 ;
; wren ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_core:rv32i"                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; dataOut[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2599                        ;
;     CLR               ; 1696                        ;
;     CLR SCLR          ; 59                          ;
;     CLR SCLR SLD      ; 30                          ;
;     CLR SLD           ; 177                         ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 460                         ;
;     ENA CLR SCLR      ; 56                          ;
;     ENA CLR SLD       ; 8                           ;
;     SCLR              ; 4                           ;
;     plain             ; 77                          ;
; arriav_lcell_comb     ; 3018                        ;
;     arith             ; 871                         ;
;         0 data inputs ; 23                          ;
;         1 data inputs ; 277                         ;
;         2 data inputs ; 118                         ;
;         3 data inputs ; 322                         ;
;         4 data inputs ; 29                          ;
;         5 data inputs ; 102                         ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 2067                        ;
;         1 data inputs ; 104                         ;
;         2 data inputs ; 207                         ;
;         3 data inputs ; 286                         ;
;         4 data inputs ; 324                         ;
;         5 data inputs ; 521                         ;
;         6 data inputs ; 625                         ;
;     shared            ; 45                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 7                           ;
; boundary_port         ; 30                          ;
; stratixv_ram_block    ; 211                         ;
;                       ;                             ;
; Max LUT depth         ; 14.30                       ;
; Average LUT depth     ; 4.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 14 20:14:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 19 design units, including 19 entities, in source file /users/naqas/desktop/github/risc-v/riscv_core/riscv.v
    Info (12023): Found entity 1: alu File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/alu.v Line: 1
    Info (12023): Found entity 2: aluSource File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/aluSource.v Line: 1
    Info (12023): Found entity 3: controlUnit File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/controlUnit.v Line: 15
    Info (12023): Found entity 4: forwardingUnit File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/forwadingUnit.v Line: 1
    Info (12023): Found entity 5: HDU File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/hdu.v Line: 1
    Info (12023): Found entity 6: immGen File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/immGen.v Line: 1
    Info (12023): Found entity 7: regFile File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v Line: 1
    Info (12023): Found entity 8: register File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/regFile.v Line: 53
    Info (12023): Found entity 9: DRAM File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v Line: 2
    Info (12023): Found entity 10: IRAM File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v Line: 2
    Info (12023): Found entity 11: WB_MUX File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v Line: 1
    Info (12023): Found entity 12: memOut_MUX File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v Line: 22
    Info (12023): Found entity 13: pcIn_MUX File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/mux.v Line: 40
    Info (12023): Found entity 14: FPU File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 1
    Info (12023): Found entity 15: fpuController File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU_Controller.v Line: 1
    Info (12023): Found entity 16: top File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v Line: 20
    Info (12023): Found entity 17: riscv_core File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v Line: 32
    Info (12023): Found entity 18: sevSegDec File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v Line: 309
    Info (12023): Found entity 19: tb File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/riscv.v Line: 335
Info (12021): Found 22 design units, including 22 entities, in source file fpu_add_sub.v
    Info (12023): Found entity 1: fpu_add_sub_altbarrel_shift_ltd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 50
    Info (12023): Found entity 2: fpu_add_sub_altbarrel_shift_aeb File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 115
    Info (12023): Found entity 3: fpu_add_sub_altpriority_encoder_3e8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 165
    Info (12023): Found entity 4: fpu_add_sub_altpriority_encoder_6e8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 184
    Info (12023): Found entity 5: fpu_add_sub_altpriority_encoder_be8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 217
    Info (12023): Found entity 6: fpu_add_sub_altpriority_encoder_3v7 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 262
    Info (12023): Found entity 7: fpu_add_sub_altpriority_encoder_6v7 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 278
    Info (12023): Found entity 8: fpu_add_sub_altpriority_encoder_bv7 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 306
    Info (12023): Found entity 9: fpu_add_sub_altpriority_encoder_r08 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 334
    Info (12023): Found entity 10: fpu_add_sub_altpriority_encoder_rf8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 366
    Info (12023): Found entity 11: fpu_add_sub_altpriority_encoder_qb6 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 399
    Info (12023): Found entity 12: fpu_add_sub_altpriority_encoder_nh8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 447
    Info (12023): Found entity 13: fpu_add_sub_altpriority_encoder_qh8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 466
    Info (12023): Found entity 14: fpu_add_sub_altpriority_encoder_vh8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 499
    Info (12023): Found entity 15: fpu_add_sub_altpriority_encoder_fj8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 532
    Info (12023): Found entity 16: fpu_add_sub_altpriority_encoder_n28 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 581
    Info (12023): Found entity 17: fpu_add_sub_altpriority_encoder_q28 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 597
    Info (12023): Found entity 18: fpu_add_sub_altpriority_encoder_v28 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 625
    Info (12023): Found entity 19: fpu_add_sub_altpriority_encoder_f48 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 653
    Info (12023): Found entity 20: fpu_add_sub_altpriority_encoder_e48 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 681
    Info (12023): Found entity 21: fpu_add_sub_altfp_add_sub_run File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 709
    Info (12023): Found entity 22: fpu_add_sub File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2726
Info (12021): Found 3 design units, including 3 entities, in source file fpu_div.v
    Info (12023): Found entity 1: fpu_div_altfp_div_pst_10j File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 50
    Info (12023): Found entity 2: fpu_div_altfp_div_fkm File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 1036
    Info (12023): Found entity 3: fpu_div File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 1103
Info (12021): Found 2 design units, including 2 entities, in source file fpu_mult.v
    Info (12023): Found entity 1: fpu_mult_altfp_mult_4dr File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 46
    Info (12023): Found entity 2: fpu_mult File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 562
Info (12021): Found 3 design units, including 3 entities, in source file fpu_sqrt.v
    Info (12023): Found entity 1: fpu_sqrt_alt_sqrt_block_ocb File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 50
    Info (12023): Found entity 2: fpu_sqrt_altfp_sqrt_0cf File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 1081
    Info (12023): Found entity 3: fpu_sqrt File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 1845
Info (12021): Found 2 design units, including 2 entities, in source file fpu_compare.v
    Info (12023): Found entity 1: fpu_compare_altfp_compare_4rc File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 46
    Info (12023): Found entity 2: fpu_compare File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 359
Info (12021): Found 12 design units, including 12 entities, in source file fpu_convert.v
    Info (12023): Found entity 1: fpu_convert_altbarrel_shift_fof File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 50
    Info (12023): Found entity 2: fpu_convert_altpriority_encoder_3e8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 155
    Info (12023): Found entity 3: fpu_convert_altpriority_encoder_6e8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 174
    Info (12023): Found entity 4: fpu_convert_altpriority_encoder_be8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 207
    Info (12023): Found entity 5: fpu_convert_altpriority_encoder_rf8 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 240
    Info (12023): Found entity 6: fpu_convert_altpriority_encoder_3v7 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 289
    Info (12023): Found entity 7: fpu_convert_altpriority_encoder_6v7 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 305
    Info (12023): Found entity 8: fpu_convert_altpriority_encoder_bv7 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 333
    Info (12023): Found entity 9: fpu_convert_altpriority_encoder_r08 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 361
    Info (12023): Found entity 10: fpu_convert_altpriority_encoder_qb6 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 389
    Info (12023): Found entity 11: fpu_convert_altfp_convert_lsn File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 417
    Info (12023): Found entity 12: fpu_convert File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 836
Info (12021): Found 3 design units, including 3 entities, in source file fpu_convert_float_integer.v
    Info (12023): Found entity 1: fpu_convert_float_integer_altbarrel_shift_kof File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 50
    Info (12023): Found entity 2: fpu_convert_float_integer_altfp_convert_s3q File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 143
    Info (12023): Found entity 3: fpu_convert_float_integer File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 947
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "riscv_core" for hierarchy "riscv_core:rv32i" File: ../Github/RISC-V/riscv_core/riscv.v Line: 23
Info (12128): Elaborating entity "pcIn_MUX" for hierarchy "riscv_core:rv32i|pcIn_MUX:pcIn_MUX" File: ../Github/RISC-V/riscv_core/riscv.v Line: 91
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:pc" File: ../Github/RISC-V/riscv_core/riscv.v Line: 99
Info (12128): Elaborating entity "IRAM" for hierarchy "riscv_core:rv32i|IRAM:imem" File: ../Github/RISC-V/riscv_core/riscv.v Line: 109
Warning (10850): Verilog HDL warning at IRAM.v(11): number of words (8) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/IRAM.v Line: 11
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:IF_ID" File: ../Github/RISC-V/riscv_core/riscv.v Line: 118
Info (12128): Elaborating entity "regFile" for hierarchy "riscv_core:rv32i|regFile:rf" File: ../Github/RISC-V/riscv_core/riscv.v Line: 137
Info (12128): Elaborating entity "immGen" for hierarchy "riscv_core:rv32i|immGen:immGen" File: ../Github/RISC-V/riscv_core/riscv.v Line: 143
Info (12128): Elaborating entity "controlUnit" for hierarchy "riscv_core:rv32i|controlUnit:CU" File: ../Github/RISC-V/riscv_core/riscv.v Line: 149
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:ID_EX" File: ../Github/RISC-V/riscv_core/riscv.v Line: 181
Info (12128): Elaborating entity "aluSource" for hierarchy "riscv_core:rv32i|aluSource:aluSource" File: ../Github/RISC-V/riscv_core/riscv.v Line: 196
Info (12128): Elaborating entity "alu" for hierarchy "riscv_core:rv32i|alu:alu" File: ../Github/RISC-V/riscv_core/riscv.v Line: 208
Info (12128): Elaborating entity "fpuController" for hierarchy "riscv_core:rv32i|fpuController:fpuController" File: ../Github/RISC-V/riscv_core/riscv.v Line: 220
Info (12128): Elaborating entity "FPU" for hierarchy "riscv_core:rv32i|FPU:fpu" File: ../Github/RISC-V/riscv_core/riscv.v Line: 232
Warning (10858): Verilog HDL warning at FPU.v(14): object FCVT_W_SU used but never assigned File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 14
Warning (10858): Verilog HDL warning at FPU.v(14): object FCVT_S_WU used but never assigned File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 14
Warning (10030): Net "FCVT_W_SU" at FPU.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 14
Warning (10030): Net "FCVT_S_WU" at FPU.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 14
Info (12128): Elaborating entity "fpu_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 38
Info (12128): Elaborating entity "fpu_add_sub_altfp_add_sub_run" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2773
Info (12128): Elaborating entity "fpu_add_sub_altbarrel_shift_ltd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_ltd:lbarrel_shift" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1365
Info (12128): Elaborating entity "fpu_add_sub_altbarrel_shift_aeb" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altbarrel_shift_aeb:rbarrel_shift" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1370
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_qb6" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1374
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_r08" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 413
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_be8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 349
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_6e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder11" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 235
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_3e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7|fpu_add_sub_altpriority_encoder_be8:altpriority_encoder10|fpu_add_sub_altpriority_encoder_6e8:altpriority_encoder11|fpu_add_sub_altpriority_encoder_3e8:altpriority_encoder13" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 202
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_bv7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 353
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_6v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder15" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 320
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_3v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_r08:altpriority_encoder7|fpu_add_sub_altpriority_encoder_bv7:altpriority_encoder9|fpu_add_sub_altpriority_encoder_6v7:altpriority_encoder15|fpu_add_sub_altpriority_encoder_3v7:altpriority_encoder17" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 292
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_rf8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|fpu_add_sub_altpriority_encoder_rf8:altpriority_encoder8" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 418
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_e48" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1378
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_fj8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 696
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_vh8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 550
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_qh8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 517
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_nh8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_fj8:altpriority_encoder21|fpu_add_sub_altpriority_encoder_vh8:altpriority_encoder23|fpu_add_sub_altpriority_encoder_qh8:altpriority_encoder25|fpu_add_sub_altpriority_encoder_nh8:altpriority_encoder27" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 484
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_f48" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 700
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_v28" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 672
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_q28" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder32" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 644
Info (12128): Elaborating entity "fpu_add_sub_altpriority_encoder_n28" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|fpu_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|fpu_add_sub_altpriority_encoder_f48:altpriority_encoder22|fpu_add_sub_altpriority_encoder_v28:altpriority_encoder30|fpu_add_sub_altpriority_encoder_q28:altpriority_encoder32|fpu_add_sub_altpriority_encoder_n28:altpriority_encoder34" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 616
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1881
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1881
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1881
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf
    Info (12023): Found entity 1: add_sub_soe File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_soe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_soe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1931
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1931
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1931
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf
    Info (12023): Found entity 1: add_sub_poe File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_poe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_poe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1956
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1956
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1956
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf
    Info (12023): Found entity 1: add_sub_rne File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_rne.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rne" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1981
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1981
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 1981
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf
    Info (12023): Found entity 1: add_sub_2lh File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2lh.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2lh" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:add_sub5|add_sub_2lh:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2024
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2024
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2024
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf
    Info (12023): Found entity 1: add_sub_2eh File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2eh.tdf Line: 25
Info (12128): Elaborating entity "add_sub_2eh" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_lower|add_sub_2eh:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2041
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2041
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2041
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf
    Info (12023): Found entity 1: add_sub_7vg File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_7vg.tdf Line: 25
Info (12128): Elaborating entity "add_sub_7vg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper0|add_sub_7vg:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2058
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2058
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2058
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2134
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2134
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2134
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf
    Info (12023): Found entity 1: add_sub_18f File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_18f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_18f" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2159
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2159
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2159
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf
    Info (12023): Found entity 1: add_sub_agf File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_agf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_agf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2185
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2185
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_add_sub.v Line: 2185
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf
    Info (12023): Found entity 1: cmpr_e7g File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_e7g.tdf Line: 22
Info (12128): Elaborating entity "cmpr_e7g" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_add_sub:fpu_add_sub_inst|fpu_add_sub_altfp_add_sub_run:fpu_add_sub_altfp_add_sub_run_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "fpu_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 51
Info (12128): Elaborating entity "fpu_mult_altfp_mult_4dr" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 606
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 425
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 425
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 425
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf
    Info (12023): Found entity 1: add_sub_jgd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_jgd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_jgd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_add_adder|add_sub_jgd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 449
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 449
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 449
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf
    Info (12023): Found entity 1: add_sub_kka File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_kka.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kka" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 472
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 472
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 472
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf
    Info (12023): Found entity 1: add_sub_idg File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_idg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_idg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 498
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 498
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 498
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf
    Info (12023): Found entity 1: add_sub_bmb File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_bmb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bmb" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 520
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 520
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_mult.v Line: 520
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6ct.v
    Info (12023): Found entity 1: mult_6ct File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_6ct.v Line: 28
Info (12128): Elaborating entity "mult_6ct" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_mult:fpu_mult_inst|fpu_mult_altfp_mult_4dr:fpu_mult_altfp_mult_4dr_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "fpu_div" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 65
Info (12128): Elaborating entity "fpu_div_altfp_div_fkm" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 1152
Info (12128): Elaborating entity "fpu_div_altfp_div_pst_10j" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 1088
Info (12128): Elaborating entity "altsyncram" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 254
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 254
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 254
    Info (12134): Parameter "init_file" = "fpu_div.hex"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hav.tdf
    Info (12023): Found entity 1: altsyncram_hav File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_hav.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hav" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_hav:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 722
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 722
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 722
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf
    Info (12023): Found entity 1: add_sub_mhi File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_mhi.tdf Line: 22
Info (12128): Elaborating entity "add_sub_mhi" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 748
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 748
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 748
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf
    Info (12023): Found entity 1: add_sub_3mh File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3mh.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3mh" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 774
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 774
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 774
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3bf.tdf
    Info (12023): Found entity 1: add_sub_3bf File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3bf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3bf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_3bf:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:remainder_sub_0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 799
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:remainder_sub_0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 799
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:remainder_sub_0" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 799
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_b1f.tdf
    Info (12023): Found entity 1: add_sub_b1f File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_b1f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_b1f" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_b1f:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_compare:cmpr2" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 825
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_compare:cmpr2" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 825
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_compare:cmpr2" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 825
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5gg.tdf
    Info (12023): Found entity 1: cmpr_5gg File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_5gg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_5gg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 847
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 847
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 847
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "25"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "35"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k5s.v
    Info (12023): Found entity 1: mult_k5s File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_k5s.v Line: 28
Info (12128): Elaborating entity "mult_k5s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 873
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 873
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 873
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i5s.v
    Info (12023): Found entity 1: mult_i5s File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_i5s.v Line: 28
Info (12128): Elaborating entity "mult_i5s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 899
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 899
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 899
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r5s.v
    Info (12023): Found entity 1: mult_r5s File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_r5s.v Line: 28
Info (12128): Elaborating entity "mult_r5s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 951
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 951
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_div.v Line: 951
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "34"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "51"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5s.v
    Info (12023): Found entity 1: mult_p5s File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/mult_p5s.v Line: 28
Info (12128): Elaborating entity "mult_p5s" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_div:fpu_div_inst|fpu_div_altfp_div_fkm:fpu_div_altfp_div_fkm_component|fpu_div_altfp_div_pst_10j:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "fpu_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 76
Info (12128): Elaborating entity "fpu_compare_altfp_compare_4rc" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 393
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 197
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 197
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 197
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rog.tdf
    Info (12023): Found entity 1: cmpr_rog File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_rog.tdf Line: 22
Info (12128): Elaborating entity "cmpr_rog" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr1|cmpr_rog:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 272
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 272
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr4" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_compare.v Line: 272
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qog.tdf
    Info (12023): Found entity 1: cmpr_qog File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_qog.tdf Line: 22
Info (12128): Elaborating entity "cmpr_qog" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_compare:fpu_compare_inst|fpu_compare_altfp_compare_4rc:fpu_compare_altfp_compare_4rc_component|lpm_compare:cmpr4|cmpr_qog:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "fpu_sqrt" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 87
Info (12128): Elaborating entity "fpu_sqrt_altfp_sqrt_0cf" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 1881
Info (12128): Elaborating entity "fpu_sqrt_alt_sqrt_block_ocb" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 1210
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 392
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 392
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 392
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ged.tdf
    Info (12023): Found entity 1: add_sub_ged File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ged.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ged" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_ged:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 417
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 417
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 417
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ofd.tdf
    Info (12023): Found entity 1: add_sub_ofd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ofd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ofd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_ofd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 442
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 442
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 442
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pfd.tdf
    Info (12023): Found entity 1: add_sub_pfd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_pfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pfd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_pfd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 467
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 467
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 467
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qfd.tdf
    Info (12023): Found entity 1: add_sub_qfd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_qfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qfd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_qfd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 492
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 492
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 492
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rfd.tdf
    Info (12023): Found entity 1: add_sub_rfd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_rfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_rfd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_rfd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 517
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 517
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 517
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sfd.tdf
    Info (12023): Found entity 1: add_sub_sfd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_sfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_sfd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_sfd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 617
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 617
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 617
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tfd.tdf
    Info (12023): Found entity 1: add_sub_tfd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_tfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_tfd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_tfd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 642
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 642
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 642
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ufd.tdf
    Info (12023): Found entity 1: add_sub_ufd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ufd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ufd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_ufd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 667
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 667
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 667
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vfd.tdf
    Info (12023): Found entity 1: add_sub_vfd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_vfd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_vfd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_vfd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 692
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 692
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 692
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0gd.tdf
    Info (12023): Found entity 1: add_sub_0gd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_0gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0gd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_0gd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 717
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 717
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 717
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1gd.tdf
    Info (12023): Found entity 1: add_sub_1gd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_1gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_1gd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_1gd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 742
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 742
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 742
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2gd.tdf
    Info (12023): Found entity 1: add_sub_2gd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_2gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2gd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_2gd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 767
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 767
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 767
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3gd.tdf
    Info (12023): Found entity 1: add_sub_3gd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_3gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3gd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_3gd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 792
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 792
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 792
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "22"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4gd.tdf
    Info (12023): Found entity 1: add_sub_4gd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_4gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_4gd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_4gd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 817
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 817
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 817
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5gd.tdf
    Info (12023): Found entity 1: add_sub_5gd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_5gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_5gd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_5gd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 842
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 842
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 842
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6gd.tdf
    Info (12023): Found entity 1: add_sub_6gd File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_6gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_6gd" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_6gd:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 867
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 867
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 867
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_aed.tdf
    Info (12023): Found entity 1: add_sub_aed File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_aed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_aed" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub4|add_sub_aed:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 892
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 892
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 892
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bed.tdf
    Info (12023): Found entity 1: add_sub_bed File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_bed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_bed" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_bed:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 917
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 917
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 917
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ced.tdf
    Info (12023): Found entity 1: add_sub_ced File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ced.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ced" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_ced:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 942
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 942
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 942
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ded.tdf
    Info (12023): Found entity 1: add_sub_ded File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_ded.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ded" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_ded:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 967
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 967
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 967
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "7"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eed.tdf
    Info (12023): Found entity 1: add_sub_eed File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_eed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_eed" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_eed:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 992
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 992
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_sqrt.v Line: 992
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fed.tdf
    Info (12023): Found entity 1: add_sub_fed File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_fed.tdf Line: 22
Info (12128): Elaborating entity "add_sub_fed" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|fpu_sqrt_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_fed:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "fpu_convert" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 95
Info (12128): Elaborating entity "fpu_convert_altfp_convert_lsn" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 857
Info (12128): Elaborating entity "fpu_convert_altbarrel_shift_fof" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altbarrel_shift_fof:altbarrel_shift5" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 510
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_qb6" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 514
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_rf8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 404
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_be8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 258
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_6e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 225
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_3e8" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_rf8:altpriority_encoder10|fpu_convert_altpriority_encoder_be8:altpriority_encoder11|fpu_convert_altpriority_encoder_6e8:altpriority_encoder13|fpu_convert_altpriority_encoder_3e8:altpriority_encoder15" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 192
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_r08" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 408
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_bv7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 375
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_6v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 347
Info (12128): Elaborating entity "fpu_convert_altpriority_encoder_3v7" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|fpu_convert_altpriority_encoder_qb6:altpriority_encoder2|fpu_convert_altpriority_encoder_r08:altpriority_encoder9|fpu_convert_altpriority_encoder_bv7:altpriority_encoder17|fpu_convert_altpriority_encoder_6v7:altpriority_encoder19|fpu_convert_altpriority_encoder_3v7:altpriority_encoder21" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 319
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 660
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 660
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 660
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_npe.tdf
    Info (12023): Found entity 1: add_sub_npe File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_npe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_npe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 685
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 685
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 685
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpe.tdf
    Info (12023): Found entity 1: add_sub_cpe File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_cpe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_cpe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3|add_sub_cpe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 710
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 710
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 710
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h8f.tdf
    Info (12023): Found entity 1: add_sub_h8f File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_h8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_h8f" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 760
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 760
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 760
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_boe.tdf
    Info (12023): Found entity 1: add_sub_boe File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_boe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_boe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 786
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 786
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert.v Line: 786
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_oeg.tdf
    Info (12023): Found entity 1: cmpr_oeg File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_oeg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_oeg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert:fpu_convert_inst|fpu_convert_altfp_convert_lsn:fpu_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "fpu_convert_float_integer" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/FPU.v Line: 106
Info (12128): Elaborating entity "fpu_convert_float_integer_altfp_convert_s3q" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 983
Info (12128): Elaborating entity "fpu_convert_float_integer_altbarrel_shift_kof" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|fpu_convert_float_integer_altbarrel_shift_kof:altbarrel_shift6" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 309
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 683
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 683
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 683
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9oe.tdf
    Info (12023): Found entity 1: add_sub_9oe File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_9oe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_9oe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 708
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 708
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 708
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i8f.tdf
    Info (12023): Found entity 1: add_sub_i8f File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_i8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_i8f" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 733
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 733
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 733
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k8f.tdf
    Info (12023): Found entity 1: add_sub_k8f File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_k8f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_k8f" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 758
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 758
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 758
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qpe.tdf
    Info (12023): Found entity 1: add_sub_qpe File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/add_sub_qpe.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qpe" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 809
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 809
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 809
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf
    Info (12023): Found entity 1: cmpr_heg File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_heg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_heg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:cmpr2|cmpr_heg:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_compare" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 859
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare" File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 859
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare" with the following parameter: File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/fpu_convert_float_integer.v Line: 859
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ieg.tdf
    Info (12023): Found entity 1: cmpr_ieg File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_ieg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ieg" for hierarchy "riscv_core:rv32i|FPU:fpu|fpu_convert_float_integer:fpu_convert_float_integer_inst|fpu_convert_float_integer_altfp_convert_s3q:fpu_convert_float_integer_altfp_convert_s3q_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:EX_MEM" File: ../Github/RISC-V/riscv_core/riscv.v Line: 245
Info (12128): Elaborating entity "DRAM" for hierarchy "riscv_core:rv32i|DRAM:dmem" File: ../Github/RISC-V/riscv_core/riscv.v Line: 256
Warning (10850): Verilog HDL warning at DRAM.v(13): number of words (2) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_core/DRAM.v Line: 13
Info (12128): Elaborating entity "memOut_MUX" for hierarchy "riscv_core:rv32i|memOut_MUX:memOut_MUX" File: ../Github/RISC-V/riscv_core/riscv.v Line: 263
Info (12128): Elaborating entity "register" for hierarchy "riscv_core:rv32i|register:MEM_WB" File: ../Github/RISC-V/riscv_core/riscv.v Line: 276
Info (12128): Elaborating entity "WB_MUX" for hierarchy "riscv_core:rv32i|WB_MUX:WB_MUX" File: ../Github/RISC-V/riscv_core/riscv.v Line: 282
Info (12128): Elaborating entity "HDU" for hierarchy "riscv_core:rv32i|HDU:HDU" File: ../Github/RISC-V/riscv_core/riscv.v Line: 291
Info (12128): Elaborating entity "forwardingUnit" for hierarchy "riscv_core:rv32i|forwardingUnit:fu" File: ../Github/RISC-V/riscv_core/riscv.v Line: 303
Info (12128): Elaborating entity "sevSegDec" for hierarchy "sevSegDec:s0" File: ../Github/RISC-V/riscv_core/riscv.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_DRAM_255a05.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "riscv_core:rv32i|DRAM:dmem|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/top.ram0_DRAM_255a05.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|regFile:float_rf|registers_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|regFile:float_rf|registers_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|regFile:rf|registers_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "riscv_core:rv32i|regFile:rf|registers_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|DRAM:dmem|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_DRAM_255a05.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|regFile:float_rf|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|regFile:float_rf|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|regFile:rf|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|regFile:rf|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_regFile_4c8ea16e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riscv_core:rv32i|IRAM:imem|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_IRAM_c4ed73f3.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|exp_ff20c_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|DRAM:dmem|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_DRAM_255a05.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hsn1.tdf
    Info (12023): Found entity 1: altsyncram_hsn1 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_hsn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|regFile:float_rf|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_regFile_4c8ea16e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ben1.tdf
    Info (12023): Found entity 1: altsyncram_ben1 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_ben1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|IRAM:imem|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_IRAM_c4ed73f3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf
    Info (12023): Found entity 1: altsyncram_had1 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_had1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0"
Info (12133): Instantiated megafunction "riscv_core:rv32i|FPU:fpu|fpu_sqrt:fpu_sqrt_inst|fpu_sqrt_altfp_sqrt_0cf:fpu_sqrt_altfp_sqrt_0cf_component|altshift_taps:exp_ff20c_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_aev.tdf
    Info (12023): Found entity 1: shift_taps_aev File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/shift_taps_aev.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bic1.tdf
    Info (12023): Found entity 1: altsyncram_bic1 File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/altsyncram_bic1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf
    Info (12023): Found entity 1: cntr_bjf File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cntr_bjf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf
    Info (12023): Found entity 1: cntr_v2h File: C:/Users/naqas/Desktop/Github/RISC-V/riscv_quartus18_cyclonev/db/cntr_v2h.tdf Line: 27
Info (17049): 66 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4714 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 4466 logic cells
    Info (21064): Implemented 211 RAM segments
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Sat Dec 14 20:14:49 2019
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:49


