============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:47:10 pm
  Module:                 Port_C
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (28012 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     736                  
             Slack:=   28012                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_230_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12988    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)         -    -     -     0   12988    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 2: MET (28012 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     736                  
             Slack:=   28012                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_229_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12988    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)         -    -     -     0   12988    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 3: MET (28012 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     736                  
             Slack:=   28012                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_228_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12988    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)         -    -     -     0   12988    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 4: MET (28012 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     736                  
             Slack:=   28012                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_227_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12988    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)         -    -     -     0   12988    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 5: MET (28012 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     736                  
             Slack:=   28012                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_226_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g666__2346/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12988    (-,-) 
  dbus_out[4]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)         -    -     -     0   12988    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 6: MET (28012 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     736                  
             Slack:=   28012                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_225_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g669__6417/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12988    (-,-) 
  dbus_out[5]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)         -    -     -     0   12988    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 7: MET (28012 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     736                  
             Slack:=   28012                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_224_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g665__2883/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12988    (-,-) 
  dbus_out[6]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)         -    -     -     0   12988    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 8: MET (28022 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     726                  
             Slack:=   28022                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82_230_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12978    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)         -    -     -     0   12978    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 9: MET (28022 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     726                  
             Slack:=   28022                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82_229_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12978    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)         -    -     -     0   12978    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 10: MET (28022 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     726                  
             Slack:=   28022                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82_228_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12978    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)         -    -     -     0   12978    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 11: MET (28022 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     726                  
             Slack:=   28022                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82_227_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12978    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)         -    -     -     0   12978    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 12: MET (28022 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     726                  
             Slack:=   28022                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82_226_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g666__2346/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12978    (-,-) 
  dbus_out[4]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)         -    -     -     0   12978    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 13: MET (28022 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     726                  
             Slack:=   28022                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82_225_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g669__6417/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12978    (-,-) 
  dbus_out[5]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)         -    -     -     0   12978    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 14: MET (28022 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     726                  
             Slack:=   28022                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82_224_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g665__2883/Z  -       B1->Z  R     AO222HDV1      1  2.2    68   238   12978    (-,-) 
  dbus_out[6]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)         -    -     -     0   12978    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 15: MET (28058 ps) Late External Delay Assertion at pin out_en
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) out_en
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     690                  
             Slack:=   28058                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82       

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  3.2    20     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2        2  5.2    93    76   12328    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2       2  6.4   113   136   12465    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2       1  2.7    48    48   12513    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2        9 19.1   389   237   12750    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g675/ZN       -       I->ZN  F     INHDV0          1  2.0    88    68   12818    (-,-) 
  IO_Port_C_inst/n_7           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g672__5107/ZN -       B1->ZN R     AOI21BHDV0      1  2.2   130   124   12942    (-,-) 
  out_en                       -       -      -     (net)           -    -     -     -       -    (-,-) 
  out_en                       -       -      R     (port)          -    -     -     0   12942    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (28068 ps) Late External Delay Assertion at pin out_en
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) out_en
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     680                  
             Slack:=   28068                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_177_1 
  output_delay            10000            Port_C_constraints_t_line_82       

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  3.1    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2        2  5.2    93    66   12318    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2       2  6.4   113   136   12455    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2       1  2.7    48    48   12503    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2        9 19.1   389   237   12740    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g675/ZN       -       I->ZN  F     INHDV0          1  2.0    88    68   12808    (-,-) 
  IO_Port_C_inst/n_7           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g672__5107/ZN -       B1->ZN R     AOI21BHDV0      1  2.2   130   124   12932    (-,-) 
  out_en                       -       -      -     (net)           -    -     -     -       -    (-,-) 
  out_en                       -       -      R     (port)          -    -     -     0   12932    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (28103 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     644                  
             Slack:=   28103                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_230_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.1    21     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.8    42    38   12291    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.2    62   126   12417    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.2    58    54   12471    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 18.2   146   100   12571    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  F     AO222HDV1      1  2.2    82   325   12897    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      F     (port)         -    -     -     0   12897    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (28103 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     644                  
             Slack:=   28103                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_229_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.1    21     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.8    42    38   12291    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.2    62   126   12417    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.2    58    54   12471    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 18.2   146   100   12571    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  F     AO222HDV1      1  2.2    82   325   12897    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      F     (port)         -    -     -     0   12897    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (28103 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     644                  
             Slack:=   28103                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_228_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.1    21     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.8    42    38   12291    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.2    62   126   12417    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.2    58    54   12471    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 18.2   146   100   12571    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  F     AO222HDV1      1  2.2    82   325   12897    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      F     (port)         -    -     -     0   12897    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (28103 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            3     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2253     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2253                  
       Input Delay:-   10000                  
         Data Path:-     644                  
             Slack:=   28103                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_t_line_81_178_1 
  output_delay            10000            Port_C_constraints_t_line_82_227_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  3.1    21     0   12253    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.8    42    38   12291    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  6.2    62   126   12417    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  3.2    58    54   12471    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 18.2   146   100   12571    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  F     AO222HDV1      1  2.2    82   325   12897    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      F     (port)         -    -     -     0   12897    (-,-) 
#------------------------------------------------------------------------------------------------------

