# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 3.10.0-1160.88.1.el7.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:23:08 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 13:23:08 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:23:08 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# End time: 13:23:08 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:23:08 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 13:23:08 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 13:23:08 on Jun 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/data'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/match(0)'.
# Executing ONERROR command at macro ./wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/match(1)'.
# Executing ONERROR command at macro ./wave.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/match(2)'.
# Executing ONERROR command at macro ./wave.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/match(3)'.
# Executing ONERROR command at macro ./wave.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/sel(0)'.
# Executing ONERROR command at macro ./wave.do line 21
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(0)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 22
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/sel(1)'.
# Executing ONERROR command at macro ./wave.do line 23
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(1)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 24
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/sel(2)'.
# Executing ONERROR command at macro ./wave.do line 25
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(2)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 26
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/sel(3)'.
# Executing ONERROR command at macro ./wave.do line 27
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(3)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 28
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:15:57 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 14:15:57 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:15:57 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 14:15:57 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:15:57 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 14:15:58 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:15:58 on Jun 01,2023, Elapsed time: 0:52:50
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 14:15:58 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/data'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(0)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 22
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(1)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 24
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(2)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 26
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(3)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 28
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:21:09 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 14:21:09 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:21:09 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 14:21:09 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:21:09 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 14:21:09 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:21:10 on Jun 01,2023, Elapsed time: 0:05:12
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 14:21:10 on Jun 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/data'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(0)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 22
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(1)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 24
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(2)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 26
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/gen(3)/CD/padrao'.
# Executing ONERROR command at macro ./wave.do line 28
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
add wave -position end sim:/tb/DUT/compara_dado_0/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:30:30 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 14:30:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:30:30 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 14:30:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:30:30 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 14:30:30 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:30:31 on Jun 01,2023, Elapsed time: 0:09:21
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 14:30:31 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:31:38 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 14:31:38 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:31:38 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 14:31:38 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:31:38 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 14:31:39 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:31:40 on Jun 01,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 14:31:40 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:32:16 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 14:32:16 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:32:16 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 14:32:16 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:32:16 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 14:32:16 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:17 on Jun 01,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 14:32:17 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:32:53 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 14:32:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:32:53 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 14:32:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:32:53 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 14:32:53 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:54 on Jun 01,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 14:32:54 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:02:09 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:02:09 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:02:09 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# ** Error: tp3.vhd(171): near "architecture": (vcom-1576) expecting PROCESS.
# End time: 15:02:09 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tp3.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:02:26 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:02:26 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:02:27 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# ** Error (suppressible): tp3.vhd(149): (vcom-1339) Case statement choices cover only 1 out of 5 cases.
# ** Note: tp3.vhd(172): VHDL Compiler exiting
# End time: 15:02:27 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tp3.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:05:00 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:05:00 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:05:00 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 15:05:00 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:05:00 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 15:05:00 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:05:01 on Jun 01,2023, Elapsed time: 0:32:07
# Errors: 2, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:05:01 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
add wave -position end  sim:/tb/DUT/compara_dado_3/clock
add wave -position end  sim:/tb/DUT/compara_dado_3/reset
add wave -position end  sim:/tb/DUT/compara_dado_3/dado
add wave -position end  sim:/tb/DUT/compara_dado_3/pattern
add wave -position end  sim:/tb/DUT/compara_dado_3/prog
add wave -position end  sim:/tb/DUT/compara_dado_3/habilita
add wave -position end  sim:/tb/DUT/compara_dado_3/match
add wave -position end  sim:/tb/DUT/compara_dado_3/reg_padrao
add wave -position end  sim:/tb/DUT/compara_dado_3/en
add wave -position end  sim:/tb/DUT/compara_dado_3/comparador
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:18:01 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:18:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:18:01 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 15:18:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:18:01 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 15:18:01 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:18:02 on Jun 01,2023, Elapsed time: 0:13:01
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:18:02 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:29:00 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:29:00 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:29:00 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 15:29:00 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:29:00 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 15:29:00 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:01 on Jun 01,2023, Elapsed time: 0:10:59
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:29:01 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:30:49 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:30:50 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:30:50 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 15:30:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:30:50 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 15:30:50 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:30:51 on Jun 01,2023, Elapsed time: 0:01:50
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:30:51 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:36:37 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:36:37 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:36:37 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 15:36:37 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:36:37 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 15:36:37 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:36:38 on Jun 01,2023, Elapsed time: 0:05:47
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:36:38 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:51:14 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:51:15 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:51:15 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# ** Error: tp3.vhd(49): (vcom-1136) Unknown identifier "dado".
# ** Error: tp3.vhd(60): (vcom-1136) Unknown identifier "dado".
# ** Error: tp3.vhd(70): (vcom-1136) Unknown identifier "dado".
# ** Note: tp3.vhd(169): VHDL Compiler exiting
# End time: 15:51:15 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tp3.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:51:44 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:51:45 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:51:45 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# ** Error: tp3.vhd(60): (vcom-1136) Unknown identifier "dado".
# ** Error: tp3.vhd(70): (vcom-1136) Unknown identifier "dado".
# ** Note: tp3.vhd(169): VHDL Compiler exiting
# End time: 15:51:45 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tp3.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:04 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:52:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:04 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 15:52:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:52:04 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 15:52:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:05 on Jun 01,2023, Elapsed time: 0:15:27
# Errors: 2, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:52:05 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
# Error Undo Start called while in Redo capture mode
add wave -position end  sim:/tb/DUT/program
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:53:42 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 15:53:43 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:53:43 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 15:53:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:53:43 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 15:53:43 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:53:44 on Jun 01,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 15:53:44 on Jun 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:03:19 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:03:19 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:03:19 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 16:03:19 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:03:19 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 16:03:19 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:03:20 on Jun 01,2023, Elapsed time: 0:09:36
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:03:20 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:28:28 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:28:28 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:28:28 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# ** Error: tp3.vhd(88): near "else": (vcom-1576) expecting END.
# ** Note: tp3.vhd(88): VHDL Compiler exiting
# End time: 16:28:29 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tp3.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:28:45 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:28:46 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:28:46 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# ** Error: tp3.vhd(98): (vcom-1136) Unknown identifier "registrando_padroes".
# ** Error: tp3.vhd(98): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tp3.vhd(98): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: tp3.vhd(100): (vcom-1136) Unknown identifier "registrando_padroes".
# ** Error: tp3.vhd(100): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tp3.vhd(100): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: tp3.vhd(102): (vcom-1136) Unknown identifier "registrando_padroes".
# ** Error: tp3.vhd(102): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tp3.vhd(102): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: tp3.vhd(104): (vcom-1136) Unknown identifier "registrando_padroes".
# ** Error: tp3.vhd(104): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: tp3.vhd(104): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: tp3.vhd(184): VHDL Compiler exiting
# End time: 16:28:46 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tp3.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:29:24 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:29:24 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:29:24 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# ** Error: tp3.vhd(98): (vcom-1136) Unknown identifier "registrando_padroes_0then".
# ** Error: tp3.vhd(98): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: tp3.vhd(99): near "sel": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: tp3.vhd(107): near "if": (vcom-1576) expecting PROCESS.
# ** Note: tp3.vhd(108): VHDL Compiler exiting
# End time: 16:29:24 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 6
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work tp3.vhd"
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:29:32 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:29:32 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:29:32 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 16:29:32 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:29:32 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 16:29:32 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:29:34 on Jun 01,2023, Elapsed time: 0:26:14
# Errors: 3, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:29:34 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
add wave -position end  sim:/tb/DUT/compara_dado_0/clock
add wave -position end  sim:/tb/DUT/compara_dado_0/reset
add wave -position end  sim:/tb/DUT/compara_dado_0/dado
add wave -position end  sim:/tb/DUT/compara_dado_0/pattern
add wave -position end  sim:/tb/DUT/compara_dado_0/prog
add wave -position end  sim:/tb/DUT/compara_dado_0/habilita
add wave -position end  sim:/tb/DUT/compara_dado_0/match
add wave -position end  sim:/tb/DUT/compara_dado_0/reg_padrao
add wave -position end  sim:/tb/DUT/compara_dado_0/en
add wave -position end  sim:/tb/DUT/compara_dado_0/comparador
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:31:04 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:31:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:31:04 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 16:31:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:31:04 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 16:31:04 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:31:05 on Jun 01,2023, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:31:05 on Jun 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:32:52 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:32:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:32:52 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 16:32:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:32:52 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 16:32:52 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:32:53 on Jun 01,2023, Elapsed time: 0:01:48
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:32:53 on Jun 01,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/compara_dado_0/en'.
# Executing ONERROR command at macro ./wave.do line 37
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
add wave -position end  sim:/tb/DUT/compara_dado_1/clock
add wave -position end  sim:/tb/DUT/compara_dado_1/reset
add wave -position end  sim:/tb/DUT/compara_dado_1/dado
add wave -position end  sim:/tb/DUT/compara_dado_1/pattern
add wave -position end  sim:/tb/DUT/compara_dado_1/prog
add wave -position end  sim:/tb/DUT/compara_dado_1/habilita
add wave -position end  sim:/tb/DUT/compara_dado_1/match
add wave -position end  sim:/tb/DUT/compara_dado_1/reg_padrao
add wave -position end  sim:/tb/DUT/compara_dado_1/comparador
add wave -position end  sim:/tb/DUT/compara_dado_2/clock
add wave -position end  sim:/tb/DUT/compara_dado_2/reset
add wave -position end  sim:/tb/DUT/compara_dado_2/dado
add wave -position end  sim:/tb/DUT/compara_dado_2/pattern
add wave -position end  sim:/tb/DUT/compara_dado_2/prog
add wave -position end  sim:/tb/DUT/compara_dado_2/habilita
add wave -position end  sim:/tb/DUT/compara_dado_2/match
add wave -position end  sim:/tb/DUT/compara_dado_2/reg_padrao
add wave -position end  sim:/tb/DUT/compara_dado_2/comparador
add wave -position 27  sim:/tb/DUT/compara_dado_3/clock
add wave -position 27  sim:/tb/DUT/compara_dado_3/reset
add wave -position 27  sim:/tb/DUT/compara_dado_3/dado
add wave -position 27  sim:/tb/DUT/compara_dado_3/pattern
add wave -position 27  sim:/tb/DUT/compara_dado_3/prog
add wave -position 27  sim:/tb/DUT/compara_dado_3/habilita
add wave -position 27  sim:/tb/DUT/compara_dado_3/match
add wave -position 27  sim:/tb/DUT/compara_dado_3/reg_padrao
add wave -position 27  sim:/tb/DUT/compara_dado_3/comparador
add wave -position end  sim:/tb/DUT/compara_dado_3/clock
add wave -position end  sim:/tb/DUT/compara_dado_3/reset
add wave -position end  sim:/tb/DUT/compara_dado_3/dado
add wave -position end  sim:/tb/DUT/compara_dado_3/pattern
add wave -position end  sim:/tb/DUT/compara_dado_3/prog
add wave -position end  sim:/tb/DUT/compara_dado_3/habilita
add wave -position end  sim:/tb/DUT/compara_dado_3/match
add wave -position end  sim:/tb/DUT/compara_dado_3/reg_padrao
add wave -position end  sim:/tb/DUT/compara_dado_3/comparador
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas.damo/Documents/FSD/tRAB-3/trab 3/traffic-filter/wave.do}
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is lucas.damo@gaphs17.portoalegre.pucrsnet.br.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:41:54 on Jun 01,2023
# vcom -reportprogress 300 -work work comp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity compara_dado
# -- Compiling architecture a1 of compara_dado
# End time: 16:41:54 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:41:54 on Jun 01,2023
# vcom -reportprogress 300 -work work tp3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tp3
# -- Compiling architecture tp3 of tp3
# -- Loading entity compara_dado
# End time: 16:41:55 on Jun 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:41:55 on Jun 01,2023
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity tp3
# End time: 16:41:55 on Jun 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:56 on Jun 01,2023, Elapsed time: 0:09:03
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 16:41:56 on Jun 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb(tb)#1
# Loading work.tp3(tp3)#1
# Loading work.compara_dado(a1)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/dout has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/alarme has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb/DUT/numero(1 downto 0) has no driver.
# This port will contribute value (2'hX) to the signal network.
# 1
# 1
