Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 02:18:59 2020
| Host         : DESKTOP-557APNO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_control_sets_placed.rpt
| Design       : Digital_Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              35 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             114 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+---------------------+------------------+----------------+
|     Clock Signal     |      Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG       | dbc/xnew_i_1_n_0       |                     |                1 |              1 |
|  clk_IBUF_BUFG       | dbr/xnew_i_1__1_n_0    |                     |                1 |              1 |
|  clk_IBUF_BUFG       | dbu/xnew_i_1__0_n_0    |                     |                1 |              1 |
|  clk_IBUF_BUFG       | clock1/hour[5]_i_1_n_0 | dbc/SR[0]           |                2 |              6 |
|  clk_IBUF_BUFG       | clock1/sec             | dbc/SR[0]           |                2 |              6 |
|  clk_IBUF_BUFG       | clock1/min[5]_i_1_n_0  | dbc/SR[0]           |                2 |              6 |
|  seg7/segclk_reg[12] |                        |                     |               10 |             13 |
|  clk_IBUF_BUFG       |                        |                     |                7 |             20 |
|  clk_IBUF_BUFG       | dbc/clkc               |                     |                8 |             32 |
|  clk_IBUF_BUFG       | dbc/count              | dbc/xnew_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG       | dbr/count              | dbr/xnew_i_1__1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG       | dbu/count              | dbu/xnew_i_1__0_n_0 |                8 |             32 |
+----------------------+------------------------+---------------------+------------------+----------------+


