Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 21 00:10:04 2023
| Host         : S210-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file learn_mode_control_sets_placed.rpt
| Design       : learn_mode
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              65 |           24 |
| Yes          | No                    | No                     |              14 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------+-----------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+----------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG         |                            |                       |                1 |              1 |
|  clk_IBUF_BUFG         | play/range_n_0             |                       |                1 |              3 |
|  sc_seg/clkout_reg_n_0 |                            | reset_IBUF            |                1 |              3 |
|  clk_IBUF_BUFG         | play/frequency[10]_i_1_n_0 |                       |               11 |             11 |
|  clk_IBUF_BUFG         |                            | gm/counter[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG         |                            | reset_IBUF            |               16 |             33 |
+------------------------+----------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     2 |
| 11     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


