Simulator report for ALU
Sat Oct 26 13:11:27 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 209 nodes    ;
; Simulation Coverage         ;     100.00 % ;
; Total Number of Transitions ; 2459         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                           ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                            ;               ;
; Vector input source                                                                        ; D:/CE118_ThietKeLuanLySo/Lab3/ALU/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                             ; On            ;
; Check outputs                                                                              ; Off                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                            ; Off           ;
; Detect glitches                                                                            ; Off                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                           ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;     100.00 % ;
; Total nodes checked                                 ; 209          ;
; Total output ports checked                          ; 209          ;
; Total output ports with complete 1/0-value coverage ; 209          ;
; Total output ports with no 1/0-value coverage       ; 0            ;
; Total output ports with no 1-value coverage         ; 0            ;
; Total output ports with no 0-value coverage         ; 0            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                          ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; Node Name                                               ; Output Port Name                                        ; Output Port Type ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; |ALU_4bits|overflow                                     ; |ALU_4bits|overflow                                     ; pin_out          ;
; |ALU_4bits|inst9                                        ; |ALU_4bits|inst9                                        ; out0             ;
; |ALU_4bits|A[3]                                         ; |ALU_4bits|A[3]                                         ; out              ;
; |ALU_4bits|A[2]                                         ; |ALU_4bits|A[2]                                         ; out              ;
; |ALU_4bits|A[1]                                         ; |ALU_4bits|A[1]                                         ; out              ;
; |ALU_4bits|A[0]                                         ; |ALU_4bits|A[0]                                         ; out              ;
; |ALU_4bits|B[3]                                         ; |ALU_4bits|B[3]                                         ; out              ;
; |ALU_4bits|B[2]                                         ; |ALU_4bits|B[2]                                         ; out              ;
; |ALU_4bits|B[1]                                         ; |ALU_4bits|B[1]                                         ; out              ;
; |ALU_4bits|B[0]                                         ; |ALU_4bits|B[0]                                         ; out              ;
; |ALU_4bits|S[2]                                         ; |ALU_4bits|S[2]                                         ; out              ;
; |ALU_4bits|S[1]                                         ; |ALU_4bits|S[1]                                         ; out              ;
; |ALU_4bits|S[0]                                         ; |ALU_4bits|S[0]                                         ; out              ;
; |ALU_4bits|R[3]                                         ; |ALU_4bits|R[3]                                         ; pin_out          ;
; |ALU_4bits|R[2]                                         ; |ALU_4bits|R[2]                                         ; pin_out          ;
; |ALU_4bits|R[1]                                         ; |ALU_4bits|R[1]                                         ; pin_out          ;
; |ALU_4bits|R[0]                                         ; |ALU_4bits|R[0]                                         ; pin_out          ;
; |ALU_4bits|ALU:inst3|21mux:inst7|6                      ; |ALU_4bits|ALU:inst3|21mux:inst7|6                      ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|5  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|5  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|6  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|6  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|7  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|7  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|5   ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|5   ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|6   ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|6   ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|7   ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|7   ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|5  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|5  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|6  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|6  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|7  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|7  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst3|inst2             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst3|inst2             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1       ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst8             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst8             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst2             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst2             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst3             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst3             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst4             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|inst4             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1       ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3       ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3       ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst8             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst8             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst2             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst2             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst3             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst3             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst4             ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|inst4             ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1       ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3       ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3       ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst|inst8              ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst|inst8              ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst|inst2              ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst|inst2              ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|HA:inst|xor3:inst|1        ; |ALU_4bits|ALU:inst3|AU:inst|HA:inst|xor3:inst|1        ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5   ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5   ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6   ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6   ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7   ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7   ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6  ; out0             ;
; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7  ; |ALU_4bits|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7  ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|inst1                     ; |ALU_4bits|ALU:inst3|LU:inst1|inst1                     ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|inst2                     ; |ALU_4bits|ALU:inst3|LU:inst1|inst2                     ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|inst3                     ; |ALU_4bits|ALU:inst3|LU:inst1|inst3                     ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5 ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5 ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6 ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6 ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7 ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7 ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5  ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5  ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6  ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6  ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7  ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7  ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5 ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5 ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6 ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6 ; out0             ;
; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7 ; |ALU_4bits|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7 ; out0             ;
; |ALU_4bits|ALU:inst3|21mux:inst5|5                      ; |ALU_4bits|ALU:inst3|21mux:inst5|5                      ; out0             ;
; |ALU_4bits|ALU:inst3|21mux:inst5|6                      ; |ALU_4bits|ALU:inst3|21mux:inst5|6                      ; out0             ;
; |ALU_4bits|ALU:inst3|21mux:inst5|7                      ; |ALU_4bits|ALU:inst3|21mux:inst5|7                      ; out0             ;
; |ALU_4bits|ALU:inst|21mux:inst7|6                       ; |ALU_4bits|ALU:inst|21mux:inst7|6                       ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5    ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5    ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6    ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6    ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7    ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7    ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|HA:inst2|inst8              ; |ALU_4bits|ALU:inst|AU:inst|HA:inst2|inst8              ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|HA:inst2|inst4              ; |ALU_4bits|ALU:inst|AU:inst|HA:inst2|inst4              ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|HA:inst2|xor3:inst|1        ; |ALU_4bits|ALU:inst|AU:inst|HA:inst2|xor3:inst|1        ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|HA:inst1|inst4              ; |ALU_4bits|ALU:inst|AU:inst|HA:inst1|inst4              ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|HA:inst1|xor3:inst|1        ; |ALU_4bits|ALU:inst|AU:inst|HA:inst1|xor3:inst|1        ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5    ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5    ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6    ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6    ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7    ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7    ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6   ; out0             ;
; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7   ; |ALU_4bits|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7   ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|inst1                      ; |ALU_4bits|ALU:inst|LU:inst1|inst1                      ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|inst2                      ; |ALU_4bits|ALU:inst|LU:inst1|inst2                      ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|inst3                      ; |ALU_4bits|ALU:inst|LU:inst1|inst3                      ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5  ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5  ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6  ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6  ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7  ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7  ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5   ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5   ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6   ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6   ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7   ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7   ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5  ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5  ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6  ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6  ; out0             ;
; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7  ; |ALU_4bits|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7  ; out0             ;
; |ALU_4bits|ALU:inst|21mux:inst5|5                       ; |ALU_4bits|ALU:inst|21mux:inst5|5                       ; out0             ;
; |ALU_4bits|ALU:inst|21mux:inst5|6                       ; |ALU_4bits|ALU:inst|21mux:inst5|6                       ; out0             ;
; |ALU_4bits|ALU:inst|21mux:inst5|7                       ; |ALU_4bits|ALU:inst|21mux:inst5|7                       ; out0             ;
; |ALU_4bits|ALU:inst1|21mux:inst7|6                      ; |ALU_4bits|ALU:inst1|21mux:inst7|6                      ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5   ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5   ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6   ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6   ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7   ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7   ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst3|inst2             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst3|inst2             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1       ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst8             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst8             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst2             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst2             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst3             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst3             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst4             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|inst4             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1       ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3       ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3       ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst8             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst8             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst2             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst2             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst3             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst3             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst4             ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|inst4             ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1       ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3       ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3       ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst|inst8              ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst|inst8              ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst|inst2              ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst|inst2              ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|HA:inst|xor3:inst|1        ; |ALU_4bits|ALU:inst1|AU:inst|HA:inst|xor3:inst|1        ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5   ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5   ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6   ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6   ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7   ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7   ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6  ; out0             ;
; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7  ; |ALU_4bits|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7  ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|inst1                     ; |ALU_4bits|ALU:inst1|LU:inst1|inst1                     ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|inst2                     ; |ALU_4bits|ALU:inst1|LU:inst1|inst2                     ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|inst3                     ; |ALU_4bits|ALU:inst1|LU:inst1|inst3                     ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5 ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5 ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6 ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6 ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7 ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7 ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5  ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5  ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6  ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6  ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7  ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7  ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5 ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5 ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6 ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6 ; out0             ;
; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7 ; |ALU_4bits|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7 ; out0             ;
; |ALU_4bits|ALU:inst1|21mux:inst5|5                      ; |ALU_4bits|ALU:inst1|21mux:inst5|5                      ; out0             ;
; |ALU_4bits|ALU:inst1|21mux:inst5|6                      ; |ALU_4bits|ALU:inst1|21mux:inst5|6                      ; out0             ;
; |ALU_4bits|ALU:inst1|21mux:inst5|7                      ; |ALU_4bits|ALU:inst1|21mux:inst5|7                      ; out0             ;
; |ALU_4bits|ALU:inst2|21mux:inst7|6                      ; |ALU_4bits|ALU:inst2|21mux:inst7|6                      ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5   ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5   ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6   ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6   ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7   ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7   ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst3|inst2             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst3|inst2             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1       ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst8             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst8             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst2             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst2             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst3             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst3             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst4             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|inst4             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1       ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3       ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3       ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst8             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst8             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst2             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst2             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst3             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst3             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst4             ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|inst4             ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1       ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1       ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3       ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3       ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst|inst8              ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst|inst8              ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst|inst2              ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst|inst2              ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|HA:inst|xor3:inst|1        ; |ALU_4bits|ALU:inst2|AU:inst|HA:inst|xor3:inst|1        ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5   ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5   ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6   ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6   ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7   ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7   ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6  ; out0             ;
; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7  ; |ALU_4bits|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7  ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|inst1                     ; |ALU_4bits|ALU:inst2|LU:inst1|inst1                     ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|inst2                     ; |ALU_4bits|ALU:inst2|LU:inst1|inst2                     ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|inst3                     ; |ALU_4bits|ALU:inst2|LU:inst1|inst3                     ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5 ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5 ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6 ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6 ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7 ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7 ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5  ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5  ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6  ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6  ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7  ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7  ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5 ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5 ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6 ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6 ; out0             ;
; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7 ; |ALU_4bits|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7 ; out0             ;
; |ALU_4bits|ALU:inst2|21mux:inst5|5                      ; |ALU_4bits|ALU:inst2|21mux:inst5|5                      ; out0             ;
; |ALU_4bits|ALU:inst2|21mux:inst5|6                      ; |ALU_4bits|ALU:inst2|21mux:inst5|6                      ; out0             ;
; |ALU_4bits|ALU:inst2|21mux:inst5|7                      ; |ALU_4bits|ALU:inst2|21mux:inst5|7                      ; out0             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------+
; Missing 0-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 26 13:11:27 2024
Info: Command: quartus_sim --simulation_results_format=VWF ALU -c ALU
Info (324025): Using vector source file "D:/CE118_ThietKeLuanLySo/Lab3/ALU/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is     100.00 %
Info (328052): Number of transitions in simulation is 2459
Info (324045): Vector file ALU.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4445 megabytes
    Info: Processing ended: Sat Oct 26 13:11:27 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


