 
****************************************
Report : area
Design : gcd
Version: O-2018.06-SP3
Date   : Wed Nov  7 21:21:27 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    ts16ncfllogl16hsl096f_ssgnp0p72v125c (File: /remote/ailab1/weihang/course/dsp_vsli/16/gcd_master/syn/library/std/db/ts16ncfllogl16hsl096f_ssgnp0p72v125c.db)

Number of ports:                          100
Number of nets:                           855
Number of cells:                          786
Number of combinational cells:            620
Number of sequential cells:               166
Number of macros/black boxes:               0
Number of buf/inv:                        142
Number of references:                      55

Combinational area:                196.310018
Buf/Inv area:                       18.450432
Noncombinational area:             203.406342
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   399.716360
Total area:                 undefined
1
