CAPI=1
# Copyright FuseSoC contributors
# Licensed under the 2-Clause BSD License, see LICENSE for details.
# SPDX-License-Identifier: BSD-2-Clause

[main]
description = Device Independent Integrated Logic Analyzer

[verilog]
src_files =
 rtl/verilog/diila.v

[provider]
name = github
user = skristiansson
repo = diila
branch = master
