

================================================================
== Vivado HLS Report for 'positionCtrl'
================================================================
* Date:           Mon May 20 23:05:50 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        POSITION_CTRL
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|     116|    110|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     117|    110|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |positionCtrl_CTRL_s_axi_U  |positionCtrl_CTRL_s_axi  |        4|      0|  116|  110|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        4|      0|  116|  110|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR    |  in |   14|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA     |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB     |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID   |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY   | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR    |  in |   14|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA     | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP     | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP     | out |    2|    s_axi   |     CTRL     |     array    |
|ap_clk               |  in |    1| ap_ctrl_hs | positionCtrl | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | positionCtrl | return value |
|interrupt            | out |    1| ap_ctrl_hs | positionCtrl | return value |
|m_axi_DATA_AWVALID   | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWREADY   |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWADDR    | out |   32|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWID      | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWLEN     | out |    8|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWSIZE    | out |    3|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWBURST   | out |    2|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWLOCK    | out |    2|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWCACHE   | out |    4|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWPROT    | out |    3|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWQOS     | out |    4|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWREGION  | out |    4|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_AWUSER    | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_WVALID    | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_WREADY    |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_WDATA     | out |   32|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_WSTRB     | out |    4|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_WLAST     | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_WID       | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_WUSER     | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARVALID   | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARREADY   |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARADDR    | out |   32|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARID      | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARLEN     | out |    8|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARSIZE    | out |    3|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARBURST   | out |    2|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARLOCK    | out |    2|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARCACHE   | out |    4|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARPROT    | out |    3|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARQOS     | out |    4|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARREGION  | out |    4|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_ARUSER    | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_RVALID    |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_RREADY    | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_RDATA     |  in |   32|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_RLAST     |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_RID       |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_RUSER     |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_RRESP     |  in |    2|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_BVALID    |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_BREADY    | out |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_BRESP     |  in |    2|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_BID       |  in |    1|    m_axi   |     DATA     |    pointer   |
|m_axi_DATA_BUSER     |  in |    1|    m_axi   |     DATA     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

