// Seed: 2644204572
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 'b0 or negedge -1) begin : LABEL_0
    disable id_17;
  end
  assign module_1.id_12 = 0;
endmodule
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    output wand id_5,
    output supply1 id_6,
    input wor id_7,
    input wand id_8,
    input supply0 id_9,
    input wor module_1,
    output tri id_11,
    input wire id_12
    , id_16,
    input wire id_13,
    input supply0 id_14
);
  logic [1 : 1] id_17 = id_7;
  module_0 modCall_1 (
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17,
      id_17,
      id_16,
      id_17,
      id_17,
      id_17,
      id_16
  );
  wire id_18;
  wire id_19;
  assign id_17 = 1;
endmodule
