#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================

#======================================================
#  Set Libraries
#======================================================   

source /usr/cad/Design_Kit/synopsys_dc.setup

#======================================================
#  Global Parameters
#======================================================
set DESIGN "Inside"
set clk_period 8.0
set IN_DLY  [expr 0.5*$clk_period]
set OUT_DLY [expr 0.5*$clk_period]

#set hdlin_ff_always_sync_set_reset true

#======================================================
#  Read RTL Code
#======================================================
read_sverilog { $DESIGN\.v }
current_design $DESIGN

#======================================================
#  Global Setting
#======================================================

#======================================================
#  Set Design Constraints
#======================================================
#create_clock -name "clk" -period $clk_period clk
#set_ideal_network -no_propagate clk
#set_input_delay  $IN_DLY -clock clk [all_inputs]
#set_output_delay $OUT_DLY  -clock clk [all_outputs]
#set_input_delay 0 -clock clk clk
#set_input_delay 0 -clock clk rst_n
#set_load 0.05 [all_outputs]
#set_dont_use slow/JKFF*


#======================================================
#  Optimization
#======================================================
uniquify
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
#set_fix_hold [all_clocks]
#compile_ultra -area
compile

#======================================================
#  Output Reports
#======================================================
report_timing            >  Report1/$DESIGN\_timing.log
report_area              >  Report1/$DESIGN\_area.log
report_power             >  Report1/$DESIGN\_power.log
report_resource          >  Report1/$DESIGN\_resource.log


#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
set bus_naming_style "%s\[%d\]"
set hdlout_internal_busses true
change_names -hierarchy -rule verilog
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
change_names -hierarchy -rules name_rule

#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true

write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
write_sdc Netlist/$DESIGN\_SYN.sdc

#======================================================
#  Finish and Quit
#======================================================
exit



