

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:57:50 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vecTrans2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ main                            |  Timing|  -1.53|    47045|  2.438e+05|         -|    47046|     -|        no|  3 (1%)|  3 (1%)|  904 (~0%)|  1100 (2%)|    -|
    | + main_Pipeline_VITIS_LOOP_18_1  |  Timing|  -1.17|     1040|  5.200e+03|         -|     1040|     -|        no|       -|       -|  438 (~0%)|  317 (~0%)|    -|
    |  o VITIS_LOOP_18_1               |       -|   3.65|     1038|  5.190e+03|        16|        1|  1024|       yes|       -|       -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_4_1   |  Timing|  -1.53|    46002|  2.384e+05|         -|    46002|     -|        no|       -|  3 (1%)|  460 (~0%)|   665 (1%)|    -|
    |  o VITIS_LOOP_4_1                |      II|   3.65|    46000|  2.384e+05|        46|       46|  1000|       yes|       -|       -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-----------+-----+--------+---------+
| + main                           | 3   |        |           |     |        |         |
|  + main_Pipeline_VITIS_LOOP_18_1 | 0   |        |           |     |        |         |
|    add_ln18_fu_107_p2            |     |        | add_ln18  | add | fabric | 0       |
|    add_ln19_fu_218_p2            |     |        | add_ln19  | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_4_1  | 3   |        |           |     |        |         |
|    add_ln4_8_fu_106_p2           |     |        | add_ln4_8 | add | fabric | 0       |
|    add_ln4_fu_122_p2             |     |        | add_ln4   | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln4   | mul | dsp    | 4       |
|    add_ln4_1_fu_127_p2           |     |        | add_ln4_1 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln4_1 | mul | dsp    | 4       |
|    add_ln4_2_fu_133_p2           |     |        | add_ln4_2 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln4_2 | mul | dsp    | 4       |
|    add_ln4_3_fu_139_p2           |     |        | add_ln4_3 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln4_3 | mul | dsp    | 4       |
|    add_ln4_4_fu_145_p2           |     |        | add_ln4_4 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln4_4 | mul | dsp    | 4       |
|    add_ln4_5_fu_151_p2           |     |        | add_ln4_5 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln4_5 | mul | dsp    | 4       |
|    add_ln4_6_fu_157_p2           |     |        | add_ln4_6 | add | fabric | 0       |
|    mul_32s_32s_32_5_1_U5         | 3   |        | mul_ln4_6 | mul | dsp    | 4       |
|    add_ln4_7_fu_163_p2           |     |        | add_ln4_7 | add | fabric | 0       |
+----------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name   | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|        |              |      |      |      |        |          |      |         | Banks            |
+--------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + main |              |      | 3    | 0    |        |          |      |         |                  |
|   A_U  | ram_1p array |      | 2    |      |        | A        | auto | 1       | 32, 1024, 1      |
|   b_U  | ram_1p array |      | 1    |      |        | b        | auto | 1       | 10, 1024, 1      |
+--------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

