# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:38 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid[0] \
 ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs_valid \
 index[0] index[1] index[2] index_valid

.latch        n46 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n51 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n56 control.tehb.dataReg[0]  0
.latch        n61 control.tehb.dataReg[1]  0
.latch        n66 control.tehb.dataReg[2]  0
.latch        n71 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n42
01 1
.names control.tehb.control.fullReg new_n42 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n44
11 1
.names ins_ready[1] new_n44 index[0]
00 0
.names ins[0] index[0] new_n46_1
10 1
.names ins[3] index[0] new_n47
11 1
.names new_n46_1 new_n47 new_n48
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names index[2] index[1] new_n51_1
00 1
.names new_n48 new_n51_1 outs[0]
01 1
.names ins[4] index[0] new_n53
11 1
.names ins[1] index[0] new_n54
10 1
.names new_n53 new_n54 new_n55
00 1
.names new_n51_1 new_n55 outs[1]
10 1
.names ins[2] index[0] new_n57
10 1
.names ins[5] index[0] new_n58
11 1
.names new_n57 new_n58 new_n59
00 1
.names new_n51_1 new_n59 outs[2]
10 1
.names ins_valid[0] new_n42 new_n61_1
00 1
.names control.tehb.control.fullReg new_n61_1 new_n62
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n62 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n62 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n65
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n66_1
01 1
.names new_n65 new_n66_1 new_n67
00 1
.names rst new_n67 new_n68
00 1
.names new_n62 new_n68 n71
01 1
.names new_n65 n71 n46
01 0
.names new_n66_1 n71 n51
01 0
.names control.tehb.control.fullReg new_n61_1 new_n72
00 1
.names new_n67 new_n72 new_n73
01 1
.names control.tehb.dataReg[0] new_n73 new_n74
10 1
.names new_n42 new_n73 new_n75
11 1
.names new_n74 new_n75 new_n76
00 1
.names rst new_n76 n56
00 1
.names rst control.tehb.dataReg[1] new_n78
01 1
.names new_n73 new_n78 n61
01 1
.names rst control.tehb.dataReg[2] new_n80
01 1
.names new_n73 new_n80 n66
01 1
.end
