Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.101,0.659
"Bus Turnaround Time (Slow 900mV 85C Model)",5.442,--
"Core (Slow 900mV 85C Model)",0.445,0.096
"Core Recovery/Removal (Slow 900mV 85C Model)",0.884,0.45
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.728,5.386
"Write (Slow 900mV 85C Model)",-0.077,-0.077
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.094,0.708
"Bus Turnaround Time (Slow 900mV 0C Model)",5.468,--
"Core (Slow 900mV 0C Model)",0.679,0.143
"Core Recovery/Removal (Slow 900mV 0C Model)",1.165,0.435
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.758,5.404
"Write (Slow 900mV 0C Model)",-0.064,-0.064
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.066,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.518,--
"Core (Fast 900mV 0C Model)",0.662,0.113
"Core Recovery/Removal (Fast 900mV 0C Model)",2.133,0.26
"Read Capture (Fast 900mV 0C Model)",0.181,0.133
"Read Resync (Fast 900mV 0C Model)",3.228,5.792
"Write (Fast 900mV 0C Model)",-0.067,-0.067
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
