(DELAYFILE
 (SDFVERSION "3.0")
 (DESIGN "adc_clkgen_with_edgedetect")
 (DATE "Tue Nov 22 20:24:53 2022")
 (VENDOR "Parallax")
 (PROGRAM "STA")
 (VERSION "2.3.2")
 (DIVIDER .)
 (VOLTAGE 1.800::1.800)
 (PROCESS "1.000::1.000")
 (TEMPERATURE 25.000::25.000)
 (TIMESCALE 1ns)
 (CELL
  (CELLTYPE "adc_clkgen_with_edgedetect")
  (INSTANCE)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT dlycontrol1_in[0] clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert.A (0.111:0.111:0.111) (0.055:0.055:0.055))
    (INTERCONNECT dlycontrol1_in[0] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert_A.DIODE (0.111:0.111:0.111) (0.055:0.055:0.055))
    (INTERCONNECT dlycontrol1_in[1] clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert.A (0.115:0.115:0.115) (0.057:0.057:0.057))
    (INTERCONNECT dlycontrol1_in[1] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert_A.DIODE (0.115:0.115:0.115) (0.057:0.057:0.057))
    (INTERCONNECT dlycontrol1_in[2] clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert.A (0.121:0.121:0.121) (0.060:0.060:0.060))
    (INTERCONNECT dlycontrol1_in[2] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert_A.DIODE (0.121:0.121:0.121) (0.060:0.060:0.060))
    (INTERCONNECT dlycontrol1_in[3] clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert.A (0.115:0.115:0.115) (0.057:0.057:0.057))
    (INTERCONNECT dlycontrol1_in[3] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert_A.DIODE (0.115:0.115:0.115) (0.057:0.057:0.057))
    (INTERCONNECT dlycontrol1_in[4] clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert.A (0.116:0.116:0.116) (0.057:0.057:0.057))
    (INTERCONNECT dlycontrol1_in[4] ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert_A.DIODE (0.116:0.116:0.116) (0.058:0.058:0.058))
    (INTERCONNECT dlycontrol2_in[0] clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert.A (0.119:0.119:0.119) (0.059:0.059:0.059))
    (INTERCONNECT dlycontrol2_in[0] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert_A.DIODE (0.119:0.119:0.119) (0.059:0.059:0.059))
    (INTERCONNECT dlycontrol2_in[1] clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert.A (0.101:0.101:0.101) (0.050:0.050:0.050))
    (INTERCONNECT dlycontrol2_in[1] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert_A.DIODE (0.101:0.101:0.101) (0.050:0.050:0.050))
    (INTERCONNECT dlycontrol2_in[2] clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert.A (0.122:0.122:0.122) (0.061:0.061:0.061))
    (INTERCONNECT dlycontrol2_in[2] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert_A.DIODE (0.122:0.122:0.122) (0.061:0.061:0.061))
    (INTERCONNECT dlycontrol2_in[3] clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert.A (0.107:0.107:0.107) (0.052:0.052:0.052))
    (INTERCONNECT dlycontrol2_in[3] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert_A.DIODE (0.107:0.107:0.107) (0.053:0.053:0.053))
    (INTERCONNECT dlycontrol2_in[4] clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert.A (0.104:0.104:0.104) (0.051:0.051:0.051))
    (INTERCONNECT dlycontrol2_in[4] ANTENNA_clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert_A.DIODE (0.104:0.104:0.104) (0.051:0.051:0.051))
    (INTERCONNECT dlycontrol3_in[0] clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert.A (0.123:0.123:0.123) (0.061:0.061:0.061))
    (INTERCONNECT dlycontrol3_in[0] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert_A.DIODE (0.125:0.125:0.125) (0.062:0.062:0.062))
    (INTERCONNECT dlycontrol3_in[1] clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert.A (0.099:0.099:0.099) (0.049:0.049:0.049))
    (INTERCONNECT dlycontrol3_in[1] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert_A.DIODE (0.099:0.099:0.099) (0.049:0.049:0.049))
    (INTERCONNECT dlycontrol3_in[2] clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert.A (0.111:0.111:0.111) (0.054:0.054:0.054))
    (INTERCONNECT dlycontrol3_in[2] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert_A.DIODE (0.111:0.111:0.111) (0.055:0.055:0.055))
    (INTERCONNECT dlycontrol3_in[3] clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert.A (0.135:0.135:0.135) (0.067:0.067:0.067))
    (INTERCONNECT dlycontrol3_in[3] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert_A.DIODE (0.136:0.136:0.136) (0.068:0.068:0.068))
    (INTERCONNECT dlycontrol3_in[4] clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert.A (0.120:0.120:0.120) (0.059:0.059:0.059))
    (INTERCONNECT dlycontrol3_in[4] ANTENNA_clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert_A.DIODE (0.120:0.120:0.120) (0.060:0.060:0.060))
    (INTERCONNECT dlycontrol4_in[0] edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert.A (0.124:0.124:0.124) (0.061:0.061:0.061))
    (INTERCONNECT dlycontrol4_in[0] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert_A.DIODE (0.124:0.124:0.124) (0.062:0.062:0.062))
    (INTERCONNECT dlycontrol4_in[1] edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert.A (0.116:0.116:0.116) (0.057:0.057:0.057))
    (INTERCONNECT dlycontrol4_in[1] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert_A.DIODE (0.116:0.116:0.116) (0.057:0.057:0.057))
    (INTERCONNECT dlycontrol4_in[2] edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert.A (0.117:0.117:0.117) (0.058:0.058:0.058))
    (INTERCONNECT dlycontrol4_in[2] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert_A.DIODE (0.117:0.117:0.117) (0.058:0.058:0.058))
    (INTERCONNECT dlycontrol4_in[3] edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert.A (0.122:0.122:0.122) (0.061:0.061:0.061))
    (INTERCONNECT dlycontrol4_in[3] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert_A.DIODE (0.122:0.122:0.122) (0.061:0.061:0.061))
    (INTERCONNECT dlycontrol4_in[4] edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert.A (0.127:0.127:0.127) (0.063:0.063:0.063))
    (INTERCONNECT dlycontrol4_in[4] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert_A.DIODE (0.127:0.127:0.127) (0.063:0.063:0.063))
    (INTERCONNECT dlycontrol4_in[5] edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert.A (0.119:0.119:0.119) (0.059:0.059:0.059))
    (INTERCONNECT dlycontrol4_in[5] ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert_A.DIODE (0.119:0.119:0.119) (0.059:0.059:0.059))
    (INTERCONNECT ena_in inbuf_1.A (0.113:0.113:0.113) (0.056:0.056:0.056))
    (INTERCONNECT ena_in ANTENNA_inbuf_1_A.DIODE (0.113:0.113:0.113) (0.056:0.056:0.056))
    (INTERCONNECT enable_dlycontrol_in clkgen\.delay_155ns_1\.enablebuffer.A (0.171:0.171:0.171) (0.085:0.085:0.085))
    (INTERCONNECT enable_dlycontrol_in clkgen\.delay_155ns_2\.enablebuffer.A (0.171:0.171:0.171) (0.085:0.085:0.085))
    (INTERCONNECT enable_dlycontrol_in clkgen\.delay_155ns_3\.enablebuffer.A (0.168:0.168:0.168) (0.082:0.082:0.082))
    (INTERCONNECT enable_dlycontrol_in edgedetect\.dly_315ns_1\.enablebuffer.A (0.167:0.167:0.167) (0.082:0.082:0.082))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_edgedetect\.dly_315ns_1\.enablebuffer_A.DIODE (0.172:0.172:0.172) (0.086:0.086:0.086))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_clkgen\.delay_155ns_3\.enablebuffer_A.DIODE (0.172:0.172:0.172) (0.086:0.086:0.086))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_clkgen\.delay_155ns_2\.enablebuffer_A.DIODE (0.169:0.169:0.169) (0.084:0.084:0.084))
    (INTERCONNECT enable_dlycontrol_in ANTENNA_clkgen\.delay_155ns_1\.enablebuffer_A.DIODE (0.171:0.171:0.171) (0.086:0.086:0.086))
    (INTERCONNECT ndecision_finish_in inbuf_3.A (0.084:0.084:0.084) (0.041:0.041:0.041))
    (INTERCONNECT ndecision_finish_in ANTENNA_inbuf_3_A.DIODE (0.083:0.083:0.083) (0.040:0.040:0.040))
    (INTERCONNECT nsample_n_in sampledly04.A (0.031:0.031:0.031) (0.014:0.014:0.014))
    (INTERCONNECT nsample_n_in ANTENNA_sampledly04_A.DIODE (0.031:0.031:0.031) (0.015:0.015:0.015))
    (INTERCONNECT nsample_p_in sampledly03.A (0.043:0.043:0.043) (0.020:0.020:0.020))
    (INTERCONNECT nsample_p_in ANTENNA_sampledly03_A.DIODE (0.043:0.043:0.043) (0.021:0.021:0.021))
    (INTERCONNECT sample_n_in sampledly02.A (0.096:0.096:0.096) (0.047:0.047:0.047))
    (INTERCONNECT sample_n_in ANTENNA_sampledly02_A.DIODE (0.097:0.097:0.097) (0.048:0.048:0.048))
    (INTERCONNECT sample_p_in sampledly01.A (0.116:0.116:0.116) (0.057:0.057:0.057))
    (INTERCONNECT sample_p_in ANTENNA_sampledly01_A.DIODE (0.117:0.117:0.117) (0.058:0.058:0.058))
    (INTERCONNECT start_conv_in inbuf_2.A (0.108:0.108:0.108) (0.053:0.053:0.053))
    (INTERCONNECT start_conv_in ANTENNA_inbuf_2_A.DIODE (0.108:0.108:0.108) (0.054:0.054:0.054))
    (INTERCONNECT clkgen\.clkdig_inverter.Y clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.clkdig_inverter.Y clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkgen\.clkdig_inverter.Y outbuf_1.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.clkdig_inverter.Y ANTENNA_outbuf_1_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.clkdig_inverter.Y ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux_A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.clkdig_inverter.Y ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch_B.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.enablebuffer.X clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux_A1.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch_B.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert.Y clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out ANTENNA_clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux_A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X clkgen\.clkdig_inverter.A (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X ANTENNA_clkgen\.clkdig_inverter_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.enablebuffer.X clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.X ANTENNA_clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert.Y clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out ANTENNA_clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux_A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux.X clkgen\.nor1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.A (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X ANTENNA_clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X ANTENNA_clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X ANTENNA_clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X ANTENNA_clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable_A.DIODE (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT clkgen\.delay_155ns_3\.enablebuffer.X ANTENNA_clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable_A.DIODE (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert.Y clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux.X outbuf_2.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.nor1.Y clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT clkgen\.nor1.Y clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.A (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.A (0.005:0.005:0.005) (0.005:0.005:0.005))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT edgedetect\.dly_315ns_1\.enablebuffer.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable_A.DIODE (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux_S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.A_N (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.A_N (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[4\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[5\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[6\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.genblk1\[7\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.A_N (0.004:0.004:0.004) (0.003:0.003:0.003))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.S (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux_S.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[11\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[12\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[13\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[14\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[15\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[4\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[5\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[6\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[7\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[8\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[9\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch.A_N (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux_S.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.X ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch_A_N.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert.Y edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch.X edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[0\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[0\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[1\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[10\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[11\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[11\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[12\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[12\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[13\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[13\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[14\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[14\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[15\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[15\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[16\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[16\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[17\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[17\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[18\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[18\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[19\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[19\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[20\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[1\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[2\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[20\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[21\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[21\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[22\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[22\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[23\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[23\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[24\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[24\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[25\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[25\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[26\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[26\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[27\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[27\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[28\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[28\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[29\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[29\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[30\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[2\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[3\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[30\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[31\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[31\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[31\]\.delay_unit.out ANTENNA_edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux_A0.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[3\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[4\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[4\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[5\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[5\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[6\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[6\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[7\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[7\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[8\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[8\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[9\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[9\]\.delay_unit.out edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.genblk1\[10\]\.delay_unit.in (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux.X edgedetect\.nor1.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT edgedetect\.nor1.Y edgedetect\.or1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT edgedetect\.or1.X clkgen\.nor1.B_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT inbuf_1.X edgedetect\.or1.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT inbuf_2.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT inbuf_2.X edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT inbuf_2.X edgedetect\.nor1.B_N (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT inbuf_3.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch.B (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT inbuf_3.X clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_1.X clk_dig_out (0.004:0.004:0.004) (0.004:0.004:0.004))
    (INTERCONNECT outbuf_2.X clk_comp_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_3.X sample_p_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_4.X sample_n_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_5.X nsample_p_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT outbuf_6.X nsample_n_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sampledly01.X sampledly11.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly02.X sampledly12.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly03.X sampledly13.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly04.X sampledly14.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly11.X sampledly21.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT sampledly12.X sampledly22.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly13.X sampledly23.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly14.X sampledly24.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly21.X sampledly31.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly22.X sampledly32.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly23.X sampledly33.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly24.X sampledly34.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly31.X outbuf_3.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly32.X outbuf_4.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly33.X outbuf_5.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT sampledly34.X outbuf_6.A (0.000:0.000:0.000) (0.000:0.000:0.000))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.clkdig_inverter)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.241:0.241:0.241) (0.187:0.188:0.188))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE clkgen\.delay_155ns_1\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.174:0.174:0.174) (0.173:0.173:0.173))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.372:0.372:0.372) (0.270:0.270:0.270))
    (IOPATH B X (0.375:0.375:0.375) (0.292:0.292:0.292))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.067:0.067:0.067) (0.055:0.055:0.055))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.264:0.264:0.264) (0.242:0.242:0.242))
    (IOPATH B X (0.161:0.161:0.161) (0.181:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.120:0.120) (0.284:0.284:0.284))
    (IOPATH A1 X (0.180:0.180:0.180) (0.323:0.323:0.323))
    (IOPATH S X (0.278:0.278:0.278) (0.382:0.382:0.382))
    (IOPATH S X (0.222:0.222:0.222) (0.380:0.381:0.381))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.363:0.363:0.363) (0.265:0.265:0.265))
    (IOPATH B X (0.367:0.367:0.367) (0.288:0.288:0.288))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.071:0.071:0.071) (0.059:0.059:0.059))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.267:0.267:0.267) (0.244:0.244:0.244))
    (IOPATH B X (0.139:0.139:0.140) (0.174:0.174:0.175))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.202:0.202:0.202) (0.352:0.352:0.352))
    (IOPATH A1 X (0.226:0.226:0.227) (0.383:0.384:0.384))
    (IOPATH S X (0.356:0.356:0.356) (0.449:0.449:0.449))
    (IOPATH S X (0.302:0.302:0.302) (0.446:0.446:0.446))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.361:0.361:0.361) (0.264:0.264:0.264))
    (IOPATH B X (0.361:0.361:0.361) (0.284:0.284:0.284))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.059:0.059:0.059) (0.046:0.046:0.046))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.295:0.295:0.295) (0.264:0.264:0.264))
    (IOPATH B X (0.193:0.194:0.194) (0.221:0.221:0.221))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.317:0.317:0.317) (0.426:0.426:0.426))
    (IOPATH A1 X (0.373:0.373:0.373) (0.479:0.479:0.479))
    (IOPATH S X (0.470:0.470:0.470) (0.524:0.524:0.524))
    (IOPATH S X (0.416:0.416:0.416) (0.520:0.520:0.520))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.354:0.354:0.354) (0.260:0.260:0.260))
    (IOPATH B X (0.353:0.353:0.353) (0.279:0.279:0.279))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.055:0.055:0.055) (0.042:0.042:0.042))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.250:0.250:0.250) (0.233:0.233:0.233))
    (IOPATH B X (0.179:0.179:0.179) (0.227:0.228:0.228))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.205:0.205:0.205) (0.354:0.354:0.354))
    (IOPATH A1 X (0.298:0.298:0.298) (0.440:0.440:0.440))
    (IOPATH S X (0.357:0.357:0.357) (0.451:0.451:0.451))
    (IOPATH S X (0.303:0.303:0.303) (0.446:0.446:0.446))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.349:0.349:0.349) (0.257:0.257:0.257))
    (IOPATH B X (0.348:0.348:0.348) (0.277:0.277:0.277))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.058:0.058:0.058) (0.045:0.045:0.045))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.315:0.315:0.315) (0.276:0.276:0.276))
    (IOPATH B X (0.218:0.218:0.218) (0.236:0.236:0.236))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_1\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.323:0.323:0.323) (0.431:0.431:0.431))
    (IOPATH A1 X (0.380:0.380:0.380) (0.484:0.484:0.484))
    (IOPATH S X (0.472:0.472:0.472) (0.526:0.526:0.526))
    (IOPATH S X (0.419:0.419:0.419) (0.520:0.520:0.521))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE clkgen\.delay_155ns_2\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.181:0.181:0.181) (0.178:0.178:0.178))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.360:0.360:0.360) (0.264:0.264:0.264))
    (IOPATH B X (0.356:0.356:0.356) (0.281:0.281:0.281))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.056:0.056:0.056) (0.043:0.043:0.043))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.336:0.336:0.337) (0.289:0.289:0.289))
    (IOPATH B X (0.242:0.242:0.242) (0.254:0.254:0.254))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.203:0.203:0.203) (0.353:0.353:0.353))
    (IOPATH A1 X (0.269:0.269:0.269) (0.413:0.413:0.413))
    (IOPATH S X (0.356:0.356:0.356) (0.450:0.450:0.450))
    (IOPATH S X (0.302:0.302:0.302) (0.446:0.446:0.446))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.337:0.337:0.337) (0.252:0.252:0.252))
    (IOPATH B X (0.332:0.332:0.332) (0.268:0.268:0.268))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.053:0.053:0.053) (0.042:0.042:0.042))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.308:0.309:0.309) (0.273:0.273:0.273))
    (IOPATH B X (0.215:0.215:0.215) (0.234:0.234:0.234))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.163:0.163:0.163) (0.323:0.323:0.323))
    (IOPATH A1 X (0.221:0.221:0.222) (0.376:0.376:0.376))
    (IOPATH S X (0.310:0.310:0.310) (0.417:0.417:0.417))
    (IOPATH S X (0.258:0.258:0.258) (0.410:0.410:0.410))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.240:0.240:0.240) (0.202:0.202:0.202))
    (IOPATH B X (0.243:0.243:0.243) (0.227:0.227:0.227))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.080:0.080:0.080) (0.067:0.067:0.067))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.222:0.222:0.223) (0.214:0.214:0.214))
    (IOPATH B X (0.144:0.144:0.144) (0.181:0.181:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.165:0.165:0.165) (0.324:0.324:0.324))
    (IOPATH A1 X (0.208:0.208:0.208) (0.366:0.366:0.366))
    (IOPATH S X (0.284:0.284:0.284) (0.403:0.403:0.404))
    (IOPATH S X (0.232:0.232:0.232) (0.387:0.387:0.388))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.254:0.254:0.254) (0.210:0.210:0.210))
    (IOPATH B X (0.252:0.252:0.252) (0.228:0.228:0.228))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.050:0.050:0.050))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.241:0.241:0.241) (0.229:0.229:0.229))
    (IOPATH B X (0.159:0.159:0.160) (0.192:0.192:0.193))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.135:0.135:0.135) (0.298:0.298:0.298))
    (IOPATH A1 X (0.178:0.179:0.179) (0.340:0.341:0.341))
    (IOPATH S X (0.257:0.258:0.258) (0.381:0.381:0.381))
    (IOPATH S X (0.207:0.207:0.207) (0.364:0.364:0.365))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.252:0.252:0.252) (0.209:0.209:0.209))
    (IOPATH B X (0.250:0.250:0.250) (0.227:0.227:0.227))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.050:0.050:0.050))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.220:0.220:0.220) (0.213:0.213:0.213))
    (IOPATH B X (0.128:0.128:0.128) (0.167:0.168:0.168))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_2\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.144:0.144:0.144) (0.308:0.308:0.308))
    (IOPATH A1 X (0.173:0.174:0.174) (0.342:0.343:0.343))
    (IOPATH S X (0.265:0.266:0.266) (0.390:0.390:0.390))
    (IOPATH S X (0.215:0.215:0.215) (0.373:0.373:0.374))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE clkgen\.delay_155ns_3\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.235:0.235:0.235) (0.209:0.209:0.209))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.287:0.287:0.287) (0.228:0.228:0.228))
    (IOPATH B X (0.263:0.263:0.263) (0.236:0.236:0.236))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.075:0.075:0.075) (0.061:0.061:0.061))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.232:0.232:0.232) (0.223:0.223:0.223))
    (IOPATH B X (0.172:0.172:0.172) (0.168:0.169:0.170))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.131:0.131:0.131) (0.295:0.295:0.295))
    (IOPATH A1 X (0.206:0.206:0.206) (0.325:0.326:0.326))
    (IOPATH S X (0.257:0.257:0.257) (0.379:0.379:0.379))
    (IOPATH S X (0.207:0.207:0.207) (0.363:0.363:0.363))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.247:0.247:0.247) (0.207:0.207:0.207))
    (IOPATH B X (0.218:0.218:0.218) (0.208:0.208:0.208))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.052:0.052:0.052) (0.042:0.042:0.042))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.216:0.217:0.217) (0.209:0.210:0.210))
    (IOPATH B X (0.132:0.133:0.133) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.152:0.152:0.152) (0.314:0.314:0.314))
    (IOPATH A1 X (0.181:0.182:0.182) (0.348:0.349:0.349))
    (IOPATH S X (0.266:0.266:0.266) (0.390:0.390:0.390))
    (IOPATH S X (0.213:0.214:0.214) (0.373:0.374:0.374))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.272:0.272:0.272) (0.220:0.220:0.220))
    (IOPATH B X (0.246:0.246:0.246) (0.225:0.225:0.225))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.065:0.065:0.065) (0.054:0.054:0.054))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.236:0.236:0.237) (0.224:0.224:0.225))
    (IOPATH B X (0.151:0.151:0.151) (0.185:0.186:0.186))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.144:0.144:0.144) (0.307:0.307:0.307))
    (IOPATH A1 X (0.182:0.182:0.182) (0.346:0.347:0.347))
    (IOPATH S X (0.265:0.265:0.266) (0.388:0.388:0.389))
    (IOPATH S X (0.214:0.214:0.214) (0.372:0.373:0.373))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.189:0.189:0.189) (0.175:0.175:0.175))
    (IOPATH B X (0.162:0.162:0.162) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.061:0.061:0.061) (0.045:0.045:0.045))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.198:0.198:0.199) (0.192:0.192:0.192))
    (IOPATH B X (0.134:0.135:0.135) (0.173:0.174:0.174))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.132:0.132:0.132) (0.295:0.295:0.295))
    (IOPATH A1 X (0.166:0.166:0.166) (0.332:0.332:0.333))
    (IOPATH S X (0.228:0.228:0.229) (0.358:0.358:0.358))
    (IOPATH S X (0.173:0.173:0.173) (0.341:0.341:0.341))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.197:0.197) (0.179:0.179:0.179))
    (IOPATH B X (0.171:0.171:0.171) (0.184:0.184:0.184))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.065:0.065:0.065) (0.052:0.052:0.052))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.199:0.199:0.200) (0.195:0.195:0.195))
    (IOPATH B X (0.130:0.130:0.130) (0.169:0.169:0.170))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE clkgen\.delay_155ns_3\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.190:0.190:0.190) (0.343:0.343:0.343))
    (IOPATH A1 X (0.219:0.219:0.219) (0.378:0.378:0.378))
    (IOPATH S X (0.288:0.288:0.289) (0.409:0.409:0.409))
    (IOPATH S X (0.234:0.234:0.234) (0.390:0.391:0.391))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__nor2b_1")
  (INSTANCE clkgen\.nor1)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.236:0.236:0.237) (0.085:0.086:0.086))
    (IOPATH B_N Y (0.252:0.252:0.252) (0.174:0.174:0.174))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE edgedetect\.dly_315ns_1\.enablebuffer)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.255:0.255:0.255) (0.220:0.220:0.220))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.414:0.414:0.414) (0.293:0.293:0.293))
    (IOPATH B X (0.380:0.380:0.380) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.051:0.051:0.051))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.266:0.266:0.266) (0.243:0.243:0.243))
    (IOPATH B X (0.175:0.175:0.175) (0.196:0.196:0.196))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[0\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.209:0.209:0.209) (0.358:0.358:0.358))
    (IOPATH A1 X (0.287:0.287:0.287) (0.409:0.409:0.409))
    (IOPATH S X (0.368:0.368:0.368) (0.457:0.457:0.457))
    (IOPATH S X (0.313:0.313:0.313) (0.456:0.456:0.456))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.384:0.384:0.384) (0.278:0.278:0.278))
    (IOPATH B X (0.351:0.351:0.351) (0.280:0.280:0.280))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.068:0.068:0.068) (0.055:0.055:0.055))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.324:0.325:0.325) (0.282:0.282:0.282))
    (IOPATH B X (0.228:0.229:0.229) (0.243:0.244:0.244))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[1\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.188:0.188:0.188) (0.342:0.342:0.342))
    (IOPATH A1 X (0.248:0.248:0.248) (0.397:0.397:0.397))
    (IOPATH S X (0.339:0.339:0.339) (0.438:0.438:0.438))
    (IOPATH S X (0.286:0.286:0.286) (0.432:0.432:0.433))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.394:0.394:0.394) (0.283:0.283:0.283))
    (IOPATH B X (0.367:0.367:0.367) (0.290:0.290:0.290))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.082:0.082:0.082) (0.070:0.070:0.070))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.306:0.306:0.306) (0.270:0.271:0.271))
    (IOPATH B X (0.200:0.201:0.201) (0.223:0.223:0.223))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[2\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.201:0.201:0.201) (0.351:0.351:0.351))
    (IOPATH A1 X (0.253:0.253:0.253) (0.400:0.400:0.400))
    (IOPATH S X (0.354:0.354:0.354) (0.448:0.448:0.448))
    (IOPATH S X (0.300:0.300:0.300) (0.444:0.444:0.445))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.394:0.394:0.394) (0.283:0.283:0.283))
    (IOPATH B X (0.357:0.357:0.357) (0.281:0.281:0.281))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.053:0.053:0.053) (0.039:0.039:0.039))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.299:0.299:0.299) (0.266:0.267:0.267))
    (IOPATH B X (0.198:0.198:0.198) (0.223:0.223:0.224))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[3\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.147:0.147:0.147) (0.310:0.310:0.310))
    (IOPATH A1 X (0.203:0.204:0.204) (0.362:0.362:0.362))
    (IOPATH S X (0.300:0.300:0.300) (0.407:0.407:0.407))
    (IOPATH S X (0.246:0.246:0.246) (0.403:0.403:0.403))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.386:0.386:0.386) (0.279:0.279:0.279))
    (IOPATH B X (0.352:0.352:0.352) (0.280:0.280:0.280))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.064:0.064:0.064) (0.049:0.049:0.049))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.249:0.249:0.249) (0.232:0.232:0.232))
    (IOPATH B X (0.132:0.133:0.133) (0.171:0.172:0.172))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[4\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.123:0.123:0.123) (0.287:0.287:0.287))
    (IOPATH A1 X (0.158:0.159:0.159) (0.324:0.324:0.325))
    (IOPATH S X (0.275:0.275:0.275) (0.383:0.383:0.383))
    (IOPATH S X (0.221:0.221:0.221) (0.378:0.378:0.378))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.bypass_enable)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.397:0.397:0.397) (0.284:0.284:0.284))
    (IOPATH B X (0.365:0.365:0.365) (0.287:0.287:0.287))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__inv_2")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.control_invert)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.070:0.070:0.070) (0.058:0.058:0.058))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__and2b_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.and_bypass_switch)
  (DELAY
   (ABSOLUTE
    (IOPATH A_N X (0.263:0.263:0.263) (0.241:0.241:0.241))
    (IOPATH B X (0.136:0.136:0.137) (0.172:0.172:0.173))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE edgedetect\.dly_315ns_1\.genblk1\[5\]\.dly_binary\.out_mux)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.169:0.169:0.169) (0.328:0.328:0.328))
    (IOPATH A1 X (0.194:0.195:0.195) (0.359:0.360:0.360))
    (IOPATH S X (0.323:0.323:0.323) (0.425:0.425:0.425))
    (IOPATH S X (0.269:0.269:0.269) (0.421:0.421:0.421))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__nor2b_1")
  (INSTANCE edgedetect\.nor1)
  (DELAY
   (ABSOLUTE
    (IOPATH A Y (0.128:0.129:0.129) (0.062:0.062:0.063))
    (IOPATH B_N Y (0.170:0.170:0.170) (0.161:0.161:0.161))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE edgedetect\.or1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.139:0.139:0.139) (0.247:0.249:0.250))
    (IOPATH B X (0.156:0.156:0.156) (0.247:0.247:0.247))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE inbuf_1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.190:0.190:0.190) (0.147:0.147:0.147))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE inbuf_2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.252:0.252:0.252) (0.178:0.178:0.178))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_1")
  (INSTANCE inbuf_3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.199:0.199:0.199) (0.145:0.145:0.145))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.239:0.239:0.239) (0.229:0.229:0.229))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.194:0.194:0.194) (0.201:0.201:0.201))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.180:0.180:0.180) (0.176:0.176:0.176))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_4)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.157:0.157:0.157) (0.164:0.164:0.164))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_5)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.154:0.154:0.154) (0.162:0.162:0.162))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE outbuf_6)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.155:0.155:0.155) (0.162:0.162:0.162))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.271:0.271:0.271) (0.362:0.362:0.362))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly02)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.267:0.267:0.267) (0.357:0.357:0.357))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly03)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.279:0.279:0.279) (0.366:0.366:0.366))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly04)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.244:0.244:0.244) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly11)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.314:0.314:0.314) (0.392:0.392:0.392))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly12)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.275:0.275:0.275) (0.370:0.370:0.370))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly13)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.248:0.248:0.248) (0.348:0.348:0.348))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly14)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.236:0.236:0.236) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly21)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.304:0.304:0.304) (0.389:0.389:0.389))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly22)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.281:0.281:0.281) (0.372:0.372:0.372))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly23)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.235:0.235:0.235) (0.341:0.341:0.341))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly24)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.236:0.236:0.236) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly31)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.298:0.298:0.298) (0.383:0.383:0.383))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly32)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.253:0.253:0.253) (0.353:0.353:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly33)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.240:0.240:0.240) (0.345:0.345:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s6s_1")
  (INSTANCE sampledly34)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.242:0.242:0.242) (0.346:0.346:0.346))
   )
  )
 )
)
