// Seed: 1100681577
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input tri1 id_2
    , id_17,
    output tri id_3,
    input supply0 id_4,
    output wor id_5,
    input wire id_6,
    input uwire id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    output logic id_11,
    output tri id_12,
    output wire id_13,
    input wand id_14,
    output tri0 id_15
);
  supply0 id_18 = 1;
  initial begin : LABEL_0
    id_11 <= -1;
  end
endmodule
module module_1 #(
    parameter id_7 = 32'd65
) (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    output tri id_5,
    input wand id_6,
    output supply1 _id_7,
    input tri0 id_8,
    input tri1 id_9,
    output logic id_10
);
  wire id_12;
  always id_10 = #1 id_2;
  logic [-1 : id_7] id_13;
  ;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_8,
      id_5,
      id_1,
      id_5,
      id_4,
      id_6,
      id_5,
      id_0,
      id_0,
      id_10,
      id_5,
      id_5,
      id_2,
      id_5
  );
endmodule
