
---------- Begin Simulation Statistics ----------
final_tick                               258578629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140322                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669276                       # Number of bytes of host memory used
host_op_rate                                   258500                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   712.64                       # Real time elapsed on the host
host_tick_rate                              362843709                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.258579                       # Number of seconds simulated
sim_ticks                                258578629500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218798                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.171573                       # CPI: cycles per instruction
system.cpu.discardedOps                          4374                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       299419866                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.193365                       # IPC: instructions per cycle
system.cpu.numCycles                        517157259                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640478     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380898     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218798                       # Class of committed instruction
system.cpu.tickCycles                       217737393                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1299685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2615964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          266                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2631977                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            266                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658334                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650059                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1444                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650242                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648840                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986836                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2726                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              187                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83749405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749450                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749450                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631206                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631206                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631232                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631232                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 320853631000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 320853631000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 320853631000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 320853631000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380682                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380682                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 121941.661352                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 121941.661352                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 121940.456410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 121940.456410                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315401                       # number of writebacks
system.cpu.dcache.writebacks::total           1315401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316076                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 156859658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156859658500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 156860855500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156860855500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 119188.291849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119188.291849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 119188.295737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119188.295737                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315564                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043826                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19812500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19812500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97598.522167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97598.522167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17767000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17767000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97620.879121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97620.879121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631003                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 320833818500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 320833818500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 121943.539593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 121943.539593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 156841891500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156841891500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119191.274839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119191.274839                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            45                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.366197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.366197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1197000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1197000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       119700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       119700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.398828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635776                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.398828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998826                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998826                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         346839076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        346839076                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071152                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086507                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169193                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31997627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31997627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31997627                       # number of overall hits
system.cpu.icache.overall_hits::total        31997627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          280                       # number of overall misses
system.cpu.icache.overall_misses::total           280                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27905500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27905500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27905500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27905500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31997907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31997907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31997907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31997907                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99662.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99662.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99662.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99662.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          280                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          280                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27625500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27625500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27625500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27625500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98662.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98662.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98662.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98662.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31997627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31997627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           280                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27905500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27905500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31997907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31997907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99662.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99662.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27625500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27625500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98662.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98662.500000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           201.238164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31997907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          114278.239286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   201.238164                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.786087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.786087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         127991908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        127991908                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 258578629500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   40                       # number of demand (read+write) hits
system.l2.demand_hits::total                       57                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data                  40                       # number of overall hits
system.l2.overall_hits::total                      57                       # number of overall hits
system.l2.demand_misses::.cpu.inst                263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316036                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               263                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316036                       # number of overall misses
system.l2.overall_misses::total               1316299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 154886179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154913111500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26932000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 154886179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154913111500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.939286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999970                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999957                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.939286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999970                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999957                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102403.041825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117691.445751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117688.391087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102403.041825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117691.445751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117688.391087                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1299513                       # number of writebacks
system.l2.writebacks::total                   1299513                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316292                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24302000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 141725316500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141749618500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24302000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 141725316500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 141749618500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999951                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999951                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92403.041825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107691.636355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107688.581637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92403.041825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107691.636355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107688.581637                       # average overall mshr miss latency
system.l2.replacements                        1299938                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315401                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315401                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315401                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           55                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               55                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           55                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           55                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 154867977500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154867977500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117691.834039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117691.834039                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 141709207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141709207500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107691.834039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107691.834039                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26932000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26932000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.939286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.939286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102403.041825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102403.041825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24302000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24302000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92403.041825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92403.041825                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                33                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18202000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18202000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.828125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.828125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114477.987421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114477.987421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16109000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16109000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.791667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105980.263158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105980.263158                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16127.036674                       # Cycle average of tags in use
system.l2.tags.total_refs                     2631918                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999448                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.297368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.293261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16122.446045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11844022                       # Number of tag accesses
system.l2.tags.data_accesses                 11844022                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5198052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000171908750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7685031                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4931608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1299513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265168                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198052                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265168                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198052                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1315989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 160737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 162245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 278539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 278684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 283186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 283196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 284445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 284459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 284282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 285529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 285529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 285524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 285519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 284273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 284270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 284268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 284268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 284266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 166726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 166574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       284265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.521999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.171870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.120661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       284264    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.285842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.268958                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4472      1.57%      1.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.01%      1.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           235002     82.67%     84.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1440      0.51%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            41729     14.68%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1412      0.50%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              177      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336970752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332675328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1303.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1286.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  258578603000                       # Total gap between requests
system.mem_ctrls.avgGap                      98852.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        67328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336903424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332673600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 260377.279167225235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1302905134.316213846207                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1286547154.508760452271                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1052                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5198052                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     45731000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 312657936750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6078061146500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     43470.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     59394.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1169295.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        67328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336903424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336970752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332675328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332675328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          263                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316029                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316292                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1299513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1299513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       260377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1302905134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1303165512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       260377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       260377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1286553837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1286553837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1286553837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       260377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1302905134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2589719349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265168                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5198025                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       325038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324932                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324716                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            213981767750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       312703667750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40641.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           59391.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4774730                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4626815                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1061647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   630.759173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   462.258285                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   398.273243                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10907      1.03%      1.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       229598     21.63%     22.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       204367     19.25%     41.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        28923      2.72%     44.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19630      1.85%     46.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3336      0.31%     46.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        72361      6.82%     53.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8839      0.83%     54.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       483686     45.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1061647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336970752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332673600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1303.165512                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1286.547155                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3790611720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2014754115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799877040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13569583140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20411579760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  62463184380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  46693617600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  167743207755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   648.712572                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 118449265000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8634340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 131495024500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3789555000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2014196250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793422480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13564107360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 20411579760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  62476342260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  46682537280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  167731740390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   648.668224                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 118422144000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8634340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 131522145500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1299513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              159                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3932256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3932256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669646080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669646080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316292                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23430376500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22741840250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2614914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           280                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          617                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3947716                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3948333                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673658112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673744384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1299938                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332675328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2616294                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011024                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2615976     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    318      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2616294                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 258578629500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6577820500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1260000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5922345493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
