Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jun  2 15:20:19 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6144 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6144 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 6144 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.344    -3949.619                   1157                 3156        0.102        0.000                      0                 3156        3.000        0.000                       0                  1272  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -37.344    -3892.704                   1093                 3059        0.102        0.000                      0                 3059        4.020        0.000                       0                  1233  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          1.719        0.000                      0                   65        0.489        0.000                      0                   65        4.500        0.000                       0                    35  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.200      -56.915                     64                   97        0.143        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1093  Failing Endpoints,  Worst Slack      -37.344ns,  Total Violation    -3892.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.344ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.736ns  (logic 16.019ns (35.808%)  route 28.717ns (64.192%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.563 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.647    44.210    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.736 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    44.736    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                4.813     7.392    
  -------------------------------------------------------------------
                         required time                          7.392    
                         arrival time                         -44.736    
  -------------------------------------------------------------------
                         slack                                -37.344    

Slack (VIOLATED) :        -37.114ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.750ns  (logic 16.033ns (35.828%)  route 28.717ns (64.172%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.563 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.647    44.210    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.750 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.750    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.057     7.636    
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                         -44.750    
  -------------------------------------------------------------------
                         slack                                -37.114    

Slack (VIOLATED) :        -37.039ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.675ns  (logic 15.958ns (35.720%)  route 28.717ns (64.280%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.563 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.647    44.210    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.675 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.675    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.057     7.636    
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                         -44.675    
  -------------------------------------------------------------------
                         slack                                -37.039    

Slack (VIOLATED) :        -36.953ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.589ns  (logic 15.872ns (35.596%)  route 28.717ns (64.404%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.563 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.647    44.210    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X56Y46         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.589 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.589    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X56Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.057     7.636    
  -------------------------------------------------------------------
                         required time                          7.636    
                         arrival time                         -44.589    
  -------------------------------------------------------------------
                         slack                                -36.953    

Slack (VIOLATED) :        -35.900ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.577ns  (logic 15.507ns (35.585%)  route 28.070ns (64.415%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    43.577 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.577    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.098     7.677    
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                         -43.577    
  -------------------------------------------------------------------
                         slack                                -35.900    

Slack (VIOLATED) :        -35.824ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.501ns  (logic 15.431ns (35.473%)  route 28.070ns (64.527%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    43.501 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.501    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.098     7.677    
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                         -43.501    
  -------------------------------------------------------------------
                         slack                                -35.824    

Slack (VIOLATED) :        -35.794ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.563ns  (logic 15.493ns (35.564%)  route 28.070ns (64.436%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.190ns
    Computed max time borrow:         5.190ns
    Time borrowed from endpoint:      5.190ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         5.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.563 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.563    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.190     7.769    
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                         -43.563    
  -------------------------------------------------------------------
                         slack                                -35.794    

Slack (VIOLATED) :        -35.729ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.406ns  (logic 15.336ns (35.331%)  route 28.070ns (64.669%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.209 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.804    43.013    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X58Y45         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    43.406 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.406    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y45         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.098     7.677    
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                         -43.406    
  -------------------------------------------------------------------
                         slack                                -35.729    

Slack (VIOLATED) :        -34.546ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.223ns  (logic 14.957ns (35.424%)  route 27.266ns (64.576%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    42.223 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.223    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X58Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.098     7.677    
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                         -42.223    
  -------------------------------------------------------------------
                         slack                                -34.546    

Slack (VIOLATED) :        -34.470ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.147ns  (logic 14.881ns (35.307%)  route 27.266ns (64.693%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        2.227     3.521    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.645 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     3.799    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.263     4.186    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X71Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.601    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.725 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.158     4.884    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X68Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.008 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300     5.307    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.431 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.158     5.589    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.713 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.875    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X68Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.999 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.300     6.299    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.423 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.574    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X67Y41         LUT1 (Prop_lut1_I0_O)        0.124     6.698 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.303     7.001    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.125 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165     7.290    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.414 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.288     7.703    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.827 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295     8.122    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.246 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.171     8.417    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X66Y42         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     8.881    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.005 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.159    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.283 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263     9.546    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.670 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.154     9.824    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X67Y42         LUT1 (Prop_lut1_I0_O)        0.124     9.948 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.437    10.386    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.510 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.151    10.661    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X65Y42         LUT1 (Prop_lut1_I0_O)        0.124    10.785 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    11.085    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.209 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.159    11.368    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.492 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.653    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.124    11.777 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.304    12.081    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.205 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    12.496    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.620 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.151    12.771    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    12.895 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    13.186    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.310 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.465    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    13.589 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    13.891    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X66Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.015 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.282    14.297    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.421 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    14.575    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X65Y43         LUT1 (Prop_lut1_I0_O)        0.124    14.699 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    14.987    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X67Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.111 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.305    15.416    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.540 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.159    15.698    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X68Y43         LUT1 (Prop_lut1_I0_O)        0.124    15.822 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    16.105    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.229 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.149    16.378    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X71Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.502 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.282    16.785    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    16.909 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.060    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X69Y43         LUT1 (Prop_lut1_I0_O)        0.124    17.184 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.475    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.750    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    17.874 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.286    18.160    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.284 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.287    18.572    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X69Y44         LUT1 (Prop_lut1_I0_O)        0.124    18.696 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    18.980    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X71Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.104 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.316    19.420    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.544 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    19.709    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X66Y44         LUT1 (Prop_lut1_I0_O)        0.124    19.833 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.292    20.125    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.249 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    20.403    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X67Y44         LUT1 (Prop_lut1_I0_O)        0.124    20.527 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.829    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    20.953 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    21.115    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X66Y45         LUT1 (Prop_lut1_I0_O)        0.124    21.239 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.291    21.530    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.654 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    21.806    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.124    21.930 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.291    22.221    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.345 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.496    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.620 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.154    22.774    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124    22.898 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    23.182    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.306 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.149    23.455    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X67Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.579 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292    23.870    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.124    23.994 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.299    24.294    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.418 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.715    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    24.839 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.991    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.115 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    25.399    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.523 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.149    25.672    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X61Y44         LUT1 (Prop_lut1_I0_O)        0.124    25.796 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.337    26.132    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    26.682 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.781    27.463    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.989 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.632    28.621    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X63Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.147 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.839    29.987    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X64Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.513 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.645    31.158    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X66Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.708 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.872    32.580    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.106 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.792    33.897    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    34.447 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.627    35.074    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.600 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.647    36.247    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X58Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.797 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.818    37.615    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X58Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.165 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.827    38.992    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X58Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    39.542 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.777    40.319    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X54Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.869 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.790    41.659    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X58Y46         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    42.147 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    42.147    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X58Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.554     2.734    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X58Y46         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.154     2.579    
                         time borrowed                5.098     7.677    
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                         -42.147    
  -------------------------------------------------------------------
                         slack                                -34.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.177     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.177     1.228    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.633%)  route 0.160ns (49.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.160     1.234    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.119     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.356%)  route 0.245ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.245     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.356%)  route 0.245ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.245     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.356%)  route 0.245ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.245     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.356%)  route 0.245ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.245     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y41    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y43    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y43    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y44    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y44    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y44    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y44    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y45    design_1_i/top_0/inst/meanQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y45    design_1_i/top_0/inst/meanQ_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y71    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y77    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 1.138ns (14.017%)  route 6.981ns (85.983%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.647     1.650    design_1_i/top_0/inst/clk2
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     2.168 r  design_1_i/top_0/inst/virusCounterQ_reg[1]/Q
                         net (fo=37, routed)          3.155     5.323    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[1]
    SLICE_X35Y89         LUT6 (Prop_lut6_I3_O)        0.124     5.447 r  design_1_i/top_0/inst/virusEnQ_i_39/O
                         net (fo=1, routed)           0.969     6.416    design_1_i/top_0/inst/virusEnQ_i_39_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.540 r  design_1_i/top_0/inst/virusEnQ_i_13/O
                         net (fo=1, routed)           1.024     7.564    design_1_i/top_0/inst/virusEnQ_i_13_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.688 r  design_1_i/top_0/inst/virusEnQ_i_6/O
                         net (fo=1, routed)           0.566     8.254    design_1_i/top_0/inst/virusEnQ_i_6_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.124     8.378 r  design_1_i/top_0/inst/virusEnQ_i_3/O
                         net (fo=1, routed)           0.645     9.023    design_1_i/top_0/inst/virusEnQ_i_3_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.147 r  design_1_i/top_0/inst/virusEnQ_i_1/O
                         net (fo=1, routed)           0.622     9.769    design_1_i/top_0/inst/virusEnQ_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    11.479    design_1_i/top_0/inst/clk2
    SLICE_X42Y84         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg/C
                         clock pessimism              0.114    11.593    
                         clock uncertainty           -0.074    11.519    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.031    11.488    design_1_i/top_0/inst/virusEnQ_reg
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 2.010ns (33.497%)  route 3.991ns (66.503%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.713     7.650    design_1_i/top_0/inst/virusCounterD
    SLICE_X35Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X35Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                         clock pessimism              0.147    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X35Y86         FDRE (Setup_fdre_C_CE)      -0.205    11.349    design_1_i/top_0/inst/virusCounterQ_reg[28]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.010ns (33.486%)  route 3.993ns (66.514%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.715     7.652    design_1_i/top_0/inst/virusCounterD
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.477    11.480    design_1_i/top_0/inst/clk2
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.074    11.520    
    SLICE_X36Y86         FDRE (Setup_fdre_C_CE)      -0.169    11.351    design_1_i/top_0/inst/virusCounterQ_reg[22]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.010ns (33.486%)  route 3.993ns (66.514%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.715     7.652    design_1_i/top_0/inst/virusCounterD
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.477    11.480    design_1_i/top_0/inst/clk2
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.074    11.520    
    SLICE_X36Y86         FDRE (Setup_fdre_C_CE)      -0.169    11.351    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.010ns (33.486%)  route 3.993ns (66.514%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.715     7.652    design_1_i/top_0/inst/virusCounterD
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.477    11.480    design_1_i/top_0/inst/clk2
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.074    11.520    
    SLICE_X36Y86         FDRE (Setup_fdre_C_CE)      -0.169    11.351    design_1_i/top_0/inst/virusCounterQ_reg[26]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.010ns (33.486%)  route 3.993ns (66.514%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.715     7.652    design_1_i/top_0/inst/virusCounterD
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.477    11.480    design_1_i/top_0/inst/clk2
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[30]/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.074    11.520    
    SLICE_X36Y86         FDRE (Setup_fdre_C_CE)      -0.169    11.351    design_1_i/top_0/inst/virusCounterQ_reg[30]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.010ns (33.509%)  route 3.988ns (66.491%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.711     7.647    design_1_i/top_0/inst/virusCounterD
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[21]/C
                         clock pessimism              0.147    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X34Y85         FDRE (Setup_fdre_C_CE)      -0.169    11.385    design_1_i/top_0/inst/virusCounterQ_reg[21]
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.010ns (33.509%)  route 3.988ns (66.491%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.711     7.647    design_1_i/top_0/inst/virusCounterD
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/C
                         clock pessimism              0.147    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X34Y85         FDRE (Setup_fdre_C_CE)      -0.169    11.385    design_1_i/top_0/inst/virusCounterQ_reg[23]
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.010ns (33.509%)  route 3.988ns (66.491%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.711     7.647    design_1_i/top_0/inst/virusCounterD
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/C
                         clock pessimism              0.147    11.628    
                         clock uncertainty           -0.074    11.554    
    SLICE_X34Y85         FDRE (Setup_fdre_C_CE)      -0.169    11.385    design_1_i/top_0/inst/virusCounterQ_reg[29]
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 2.010ns (34.124%)  route 3.880ns (65.876%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.646     1.649    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.518     2.167 r  design_1_i/top_0/inst/virusCounterQ_reg[2]/Q
                         net (fo=13, routed)          1.357     3.524    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[2]
    SLICE_X40Y83         LUT4 (Prop_lut4_I2_O)        0.124     3.648 r  design_1_i/top_0/inst/virusCounterQ[31]_i_90/O
                         net (fo=1, routed)           0.000     3.648    design_1_i/top_0/inst/virusCounterQ[31]_i_90_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.198 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.198    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_59_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.312 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.312    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_33_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.426 r  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.426    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_14_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.540 f  design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7/CO[3]
                         net (fo=3, routed)           1.054     5.594    design_1_i/top_0/inst/virusCounterQ_reg[31]_i_7_n_0
    SLICE_X41Y83         LUT5 (Prop_lut5_I2_O)        0.150     5.744 r  design_1_i/top_0/inst/virusCounterQ[31]_i_3/O
                         net (fo=1, routed)           0.867     6.611    design_1_i/top_0/inst/AxiSupporter1/virusCounterQ_reg[0]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.326     6.937 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.603     7.539    design_1_i/top_0/inst/virusCounterD
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.477    11.480    design_1_i/top_0/inst/clk2
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.074    11.520    
    SLICE_X36Y85         FDRE (Setup_fdre_C_CE)      -0.169    11.351    design_1_i/top_0/inst/virusCounterQ_reg[16]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  3.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusCounterQ_reg[18]/Q
                         net (fo=5, routed)           0.061     0.781    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[18]
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.892 r  design_1_i/top_0/inst/virusCounterQ_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.058    design_1_i/top_0/inst/virusCounterQ_reg[19]_i_2_n_5
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.108     1.166 r  design_1_i/top_0/inst/virusCounterQ[18]_i_1/O
                         net (fo=1, routed)           0.000     1.166    design_1_i/top_0/inst/virusCounterQ[18]_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[18]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.121     0.677    design_1_i/top_0/inst/virusCounterQ_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.383ns (60.324%)  route 0.252ns (39.676%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusCounterQ_reg[14]/Q
                         net (fo=5, routed)           0.086     0.805    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[14]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.916 r  design_1_i/top_0/inst/virusCounterQ_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.166     1.083    design_1_i/top_0/inst/virusCounterQ_reg[15]_i_2_n_5
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.108     1.191 r  design_1_i/top_0/inst/virusCounterQ[14]_i_1/O
                         net (fo=1, routed)           0.000     1.191    design_1_i/top_0/inst/virusCounterQ[14]_i_1_n_0
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                         clock pessimism             -0.266     0.556    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.121     0.677    design_1_i/top_0/inst/virusCounterQ_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.254ns (37.176%)  route 0.429ns (62.824%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.553     0.555    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.164     0.719 f  design_1_i/top_0/inst/virusCounterQ_reg[12]/Q
                         net (fo=5, routed)           0.215     0.934    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[12]
    SLICE_X39Y83         LUT6 (Prop_lut6_I2_O)        0.045     0.979 r  design_1_i/top_0/inst/virusCounterQ[31]_i_6/O
                         net (fo=32, routed)          0.214     1.193    design_1_i/top_0/inst/virusCounterD1
    SLICE_X36Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.238 r  design_1_i/top_0/inst/virusCounterQ[3]_i_1/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/top_0/inst/virusCounterQ[3]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818     0.820    design_1_i/top_0/inst/clk2
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/C
                         clock pessimism             -0.252     0.568    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.120     0.688    design_1_i/top_0/inst/virusCounterQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.386ns (56.857%)  route 0.293ns (43.143%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.553     0.555    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  design_1_i/top_0/inst/virusCounterQ_reg[12]/Q
                         net (fo=5, routed)           0.181     0.900    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[12]
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.015 r  design_1_i/top_0/inst/virusCounterQ_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.112     1.127    design_1_i/top_0/inst/virusCounterQ_reg[15]_i_2_n_7
    SLICE_X36Y83         LUT6 (Prop_lut6_I3_O)        0.107     1.234 r  design_1_i/top_0/inst/virusCounterQ[12]_i_1/O
                         net (fo=1, routed)           0.000     1.234    design_1_i/top_0/inst/virusCounterQ[12]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819     0.821    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121     0.676    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.299ns (42.908%)  route 0.398ns (57.092%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  design_1_i/top_0/inst/virusCounterQ_reg[14]/Q
                         net (fo=5, routed)           0.128     0.848    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[14]
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.893 f  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.050     0.943    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.988 r  design_1_i/top_0/inst/virusCounterQ[31]_i_6/O
                         net (fo=32, routed)          0.220     1.208    design_1_i/top_0/inst/virusCounterD1
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.253 r  design_1_i/top_0/inst/virusCounterQ[9]_i_1/O
                         net (fo=1, routed)           0.000     1.253    design_1_i/top_0/inst/virusCounterQ[9]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819     0.821    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/C
                         clock pessimism             -0.252     0.569    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121     0.690    design_1_i/top_0/inst/virusCounterQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.386ns (56.444%)  route 0.298ns (43.556%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusCounterQ_reg[16]/Q
                         net (fo=5, routed)           0.094     0.814    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[16]
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.929 r  design_1_i/top_0/inst/virusCounterQ_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.204     1.133    design_1_i/top_0/inst/virusCounterQ_reg[19]_i_2_n_7
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.107     1.240 r  design_1_i/top_0/inst/virusCounterQ[16]_i_1/O
                         net (fo=1, routed)           0.000     1.240    design_1_i/top_0/inst/virusCounterQ[16]_i_1_n_0
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.120     0.676    design_1_i/top_0/inst/virusCounterQ_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.299ns (42.785%)  route 0.400ns (57.215%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  design_1_i/top_0/inst/virusCounterQ_reg[14]/Q
                         net (fo=5, routed)           0.128     0.848    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[14]
    SLICE_X39Y83         LUT5 (Prop_lut5_I4_O)        0.045     0.893 f  design_1_i/top_0/inst/virusCounterQ[31]_i_13/O
                         net (fo=1, routed)           0.050     0.943    design_1_i/top_0/inst/virusCounterQ[31]_i_13_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.988 r  design_1_i/top_0/inst/virusCounterQ[31]_i_6/O
                         net (fo=32, routed)          0.222     1.210    design_1_i/top_0/inst/virusCounterD1
    SLICE_X36Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.255 r  design_1_i/top_0/inst/virusCounterQ[15]_i_1/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/top_0/inst/virusCounterQ[15]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819     0.821    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                         clock pessimism             -0.252     0.569    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121     0.690    design_1_i/top_0/inst/virusCounterQ_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.418ns (59.233%)  route 0.288ns (40.767%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusCounterQ_reg[26]/Q
                         net (fo=5, routed)           0.124     0.844    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[26]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.988 r  design_1_i/top_0/inst/virusCounterQ_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.163     1.151    design_1_i/top_0/inst/virusCounterQ_reg[27]_i_2_n_4
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.110     1.261 r  design_1_i/top_0/inst/virusCounterQ[27]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/top_0/inst/virusCounterQ[27]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X35Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.092     0.682    design_1_i/top_0/inst/virusCounterQ_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.383ns (54.333%)  route 0.322ns (45.667%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusCounterQ_reg[26]/Q
                         net (fo=5, routed)           0.124     0.844    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[26]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.955 r  design_1_i/top_0/inst/virusCounterQ_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.198     1.153    design_1_i/top_0/inst/virusCounterQ_reg[27]_i_2_n_5
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.108     1.261 r  design_1_i/top_0/inst/virusCounterQ[26]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/top_0/inst/virusCounterQ[26]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.821     0.823    design_1_i/top_0/inst/clk2
    SLICE_X36Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X36Y86         FDRE (Hold_fdre_C_D)         0.121     0.677    design_1_i/top_0/inst/virusCounterQ_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.422ns (59.482%)  route 0.287ns (40.518%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.554     0.556    design_1_i/top_0/inst/clk2
    SLICE_X36Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/top_0/inst/virusCounterQ_reg[16]/Q
                         net (fo=5, routed)           0.094     0.814    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[16]
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.965 r  design_1_i/top_0/inst/virusCounterQ_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.193     1.158    design_1_i/top_0/inst/virusCounterQ_reg[19]_i_2_n_6
    SLICE_X35Y85         LUT6 (Prop_lut6_I3_O)        0.107     1.265 r  design_1_i/top_0/inst/virusCounterQ[17]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/top_0/inst/virusCounterQ[17]_i_1_n_0
    SLICE_X35Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.822     0.824    design_1_i/top_0/inst/clk2
    SLICE_X35Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[17]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.091     0.681    design_1_i/top_0/inst/virusCounterQ_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.584    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y83     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y84     design_1_i/top_0/inst/virusEnQ_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y83     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y83     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y84     design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y83     design_1_i/top_0/inst/virusCounterQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y84     design_1_i/top_0/inst/virusEnQ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y82     design_1_i/top_0/inst/virusCounterQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y82     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y83     design_1_i/top_0/inst/virusCounterQ_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           64  Failing Endpoints,  Worst Slack       -2.200ns,  Total Violation      -56.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 0.576ns (5.907%)  route 9.175ns (94.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         7.754    12.684    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.475    11.478    design_1_i/top_0/inst/clk2
    SLICE_X34Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[2]/C
                         clock pessimism              0.000    11.478    
                         clock uncertainty           -0.266    11.212    
    SLICE_X34Y82         FDRE (Setup_fdre_C_R)       -0.727    10.485    design_1_i/top_0/inst/virusCounterQ_reg[2]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 0.576ns (5.965%)  route 9.081ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         7.659    12.590    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    11.479    design_1_i/top_0/inst/clk2
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.266    11.213    
    SLICE_X34Y83         FDRE (Setup_fdre_C_R)       -0.727    10.486    design_1_i/top_0/inst/virusCounterQ_reg[1]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 0.576ns (5.965%)  route 9.081ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         7.659    12.590    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    11.479    design_1_i/top_0/inst/clk2
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[5]/C
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.266    11.213    
    SLICE_X34Y83         FDRE (Setup_fdre_C_R)       -0.727    10.486    design_1_i/top_0/inst/virusCounterQ_reg[5]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 0.576ns (5.965%)  route 9.081ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         7.659    12.590    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    11.479    design_1_i/top_0/inst/clk2
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/C
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.266    11.213    
    SLICE_X34Y83         FDRE (Setup_fdre_C_R)       -0.727    10.486    design_1_i/top_0/inst/virusCounterQ_reg[6]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 0.576ns (5.965%)  route 9.081ns (94.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 11.479 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         7.659    12.590    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.476    11.479    design_1_i/top_0/inst/clk2
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/C
                         clock pessimism              0.000    11.479    
                         clock uncertainty           -0.266    11.213    
    SLICE_X34Y83         FDRE (Setup_fdre_C_R)       -0.727    10.486    design_1_i/top_0/inst/virusCounterQ_reg[8]
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 0.576ns (5.927%)  route 9.142ns (94.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         7.720    12.651    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X35Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X35Y86         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[28]/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.266    11.215    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.632    10.583    design_1_i/top_0/inst/virusCounterQ_reg[28]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                         -12.651    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -1.780ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 0.576ns (6.109%)  route 8.853ns (93.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         7.431    12.362    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X35Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.477    11.480    design_1_i/top_0/inst/clk2
    SLICE_X35Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                         clock pessimism              0.000    11.480    
                         clock uncertainty           -0.266    11.214    
    SLICE_X35Y84         FDRE (Setup_fdre_C_R)       -0.632    10.582    design_1_i/top_0/inst/virusCounterQ_reg[13]
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                 -1.780    

Slack (VIOLATED) :        -1.419ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.576ns (6.419%)  route 8.398ns (93.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         6.976    11.907    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[21]/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.266    11.215    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.727    10.488    design_1_i/top_0/inst/virusCounterQ_reg[21]
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 -1.419    

Slack (VIOLATED) :        -1.419ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.576ns (6.419%)  route 8.398ns (93.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         6.976    11.907    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.266    11.215    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.727    10.488    design_1_i/top_0/inst/virusCounterQ_reg[23]
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 -1.419    

Slack (VIOLATED) :        -1.419ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 0.576ns (6.419%)  route 8.398ns (93.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y69         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.422     4.811    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X52Y49         LUT1 (Prop_lut1_I0_O)        0.120     4.931 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=513, routed)         6.976    11.907    design_1_i/top_0/inst/virusCounterQ0
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.478    11.481    design_1_i/top_0/inst/clk2
    SLICE_X34Y85         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[29]/C
                         clock pessimism              0.000    11.481    
                         clock uncertainty           -0.266    11.215    
    SLICE_X34Y85         FDRE (Setup_fdre_C_R)       -0.727    10.488    design_1_i/top_0/inst/virusCounterQ_reg[29]
  -------------------------------------------------------------------
                         required time                         10.488    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 -1.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.244%)  route 0.276ns (59.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/state_reg[0]/Q
                         net (fo=150, routed)         0.276     1.305    design_1_i/top_0/inst/state[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.350 r  design_1_i/top_0/inst/virusCounterQ[10]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/top_0/inst/virusCounterQ[10]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819     0.821    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[10]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.120     1.207    design_1_i/top_0/inst/virusCounterQ_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.216%)  route 0.342ns (64.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/state_reg[0]/Q
                         net (fo=150, routed)         0.342     1.371    design_1_i/top_0/inst/state[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.416 r  design_1_i/top_0/inst/virusCounterQ[9]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/top_0/inst/virusCounterQ[9]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819     0.821    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[9]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121     1.208    design_1_i/top_0/inst/virusCounterQ_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.180%)  route 0.358ns (65.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/state_reg[0]/Q
                         net (fo=150, routed)         0.358     1.387    design_1_i/top_0/inst/state[0]
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.432 r  design_1_i/top_0/inst/virusCounterQ[15]_i_1/O
                         net (fo=1, routed)           0.000     1.432    design_1_i/top_0/inst/virusCounterQ[15]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.819     0.821    design_1_i/top_0/inst/clk2
    SLICE_X36Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.121     1.208    design_1_i/top_0/inst/virusCounterQ_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.947%)  route 0.354ns (61.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=161, routed)         0.354     1.370    design_1_i/top_0/inst/state[2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.098     1.468 r  design_1_i/top_0/inst/virusCounterQ[11]_i_1/O
                         net (fo=1, routed)           0.000     1.468    design_1_i/top_0/inst/virusCounterQ[11]_i_1_n_0
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.120     1.208    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.226ns (38.680%)  route 0.358ns (61.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=161, routed)         0.358     1.374    design_1_i/top_0/inst/state[2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.098     1.472 r  design_1_i/top_0/inst/virusCounterQ[14]_i_1/O
                         net (fo=1, routed)           0.000     1.472    design_1_i/top_0/inst/virusCounterQ[14]_i_1_n_0
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.121     1.209    design_1_i/top_0/inst/virusCounterQ_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.491%)  route 0.467ns (71.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/state_reg[1]/Q
                         net (fo=53, routed)          0.467     1.495    design_1_i/top_0/inst/state[1]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.540 r  design_1_i/top_0/inst/virusCounterQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.540    design_1_i/top_0/inst/virusCounterQ[0]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818     0.820    design_1_i/top_0/inst/clk2
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[0]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.266     1.086    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.121     1.207    design_1_i/top_0/inst/virusCounterQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.226ns (34.583%)  route 0.428ns (65.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=161, routed)         0.428     1.443    design_1_i/top_0/inst/state[2]
    SLICE_X36Y82         LUT6 (Prop_lut6_I2_O)        0.098     1.541 r  design_1_i/top_0/inst/virusCounterQ[4]_i_1/O
                         net (fo=1, routed)           0.000     1.541    design_1_i/top_0/inst/virusCounterQ[4]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818     0.820    design_1_i/top_0/inst/clk2
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.266     1.086    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.121     1.207    design_1_i/top_0/inst/virusCounterQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.103%)  route 0.476ns (71.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/state_reg[1]/Q
                         net (fo=53, routed)          0.476     1.504    design_1_i/top_0/inst/state[1]
    SLICE_X36Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.549 r  design_1_i/top_0/inst/virusCounterQ[7]_i_1/O
                         net (fo=1, routed)           0.000     1.549    design_1_i/top_0/inst/virusCounterQ[7]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.818     0.820    design_1_i/top_0/inst/clk2
    SLICE_X36Y82         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.266     1.086    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.121     1.207    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.226ns (33.722%)  route 0.444ns (66.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=161, routed)         0.444     1.460    design_1_i/top_0/inst/state[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I2_O)        0.098     1.558 r  design_1_i/top_0/inst/virusCounterQ[8]_i_1/O
                         net (fo=1, routed)           0.000     1.558    design_1_i/top_0/inst/virusCounterQ[8]_i_1_n_0
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X34Y83         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[8]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.121     1.209    design_1_i/top_0/inst/virusCounterQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.226ns (32.883%)  route 0.461ns (67.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.552     0.888    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y84         FDRE                                         r  design_1_i/top_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/top_0/inst/state_reg[2]/Q
                         net (fo=161, routed)         0.461     1.477    design_1_i/top_0/inst/state[2]
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.098     1.575 r  design_1_i/top_0/inst/virusCounterQ[20]_i_1/O
                         net (fo=1, routed)           0.000     1.575    design_1_i/top_0/inst/virusCounterQ[20]_i_1_n_0
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1244, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.820     0.822    design_1_i/top_0/inst/clk2
    SLICE_X36Y84         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.121     1.209    design_1_i/top_0/inst/virusCounterQ_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.366    





