Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Amin/Documents/FPGA_Project/Decoder2To4_Process_Case/tb_Example_05_Process_Decoder2to4_isim_beh.exe -prj C:/Users/Amin/Documents/FPGA_Project/Decoder2To4_Process_Case/tb_Example_05_Process_Decoder2to4_beh.prj work.tb_Example_05_Process_Decoder2to4 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Amin/Documents/FPGA_Project/Decoder2To4_Process_Case/Decoder2To4_Process_Case.vhd" into library work
Parsing VHDL file "C:/Users/Amin/Documents/FPGA_Project/Decoder2To4_Process_Case/Process_Decoder2to4_Case.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Example_05_Process_Decoder2to4 [example_05_process_decoder2to4_d...]
Compiling architecture behavioral of entity tb_example_05_process_decoder2to...
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/Amin/Documents/FPGA_Project/Decoder2To4_Process_Case/tb_Example_05_Process_Decoder2to4_isim_beh.exe
Fuse Memory Usage: 35512 KB
Fuse CPU Usage: 405 ms
