#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe866e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe86360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xeacf50 .functor NOT 1, L_0xed74f0, C4<0>, C4<0>, C4<0>;
L_0xed72d0 .functor XOR 2, L_0xed7190, L_0xed7230, C4<00>, C4<00>;
L_0xed73e0 .functor XOR 2, L_0xed72d0, L_0xed7340, C4<00>, C4<00>;
v0xed4420_0 .net "Y1_dut", 0 0, L_0xed6380;  1 drivers
v0xed44e0_0 .net "Y1_ref", 0 0, L_0xe8aa50;  1 drivers
v0xed4580_0 .net "Y3_dut", 0 0, L_0xed6ca0;  1 drivers
v0xed4650_0 .net "Y3_ref", 0 0, L_0xed5ab0;  1 drivers
v0xed4720_0 .net *"_ivl_10", 1 0, L_0xed7340;  1 drivers
v0xed4810_0 .net *"_ivl_12", 1 0, L_0xed73e0;  1 drivers
v0xed48b0_0 .net *"_ivl_2", 1 0, L_0xed70f0;  1 drivers
v0xed4970_0 .net *"_ivl_4", 1 0, L_0xed7190;  1 drivers
v0xed4a50_0 .net *"_ivl_6", 1 0, L_0xed7230;  1 drivers
v0xed4b30_0 .net *"_ivl_8", 1 0, L_0xed72d0;  1 drivers
v0xed4c10_0 .var "clk", 0 0;
v0xed4cb0_0 .var/2u "stats1", 223 0;
v0xed4d70_0 .var/2u "strobe", 0 0;
v0xed4e30_0 .net "tb_match", 0 0, L_0xed74f0;  1 drivers
v0xed4f00_0 .net "tb_mismatch", 0 0, L_0xeacf50;  1 drivers
v0xed4fa0_0 .net "w", 0 0, v0xed27a0_0;  1 drivers
v0xed5040_0 .net "y", 5 0, v0xed2840_0;  1 drivers
L_0xed70f0 .concat [ 1 1 0 0], L_0xed5ab0, L_0xe8aa50;
L_0xed7190 .concat [ 1 1 0 0], L_0xed5ab0, L_0xe8aa50;
L_0xed7230 .concat [ 1 1 0 0], L_0xed6ca0, L_0xed6380;
L_0xed7340 .concat [ 1 1 0 0], L_0xed5ab0, L_0xe8aa50;
L_0xed74f0 .cmp/eeq 2, L_0xed70f0, L_0xed73e0;
S_0xe9ef10 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xe86360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xe8aa50 .functor AND 1, L_0xed5260, v0xed27a0_0, C4<1>, C4<1>;
L_0xe9fbe0 .functor OR 1, L_0xed5420, L_0xed54c0, C4<0>, C4<0>;
L_0xeacfc0 .functor OR 1, L_0xe9fbe0, L_0xed55e0, C4<0>, C4<0>;
L_0xed5900 .functor OR 1, L_0xeacfc0, L_0xed5750, C4<0>, C4<0>;
L_0xed5a40 .functor NOT 1, v0xed27a0_0, C4<0>, C4<0>, C4<0>;
L_0xed5ab0 .functor AND 1, L_0xed5900, L_0xed5a40, C4<1>, C4<1>;
v0xead0c0_0 .net "Y1", 0 0, L_0xe8aa50;  alias, 1 drivers
v0xead160_0 .net "Y3", 0 0, L_0xed5ab0;  alias, 1 drivers
v0xe8ab60_0 .net *"_ivl_1", 0 0, L_0xed5260;  1 drivers
v0xe8ac30_0 .net *"_ivl_11", 0 0, L_0xed55e0;  1 drivers
v0xed17b0_0 .net *"_ivl_12", 0 0, L_0xeacfc0;  1 drivers
v0xed18e0_0 .net *"_ivl_15", 0 0, L_0xed5750;  1 drivers
v0xed19c0_0 .net *"_ivl_16", 0 0, L_0xed5900;  1 drivers
v0xed1aa0_0 .net *"_ivl_18", 0 0, L_0xed5a40;  1 drivers
v0xed1b80_0 .net *"_ivl_5", 0 0, L_0xed5420;  1 drivers
v0xed1cf0_0 .net *"_ivl_7", 0 0, L_0xed54c0;  1 drivers
v0xed1dd0_0 .net *"_ivl_8", 0 0, L_0xe9fbe0;  1 drivers
v0xed1eb0_0 .net "w", 0 0, v0xed27a0_0;  alias, 1 drivers
v0xed1f70_0 .net "y", 5 0, v0xed2840_0;  alias, 1 drivers
L_0xed5260 .part v0xed2840_0, 0, 1;
L_0xed5420 .part v0xed2840_0, 1, 1;
L_0xed54c0 .part v0xed2840_0, 2, 1;
L_0xed55e0 .part v0xed2840_0, 4, 1;
L_0xed5750 .part v0xed2840_0, 5, 1;
S_0xed20d0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xe86360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xed2330_0 .net "clk", 0 0, v0xed4c10_0;  1 drivers
v0xed2410_0 .var/2s "errored1", 31 0;
v0xed24f0_0 .var/2s "onehot_error", 31 0;
v0xed25b0_0 .net "tb_match", 0 0, L_0xed74f0;  alias, 1 drivers
v0xed2670_0 .var/2s "temp", 31 0;
v0xed27a0_0 .var "w", 0 0;
v0xed2840_0 .var "y", 5 0;
E_0xe993d0/0 .event negedge, v0xed2330_0;
E_0xe993d0/1 .event posedge, v0xed2330_0;
E_0xe993d0 .event/or E_0xe993d0/0, E_0xe993d0/1;
S_0xed2940 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xe86360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xed5cf0 .functor NOT 1, v0xed27a0_0, C4<0>, C4<0>, C4<0>;
L_0xed5d60 .functor AND 1, L_0xed5c50, L_0xed5cf0, C4<1>, C4<1>;
L_0xed5f10 .functor AND 1, L_0xed5e70, v0xed27a0_0, C4<1>, C4<1>;
L_0xed5fd0 .functor OR 1, L_0xed5d60, L_0xed5f10, C4<0>, C4<0>;
L_0xed61b0 .functor AND 1, L_0xed6110, v0xed27a0_0, C4<1>, C4<1>;
L_0xed6380 .functor OR 1, L_0xed5fd0, L_0xed61b0, C4<0>, C4<0>;
L_0xed65f0 .functor AND 1, L_0xed6520, v0xed27a0_0, C4<1>, C4<1>;
L_0xed6750 .functor NOT 1, v0xed27a0_0, C4<0>, C4<0>, C4<0>;
L_0xed6810 .functor AND 1, L_0xed66b0, L_0xed6750, C4<1>, C4<1>;
L_0xed6920 .functor OR 1, L_0xed65f0, L_0xed6810, C4<0>, C4<0>;
L_0xed6b70 .functor NOT 1, v0xed27a0_0, C4<0>, C4<0>, C4<0>;
L_0xed6be0 .functor AND 1, L_0xed6a90, L_0xed6b70, C4<1>, C4<1>;
L_0xed6d10 .functor OR 1, L_0xed6920, L_0xed6be0, C4<0>, C4<0>;
L_0xed6ec0 .functor AND 1, L_0xed6e20, v0xed27a0_0, C4<1>, C4<1>;
L_0xed6ca0 .functor OR 1, L_0xed6d10, L_0xed6ec0, C4<0>, C4<0>;
v0xed2be0_0 .net "Y1", 0 0, L_0xed6380;  alias, 1 drivers
v0xed2ca0_0 .net "Y3", 0 0, L_0xed6ca0;  alias, 1 drivers
v0xed2d60_0 .net *"_ivl_1", 0 0, L_0xed5c50;  1 drivers
v0xed2e50_0 .net *"_ivl_10", 0 0, L_0xed5fd0;  1 drivers
v0xed2f30_0 .net *"_ivl_13", 0 0, L_0xed6110;  1 drivers
v0xed3060_0 .net *"_ivl_14", 0 0, L_0xed61b0;  1 drivers
v0xed3140_0 .net *"_ivl_19", 0 0, L_0xed6520;  1 drivers
v0xed3220_0 .net *"_ivl_2", 0 0, L_0xed5cf0;  1 drivers
v0xed3300_0 .net *"_ivl_20", 0 0, L_0xed65f0;  1 drivers
v0xed3470_0 .net *"_ivl_23", 0 0, L_0xed66b0;  1 drivers
v0xed3550_0 .net *"_ivl_24", 0 0, L_0xed6750;  1 drivers
v0xed3630_0 .net *"_ivl_26", 0 0, L_0xed6810;  1 drivers
v0xed3710_0 .net *"_ivl_28", 0 0, L_0xed6920;  1 drivers
v0xed37f0_0 .net *"_ivl_31", 0 0, L_0xed6a90;  1 drivers
v0xed38d0_0 .net *"_ivl_32", 0 0, L_0xed6b70;  1 drivers
v0xed39b0_0 .net *"_ivl_34", 0 0, L_0xed6be0;  1 drivers
v0xed3a90_0 .net *"_ivl_36", 0 0, L_0xed6d10;  1 drivers
v0xed3b70_0 .net *"_ivl_39", 0 0, L_0xed6e20;  1 drivers
v0xed3c50_0 .net *"_ivl_4", 0 0, L_0xed5d60;  1 drivers
v0xed3d30_0 .net *"_ivl_40", 0 0, L_0xed6ec0;  1 drivers
v0xed3e10_0 .net *"_ivl_7", 0 0, L_0xed5e70;  1 drivers
v0xed3ef0_0 .net *"_ivl_8", 0 0, L_0xed5f10;  1 drivers
v0xed3fd0_0 .net "w", 0 0, v0xed27a0_0;  alias, 1 drivers
v0xed4070_0 .net "y", 5 0, v0xed2840_0;  alias, 1 drivers
L_0xed5c50 .part v0xed2840_0, 0, 1;
L_0xed5e70 .part v0xed2840_0, 1, 1;
L_0xed6110 .part v0xed2840_0, 3, 1;
L_0xed6520 .part v0xed2840_0, 1, 1;
L_0xed66b0 .part v0xed2840_0, 2, 1;
L_0xed6a90 .part v0xed2840_0, 3, 1;
L_0xed6e20 .part v0xed2840_0, 5, 1;
S_0xed4200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xe86360;
 .timescale -12 -12;
E_0xe98f20 .event anyedge, v0xed4d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xed4d70_0;
    %nor/r;
    %assign/vec4 v0xed4d70_0, 0;
    %wait E_0xe98f20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xed20d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xed2410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xed24f0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xed20d0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe993d0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xed2840_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xed27a0_0, 0;
    %load/vec4 v0xed25b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed24f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xed24f0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xed2410_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe993d0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xed2670_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xed2670_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xed2670_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xed2670_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xed2670_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xed2670_0;
    %pad/s 6;
    %assign/vec4 v0xed2840_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xed27a0_0, 0;
    %load/vec4 v0xed25b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed2410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xed2410_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xed24f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xed2410_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xed24f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xed2410_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xe86360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed4c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xed4d70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe86360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xed4c10_0;
    %inv;
    %store/vec4 v0xed4c10_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xe86360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xed2330_0, v0xed4f00_0, v0xed5040_0, v0xed4fa0_0, v0xed44e0_0, v0xed4420_0, v0xed4650_0, v0xed4580_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe86360;
T_6 ;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xe86360;
T_7 ;
    %wait E_0xe993d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed4cb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed4cb0_0, 4, 32;
    %load/vec4 v0xed4e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed4cb0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xed4cb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed4cb0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xed44e0_0;
    %load/vec4 v0xed44e0_0;
    %load/vec4 v0xed4420_0;
    %xor;
    %load/vec4 v0xed44e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed4cb0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed4cb0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xed4650_0;
    %load/vec4 v0xed4650_0;
    %load/vec4 v0xed4580_0;
    %xor;
    %load/vec4 v0xed4650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed4cb0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xed4cb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xed4cb0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/2012_q2b/iter1/response2/top_module.sv";
