// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linear_activation (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_in_V_V_dout,
        data_in_V_V_empty_n,
        data_in_V_V_read,
        data_out_V_V_din,
        data_out_V_V_full_n,
        data_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_state5 = 5'd4;
parameter    ap_ST_fsm_pp1_stage0 = 5'd8;
parameter    ap_ST_fsm_state9 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] data_in_V_V_dout;
input   data_in_V_V_empty_n;
output   data_in_V_V_read;
output  [31:0] data_out_V_V_din;
input   data_out_V_V_full_n;
output   data_out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_in_V_V_read;
reg data_out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [9:0] L1_WEIGHTS_V_address0;
reg    L1_WEIGHTS_V_ce0;
wire   [511:0] L1_WEIGHTS_V_q0;
wire   [5:0] L1_BIAS_V_address0;
reg    L1_BIAS_V_ce0;
wire   [7:0] L1_BIAS_V_q0;
reg    data_in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond2_reg_2881;
reg    data_out_V_V_blk_n;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond_reg_3860;
reg   [0:0] ap_reg_pp1_iter1_exitcond_reg_3860;
reg   [24:0] acc_63_V_reg_377;
reg   [24:0] acc_62_V_reg_389;
reg   [24:0] acc_61_V_reg_401;
reg   [24:0] acc_60_V_reg_413;
reg   [24:0] acc_59_V_reg_425;
reg   [24:0] acc_58_V_reg_437;
reg   [24:0] acc_57_V_reg_449;
reg   [24:0] acc_56_V_reg_461;
reg   [24:0] acc_55_V_reg_473;
reg   [24:0] acc_54_V_reg_485;
reg   [24:0] acc_53_V_reg_497;
reg   [24:0] acc_52_V_reg_509;
reg   [24:0] acc_51_V_reg_521;
reg   [24:0] acc_50_V_reg_533;
reg   [24:0] acc_49_V_reg_545;
reg   [24:0] acc_48_V_reg_557;
reg   [24:0] acc_47_V_reg_569;
reg   [24:0] acc_46_V_reg_581;
reg   [24:0] acc_45_V_reg_593;
reg   [24:0] acc_44_V_reg_605;
reg   [24:0] acc_43_V_reg_617;
reg   [24:0] acc_42_V_reg_629;
reg   [24:0] acc_41_V_reg_641;
reg   [24:0] acc_40_V_reg_653;
reg   [24:0] acc_39_V_reg_665;
reg   [24:0] acc_38_V_reg_677;
reg   [24:0] acc_37_V_reg_689;
reg   [24:0] acc_36_V_reg_701;
reg   [24:0] acc_35_V_reg_713;
reg   [24:0] acc_34_V_reg_725;
reg   [24:0] acc_33_V_reg_737;
reg   [24:0] acc_32_V_reg_749;
reg   [24:0] acc_31_V_reg_761;
reg   [24:0] acc_30_V_reg_773;
reg   [24:0] acc_29_V_reg_785;
reg   [24:0] acc_28_V_reg_797;
reg   [24:0] acc_27_V_reg_809;
reg   [24:0] acc_26_V_reg_821;
reg   [24:0] acc_25_V_reg_833;
reg   [24:0] acc_24_V_reg_845;
reg   [24:0] acc_23_V_reg_857;
reg   [24:0] acc_22_V_reg_869;
reg   [24:0] acc_21_V_reg_881;
reg   [24:0] acc_20_V_reg_893;
reg   [24:0] acc_19_V_reg_905;
reg   [24:0] acc_18_V_reg_917;
reg   [24:0] acc_17_V_reg_929;
reg   [24:0] acc_16_V_reg_941;
reg   [24:0] acc_15_V_reg_953;
reg   [24:0] acc_14_V_reg_965;
reg   [24:0] acc_13_V_reg_977;
reg   [24:0] acc_12_V_reg_989;
reg   [24:0] acc_11_V_reg_1001;
reg   [24:0] acc_10_V_reg_1013;
reg   [24:0] acc_9_V_reg_1025;
reg   [24:0] acc_8_V_reg_1037;
reg   [24:0] acc_7_V_reg_1049;
reg   [24:0] acc_6_V_reg_1061;
reg   [24:0] acc_5_V_reg_1073;
reg   [24:0] acc_4_V_reg_1085;
reg   [24:0] acc_3_V_reg_1097;
reg   [24:0] acc_2_V_reg_1109;
reg   [24:0] acc_1_V_reg_1121;
reg   [24:0] acc_0_V_reg_1133;
reg   [9:0] ii_reg_1145;
reg   [6:0] ires_reg_1156;
wire   [0:0] exitcond2_fu_1167_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond2_reg_2881;
wire   [9:0] ii_2_fu_1173_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [7:0] tmp_V_2_reg_2895;
wire   [7:0] tmp_4_fu_1184_p1;
reg  signed [7:0] tmp_4_reg_2900;
reg  signed [7:0] tmp_6_reg_2905;
reg  signed [7:0] tmp_7_reg_2910;
reg  signed [7:0] tmp_8_reg_2915;
reg  signed [7:0] tmp_9_reg_2920;
reg  signed [7:0] tmp_3_reg_2925;
reg  signed [7:0] tmp_5_reg_2930;
reg  signed [7:0] tmp_10_reg_2935;
reg  signed [7:0] tmp_11_reg_2940;
reg  signed [7:0] tmp_12_reg_2945;
reg  signed [7:0] tmp_13_reg_2950;
reg  signed [7:0] tmp_14_reg_2955;
reg  signed [7:0] tmp_15_reg_2960;
reg  signed [7:0] tmp_16_reg_2965;
reg  signed [7:0] tmp_17_reg_2970;
reg  signed [7:0] tmp_18_reg_2975;
reg  signed [7:0] tmp_19_reg_2980;
reg  signed [7:0] tmp_20_reg_2985;
reg  signed [7:0] tmp_21_reg_2990;
reg  signed [7:0] tmp_22_reg_2995;
reg  signed [7:0] tmp_23_reg_3000;
reg  signed [7:0] tmp_24_reg_3005;
reg  signed [7:0] tmp_25_reg_3010;
reg  signed [7:0] tmp_26_reg_3015;
reg  signed [7:0] tmp_27_reg_3020;
reg  signed [7:0] tmp_28_reg_3025;
reg  signed [7:0] tmp_29_reg_3030;
reg  signed [7:0] tmp_30_reg_3035;
reg  signed [7:0] tmp_31_reg_3040;
reg  signed [7:0] tmp_32_reg_3045;
reg  signed [7:0] tmp_33_reg_3050;
reg  signed [7:0] tmp_34_reg_3055;
reg  signed [7:0] tmp_35_reg_3060;
reg  signed [7:0] tmp_36_reg_3065;
reg  signed [7:0] tmp_37_reg_3070;
reg  signed [7:0] tmp_38_reg_3075;
reg  signed [7:0] tmp_39_reg_3080;
reg  signed [7:0] tmp_40_reg_3085;
reg  signed [7:0] tmp_41_reg_3090;
reg  signed [7:0] tmp_42_reg_3095;
reg  signed [7:0] tmp_43_reg_3100;
reg  signed [7:0] tmp_44_reg_3105;
reg  signed [7:0] tmp_45_reg_3110;
reg  signed [7:0] tmp_46_reg_3115;
reg  signed [7:0] tmp_47_reg_3120;
reg  signed [7:0] tmp_48_reg_3125;
reg  signed [7:0] tmp_49_reg_3130;
reg  signed [7:0] tmp_50_reg_3135;
reg  signed [7:0] tmp_51_reg_3140;
reg  signed [7:0] tmp_52_reg_3145;
reg  signed [7:0] tmp_53_reg_3150;
reg  signed [7:0] tmp_54_reg_3155;
reg  signed [7:0] tmp_55_reg_3160;
reg  signed [7:0] tmp_56_reg_3165;
reg  signed [7:0] tmp_57_reg_3170;
reg  signed [7:0] tmp_58_reg_3175;
reg  signed [7:0] tmp_59_reg_3180;
reg  signed [7:0] tmp_60_reg_3185;
reg  signed [7:0] tmp_61_reg_3190;
reg  signed [7:0] tmp_62_reg_3195;
reg  signed [7:0] tmp_63_reg_3200;
reg  signed [7:0] tmp_64_reg_3205;
reg  signed [7:0] tmp_65_reg_3210;
reg  signed [7:0] tmp_66_reg_3215;
wire  signed [24:0] grp_fu_2369_p3;
reg    ap_enable_reg_pp0_iter2;
wire  signed [24:0] grp_fu_2377_p3;
wire  signed [24:0] grp_fu_2385_p3;
wire  signed [24:0] grp_fu_2393_p3;
wire  signed [24:0] grp_fu_2401_p3;
wire  signed [24:0] grp_fu_2409_p3;
wire  signed [24:0] grp_fu_2417_p3;
wire  signed [24:0] grp_fu_2425_p3;
wire  signed [24:0] grp_fu_2433_p3;
wire  signed [24:0] grp_fu_2441_p3;
wire  signed [24:0] grp_fu_2449_p3;
wire  signed [24:0] grp_fu_2457_p3;
wire  signed [24:0] grp_fu_2465_p3;
wire  signed [24:0] grp_fu_2473_p3;
wire  signed [24:0] grp_fu_2481_p3;
wire  signed [24:0] grp_fu_2489_p3;
wire  signed [24:0] grp_fu_2497_p3;
wire  signed [24:0] grp_fu_2505_p3;
wire  signed [24:0] grp_fu_2513_p3;
wire  signed [24:0] grp_fu_2521_p3;
wire  signed [24:0] grp_fu_2529_p3;
wire  signed [24:0] grp_fu_2537_p3;
wire  signed [24:0] grp_fu_2545_p3;
wire  signed [24:0] grp_fu_2553_p3;
wire  signed [24:0] grp_fu_2561_p3;
wire  signed [24:0] grp_fu_2569_p3;
wire  signed [24:0] grp_fu_2577_p3;
wire  signed [24:0] grp_fu_2585_p3;
wire  signed [24:0] grp_fu_2593_p3;
wire  signed [24:0] grp_fu_2601_p3;
wire  signed [24:0] grp_fu_2609_p3;
wire  signed [24:0] grp_fu_2617_p3;
wire  signed [24:0] grp_fu_2625_p3;
wire  signed [24:0] grp_fu_2633_p3;
wire  signed [24:0] grp_fu_2641_p3;
wire  signed [24:0] grp_fu_2649_p3;
wire  signed [24:0] grp_fu_2657_p3;
wire  signed [24:0] grp_fu_2665_p3;
wire  signed [24:0] grp_fu_2673_p3;
wire  signed [24:0] grp_fu_2681_p3;
wire  signed [24:0] grp_fu_2689_p3;
wire  signed [24:0] grp_fu_2697_p3;
wire  signed [24:0] grp_fu_2705_p3;
wire  signed [24:0] grp_fu_2713_p3;
wire  signed [24:0] grp_fu_2721_p3;
wire  signed [24:0] grp_fu_2729_p3;
wire  signed [24:0] grp_fu_2737_p3;
wire  signed [24:0] grp_fu_2745_p3;
wire  signed [24:0] grp_fu_2753_p3;
wire  signed [24:0] grp_fu_2761_p3;
wire  signed [24:0] grp_fu_2769_p3;
wire  signed [24:0] grp_fu_2777_p3;
wire  signed [24:0] grp_fu_2785_p3;
wire  signed [24:0] grp_fu_2793_p3;
wire  signed [24:0] grp_fu_2801_p3;
wire  signed [24:0] grp_fu_2809_p3;
wire  signed [24:0] grp_fu_2817_p3;
wire  signed [24:0] grp_fu_2825_p3;
wire  signed [24:0] grp_fu_2833_p3;
wire  signed [24:0] grp_fu_2841_p3;
wire  signed [24:0] grp_fu_2849_p3;
wire  signed [24:0] grp_fu_2857_p3;
wire  signed [24:0] grp_fu_2865_p3;
wire  signed [24:0] grp_fu_2873_p3;
wire  signed [31:0] acc_63_V_0_cast_fu_2013_p1;
reg  signed [31:0] acc_63_V_0_cast_reg_3540;
wire    ap_CS_fsm_state5;
wire  signed [31:0] acc_62_V_0_cast_fu_2017_p1;
reg  signed [31:0] acc_62_V_0_cast_reg_3545;
wire  signed [31:0] acc_61_V_0_cast_fu_2021_p1;
reg  signed [31:0] acc_61_V_0_cast_reg_3550;
wire  signed [31:0] acc_60_V_0_cast_fu_2025_p1;
reg  signed [31:0] acc_60_V_0_cast_reg_3555;
wire  signed [31:0] acc_59_V_0_cast_fu_2029_p1;
reg  signed [31:0] acc_59_V_0_cast_reg_3560;
wire  signed [31:0] acc_58_V_0_cast_fu_2033_p1;
reg  signed [31:0] acc_58_V_0_cast_reg_3565;
wire  signed [31:0] acc_57_V_0_cast_fu_2037_p1;
reg  signed [31:0] acc_57_V_0_cast_reg_3570;
wire  signed [31:0] acc_56_V_0_cast_fu_2041_p1;
reg  signed [31:0] acc_56_V_0_cast_reg_3575;
wire  signed [31:0] acc_55_V_0_cast_fu_2045_p1;
reg  signed [31:0] acc_55_V_0_cast_reg_3580;
wire  signed [31:0] acc_54_V_0_cast_fu_2049_p1;
reg  signed [31:0] acc_54_V_0_cast_reg_3585;
wire  signed [31:0] acc_53_V_0_cast_fu_2053_p1;
reg  signed [31:0] acc_53_V_0_cast_reg_3590;
wire  signed [31:0] acc_52_V_0_cast_fu_2057_p1;
reg  signed [31:0] acc_52_V_0_cast_reg_3595;
wire  signed [31:0] acc_51_V_0_cast_fu_2061_p1;
reg  signed [31:0] acc_51_V_0_cast_reg_3600;
wire  signed [31:0] acc_50_V_0_cast_fu_2065_p1;
reg  signed [31:0] acc_50_V_0_cast_reg_3605;
wire  signed [31:0] acc_49_V_0_cast_fu_2069_p1;
reg  signed [31:0] acc_49_V_0_cast_reg_3610;
wire  signed [31:0] acc_48_V_0_cast_fu_2073_p1;
reg  signed [31:0] acc_48_V_0_cast_reg_3615;
wire  signed [31:0] acc_47_V_0_cast_fu_2077_p1;
reg  signed [31:0] acc_47_V_0_cast_reg_3620;
wire  signed [31:0] acc_46_V_0_cast_fu_2081_p1;
reg  signed [31:0] acc_46_V_0_cast_reg_3625;
wire  signed [31:0] acc_45_V_0_cast_fu_2085_p1;
reg  signed [31:0] acc_45_V_0_cast_reg_3630;
wire  signed [31:0] acc_44_V_0_cast_fu_2089_p1;
reg  signed [31:0] acc_44_V_0_cast_reg_3635;
wire  signed [31:0] acc_43_V_0_cast_fu_2093_p1;
reg  signed [31:0] acc_43_V_0_cast_reg_3640;
wire  signed [31:0] acc_42_V_0_cast_fu_2097_p1;
reg  signed [31:0] acc_42_V_0_cast_reg_3645;
wire  signed [31:0] acc_41_V_0_cast_fu_2101_p1;
reg  signed [31:0] acc_41_V_0_cast_reg_3650;
wire  signed [31:0] acc_40_V_0_cast_fu_2105_p1;
reg  signed [31:0] acc_40_V_0_cast_reg_3655;
wire  signed [31:0] acc_39_V_0_cast_fu_2109_p1;
reg  signed [31:0] acc_39_V_0_cast_reg_3660;
wire  signed [31:0] acc_38_V_0_cast_fu_2113_p1;
reg  signed [31:0] acc_38_V_0_cast_reg_3665;
wire  signed [31:0] acc_37_V_0_cast_fu_2117_p1;
reg  signed [31:0] acc_37_V_0_cast_reg_3670;
wire  signed [31:0] acc_36_V_0_cast_fu_2121_p1;
reg  signed [31:0] acc_36_V_0_cast_reg_3675;
wire  signed [31:0] acc_35_V_0_cast_fu_2125_p1;
reg  signed [31:0] acc_35_V_0_cast_reg_3680;
wire  signed [31:0] acc_34_V_0_cast_fu_2129_p1;
reg  signed [31:0] acc_34_V_0_cast_reg_3685;
wire  signed [31:0] acc_33_V_0_cast_fu_2133_p1;
reg  signed [31:0] acc_33_V_0_cast_reg_3690;
wire  signed [31:0] acc_32_V_0_cast_fu_2137_p1;
reg  signed [31:0] acc_32_V_0_cast_reg_3695;
wire  signed [31:0] acc_31_V_0_cast_fu_2141_p1;
reg  signed [31:0] acc_31_V_0_cast_reg_3700;
wire  signed [31:0] acc_30_V_0_cast_fu_2145_p1;
reg  signed [31:0] acc_30_V_0_cast_reg_3705;
wire  signed [31:0] acc_29_V_0_cast_fu_2149_p1;
reg  signed [31:0] acc_29_V_0_cast_reg_3710;
wire  signed [31:0] acc_28_V_0_cast_fu_2153_p1;
reg  signed [31:0] acc_28_V_0_cast_reg_3715;
wire  signed [31:0] acc_27_V_0_cast_fu_2157_p1;
reg  signed [31:0] acc_27_V_0_cast_reg_3720;
wire  signed [31:0] acc_26_V_0_cast_fu_2161_p1;
reg  signed [31:0] acc_26_V_0_cast_reg_3725;
wire  signed [31:0] acc_25_V_0_cast_fu_2165_p1;
reg  signed [31:0] acc_25_V_0_cast_reg_3730;
wire  signed [31:0] acc_24_V_0_cast_fu_2169_p1;
reg  signed [31:0] acc_24_V_0_cast_reg_3735;
wire  signed [31:0] acc_23_V_0_cast_fu_2173_p1;
reg  signed [31:0] acc_23_V_0_cast_reg_3740;
wire  signed [31:0] acc_22_V_0_cast_fu_2177_p1;
reg  signed [31:0] acc_22_V_0_cast_reg_3745;
wire  signed [31:0] acc_21_V_0_cast_fu_2181_p1;
reg  signed [31:0] acc_21_V_0_cast_reg_3750;
wire  signed [31:0] acc_20_V_0_cast_fu_2185_p1;
reg  signed [31:0] acc_20_V_0_cast_reg_3755;
wire  signed [31:0] acc_19_V_0_cast_fu_2189_p1;
reg  signed [31:0] acc_19_V_0_cast_reg_3760;
wire  signed [31:0] acc_18_V_0_cast_fu_2193_p1;
reg  signed [31:0] acc_18_V_0_cast_reg_3765;
wire  signed [31:0] acc_17_V_0_cast_fu_2197_p1;
reg  signed [31:0] acc_17_V_0_cast_reg_3770;
wire  signed [31:0] acc_16_V_0_cast_fu_2201_p1;
reg  signed [31:0] acc_16_V_0_cast_reg_3775;
wire  signed [31:0] acc_15_V_0_cast_fu_2205_p1;
reg  signed [31:0] acc_15_V_0_cast_reg_3780;
wire  signed [31:0] acc_14_V_0_cast_fu_2209_p1;
reg  signed [31:0] acc_14_V_0_cast_reg_3785;
wire  signed [31:0] acc_13_V_0_cast_fu_2213_p1;
reg  signed [31:0] acc_13_V_0_cast_reg_3790;
wire  signed [31:0] acc_12_V_0_cast_fu_2217_p1;
reg  signed [31:0] acc_12_V_0_cast_reg_3795;
wire  signed [31:0] acc_11_V_0_cast_fu_2221_p1;
reg  signed [31:0] acc_11_V_0_cast_reg_3800;
wire  signed [31:0] acc_10_V_0_cast_fu_2225_p1;
reg  signed [31:0] acc_10_V_0_cast_reg_3805;
wire  signed [31:0] acc_9_V_0_cast_fu_2229_p1;
reg  signed [31:0] acc_9_V_0_cast_reg_3810;
wire  signed [31:0] acc_8_V_0_cast_fu_2233_p1;
reg  signed [31:0] acc_8_V_0_cast_reg_3815;
wire  signed [31:0] acc_7_V_0_cast_fu_2237_p1;
reg  signed [31:0] acc_7_V_0_cast_reg_3820;
wire  signed [31:0] acc_6_V_0_cast_fu_2241_p1;
reg  signed [31:0] acc_6_V_0_cast_reg_3825;
wire  signed [31:0] acc_5_V_0_cast_fu_2245_p1;
reg  signed [31:0] acc_5_V_0_cast_reg_3830;
wire  signed [31:0] acc_4_V_0_cast_fu_2249_p1;
reg  signed [31:0] acc_4_V_0_cast_reg_3835;
wire  signed [31:0] acc_3_V_0_cast_fu_2253_p1;
reg  signed [31:0] acc_3_V_0_cast_reg_3840;
wire  signed [31:0] acc_2_V_0_cast_fu_2257_p1;
reg  signed [31:0] acc_2_V_0_cast_reg_3845;
wire  signed [31:0] acc_1_V_0_cast_fu_2261_p1;
reg  signed [31:0] acc_1_V_0_cast_reg_3850;
wire  signed [31:0] acc_0_V_0_cast_fu_2265_p1;
reg  signed [31:0] acc_0_V_0_cast_reg_3855;
wire   [0:0] exitcond_fu_2269_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state7_pp1_stage0_iter1;
reg    ap_block_state8_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
wire   [6:0] ires_1_fu_2275_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] tmp_68_fu_2290_p66;
reg   [31:0] tmp_68_reg_3874;
wire   [31:0] tmp_V_fu_2364_p2;
reg   [31:0] tmp_V_reg_3879;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter1;
wire   [63:0] tmp_s_fu_1179_p1;
wire   [63:0] tmp_1_fu_2281_p1;
reg    ap_block_pp1_stage0_01001;
wire   [5:0] tmp_68_fu_2290_p65;
wire  signed [31:0] tmp_2_fu_2360_p1;
wire  signed [7:0] grp_fu_2369_p1;
wire  signed [15:0] lhs_V_fu_1818_p1;
wire  signed [7:0] grp_fu_2377_p1;
wire  signed [7:0] grp_fu_2385_p1;
wire  signed [7:0] grp_fu_2393_p1;
wire  signed [7:0] grp_fu_2401_p1;
wire  signed [7:0] grp_fu_2409_p1;
wire  signed [7:0] grp_fu_2417_p1;
wire  signed [7:0] grp_fu_2425_p1;
wire  signed [7:0] grp_fu_2433_p1;
wire  signed [7:0] grp_fu_2441_p1;
wire  signed [7:0] grp_fu_2449_p1;
wire  signed [7:0] grp_fu_2457_p1;
wire  signed [7:0] grp_fu_2465_p1;
wire  signed [7:0] grp_fu_2473_p1;
wire  signed [7:0] grp_fu_2481_p1;
wire  signed [7:0] grp_fu_2489_p1;
wire  signed [7:0] grp_fu_2497_p1;
wire  signed [7:0] grp_fu_2505_p1;
wire  signed [7:0] grp_fu_2513_p1;
wire  signed [7:0] grp_fu_2521_p1;
wire  signed [7:0] grp_fu_2529_p1;
wire  signed [7:0] grp_fu_2537_p1;
wire  signed [7:0] grp_fu_2545_p1;
wire  signed [7:0] grp_fu_2553_p1;
wire  signed [7:0] grp_fu_2561_p1;
wire  signed [7:0] grp_fu_2569_p1;
wire  signed [7:0] grp_fu_2577_p1;
wire  signed [7:0] grp_fu_2585_p1;
wire  signed [7:0] grp_fu_2593_p1;
wire  signed [7:0] grp_fu_2601_p1;
wire  signed [7:0] grp_fu_2609_p1;
wire  signed [7:0] grp_fu_2617_p1;
wire  signed [7:0] grp_fu_2625_p1;
wire  signed [7:0] grp_fu_2633_p1;
wire  signed [7:0] grp_fu_2641_p1;
wire  signed [7:0] grp_fu_2649_p1;
wire  signed [7:0] grp_fu_2657_p1;
wire  signed [7:0] grp_fu_2665_p1;
wire  signed [7:0] grp_fu_2673_p1;
wire  signed [7:0] grp_fu_2681_p1;
wire  signed [7:0] grp_fu_2689_p1;
wire  signed [7:0] grp_fu_2697_p1;
wire  signed [7:0] grp_fu_2705_p1;
wire  signed [7:0] grp_fu_2713_p1;
wire  signed [7:0] grp_fu_2721_p1;
wire  signed [7:0] grp_fu_2729_p1;
wire  signed [7:0] grp_fu_2737_p1;
wire  signed [7:0] grp_fu_2745_p1;
wire  signed [7:0] grp_fu_2753_p1;
wire  signed [7:0] grp_fu_2761_p1;
wire  signed [7:0] grp_fu_2769_p1;
wire  signed [7:0] grp_fu_2777_p1;
wire  signed [7:0] grp_fu_2785_p1;
wire  signed [7:0] grp_fu_2793_p1;
wire  signed [7:0] grp_fu_2801_p1;
wire  signed [7:0] grp_fu_2809_p1;
wire  signed [7:0] grp_fu_2817_p1;
wire  signed [7:0] grp_fu_2825_p1;
wire  signed [7:0] grp_fu_2833_p1;
wire  signed [7:0] grp_fu_2841_p1;
wire  signed [7:0] grp_fu_2849_p1;
wire  signed [7:0] grp_fu_2857_p1;
wire  signed [7:0] grp_fu_2865_p1;
wire  signed [7:0] grp_fu_2873_p1;
wire    ap_CS_fsm_state9;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

linear_activationbkb #(
    .DataWidth( 512 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
L1_WEIGHTS_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L1_WEIGHTS_V_address0),
    .ce0(L1_WEIGHTS_V_ce0),
    .q0(L1_WEIGHTS_V_q0)
);

linear_activationcud #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
L1_BIAS_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L1_BIAS_V_address0),
    .ce0(L1_BIAS_V_ce0),
    .q0(L1_BIAS_V_q0)
);

mnist_mux_646_32_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mnist_mux_646_32_dEe_U9(
    .din0(acc_0_V_0_cast_reg_3855),
    .din1(acc_1_V_0_cast_reg_3850),
    .din2(acc_2_V_0_cast_reg_3845),
    .din3(acc_3_V_0_cast_reg_3840),
    .din4(acc_4_V_0_cast_reg_3835),
    .din5(acc_5_V_0_cast_reg_3830),
    .din6(acc_6_V_0_cast_reg_3825),
    .din7(acc_7_V_0_cast_reg_3820),
    .din8(acc_8_V_0_cast_reg_3815),
    .din9(acc_9_V_0_cast_reg_3810),
    .din10(acc_10_V_0_cast_reg_3805),
    .din11(acc_11_V_0_cast_reg_3800),
    .din12(acc_12_V_0_cast_reg_3795),
    .din13(acc_13_V_0_cast_reg_3790),
    .din14(acc_14_V_0_cast_reg_3785),
    .din15(acc_15_V_0_cast_reg_3780),
    .din16(acc_16_V_0_cast_reg_3775),
    .din17(acc_17_V_0_cast_reg_3770),
    .din18(acc_18_V_0_cast_reg_3765),
    .din19(acc_19_V_0_cast_reg_3760),
    .din20(acc_20_V_0_cast_reg_3755),
    .din21(acc_21_V_0_cast_reg_3750),
    .din22(acc_22_V_0_cast_reg_3745),
    .din23(acc_23_V_0_cast_reg_3740),
    .din24(acc_24_V_0_cast_reg_3735),
    .din25(acc_25_V_0_cast_reg_3730),
    .din26(acc_26_V_0_cast_reg_3725),
    .din27(acc_27_V_0_cast_reg_3720),
    .din28(acc_28_V_0_cast_reg_3715),
    .din29(acc_29_V_0_cast_reg_3710),
    .din30(acc_30_V_0_cast_reg_3705),
    .din31(acc_31_V_0_cast_reg_3700),
    .din32(acc_32_V_0_cast_reg_3695),
    .din33(acc_33_V_0_cast_reg_3690),
    .din34(acc_34_V_0_cast_reg_3685),
    .din35(acc_35_V_0_cast_reg_3680),
    .din36(acc_36_V_0_cast_reg_3675),
    .din37(acc_37_V_0_cast_reg_3670),
    .din38(acc_38_V_0_cast_reg_3665),
    .din39(acc_39_V_0_cast_reg_3660),
    .din40(acc_40_V_0_cast_reg_3655),
    .din41(acc_41_V_0_cast_reg_3650),
    .din42(acc_42_V_0_cast_reg_3645),
    .din43(acc_43_V_0_cast_reg_3640),
    .din44(acc_44_V_0_cast_reg_3635),
    .din45(acc_45_V_0_cast_reg_3630),
    .din46(acc_46_V_0_cast_reg_3625),
    .din47(acc_47_V_0_cast_reg_3620),
    .din48(acc_48_V_0_cast_reg_3615),
    .din49(acc_49_V_0_cast_reg_3610),
    .din50(acc_50_V_0_cast_reg_3605),
    .din51(acc_51_V_0_cast_reg_3600),
    .din52(acc_52_V_0_cast_reg_3595),
    .din53(acc_53_V_0_cast_reg_3590),
    .din54(acc_54_V_0_cast_reg_3585),
    .din55(acc_55_V_0_cast_reg_3580),
    .din56(acc_56_V_0_cast_reg_3575),
    .din57(acc_57_V_0_cast_reg_3570),
    .din58(acc_58_V_0_cast_reg_3565),
    .din59(acc_59_V_0_cast_reg_3560),
    .din60(acc_60_V_0_cast_reg_3555),
    .din61(acc_61_V_0_cast_reg_3550),
    .din62(acc_62_V_0_cast_reg_3545),
    .din63(acc_63_V_0_cast_reg_3540),
    .din64(tmp_68_fu_2290_p65),
    .dout(tmp_68_fu_2290_p66)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U10(
    .din0(tmp_4_reg_2900),
    .din1(grp_fu_2369_p1),
    .din2(acc_0_V_reg_1133),
    .dout(grp_fu_2369_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U11(
    .din0(tmp_6_reg_2905),
    .din1(grp_fu_2377_p1),
    .din2(acc_1_V_reg_1121),
    .dout(grp_fu_2377_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U12(
    .din0(tmp_7_reg_2910),
    .din1(grp_fu_2385_p1),
    .din2(acc_2_V_reg_1109),
    .dout(grp_fu_2385_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U13(
    .din0(tmp_8_reg_2915),
    .din1(grp_fu_2393_p1),
    .din2(acc_3_V_reg_1097),
    .dout(grp_fu_2393_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U14(
    .din0(tmp_9_reg_2920),
    .din1(grp_fu_2401_p1),
    .din2(acc_4_V_reg_1085),
    .dout(grp_fu_2401_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U15(
    .din0(tmp_3_reg_2925),
    .din1(grp_fu_2409_p1),
    .din2(acc_5_V_reg_1073),
    .dout(grp_fu_2409_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U16(
    .din0(tmp_5_reg_2930),
    .din1(grp_fu_2417_p1),
    .din2(acc_6_V_reg_1061),
    .dout(grp_fu_2417_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U17(
    .din0(tmp_10_reg_2935),
    .din1(grp_fu_2425_p1),
    .din2(acc_7_V_reg_1049),
    .dout(grp_fu_2425_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U18(
    .din0(tmp_11_reg_2940),
    .din1(grp_fu_2433_p1),
    .din2(acc_8_V_reg_1037),
    .dout(grp_fu_2433_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U19(
    .din0(tmp_12_reg_2945),
    .din1(grp_fu_2441_p1),
    .din2(acc_9_V_reg_1025),
    .dout(grp_fu_2441_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U20(
    .din0(tmp_13_reg_2950),
    .din1(grp_fu_2449_p1),
    .din2(acc_10_V_reg_1013),
    .dout(grp_fu_2449_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U21(
    .din0(tmp_14_reg_2955),
    .din1(grp_fu_2457_p1),
    .din2(acc_11_V_reg_1001),
    .dout(grp_fu_2457_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U22(
    .din0(tmp_15_reg_2960),
    .din1(grp_fu_2465_p1),
    .din2(acc_12_V_reg_989),
    .dout(grp_fu_2465_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U23(
    .din0(tmp_16_reg_2965),
    .din1(grp_fu_2473_p1),
    .din2(acc_13_V_reg_977),
    .dout(grp_fu_2473_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U24(
    .din0(tmp_17_reg_2970),
    .din1(grp_fu_2481_p1),
    .din2(acc_14_V_reg_965),
    .dout(grp_fu_2481_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U25(
    .din0(tmp_18_reg_2975),
    .din1(grp_fu_2489_p1),
    .din2(acc_15_V_reg_953),
    .dout(grp_fu_2489_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U26(
    .din0(tmp_19_reg_2980),
    .din1(grp_fu_2497_p1),
    .din2(acc_16_V_reg_941),
    .dout(grp_fu_2497_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U27(
    .din0(tmp_20_reg_2985),
    .din1(grp_fu_2505_p1),
    .din2(acc_17_V_reg_929),
    .dout(grp_fu_2505_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U28(
    .din0(tmp_21_reg_2990),
    .din1(grp_fu_2513_p1),
    .din2(acc_18_V_reg_917),
    .dout(grp_fu_2513_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U29(
    .din0(tmp_22_reg_2995),
    .din1(grp_fu_2521_p1),
    .din2(acc_19_V_reg_905),
    .dout(grp_fu_2521_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U30(
    .din0(tmp_23_reg_3000),
    .din1(grp_fu_2529_p1),
    .din2(acc_20_V_reg_893),
    .dout(grp_fu_2529_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U31(
    .din0(tmp_24_reg_3005),
    .din1(grp_fu_2537_p1),
    .din2(acc_21_V_reg_881),
    .dout(grp_fu_2537_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U32(
    .din0(tmp_25_reg_3010),
    .din1(grp_fu_2545_p1),
    .din2(acc_22_V_reg_869),
    .dout(grp_fu_2545_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U33(
    .din0(tmp_26_reg_3015),
    .din1(grp_fu_2553_p1),
    .din2(acc_23_V_reg_857),
    .dout(grp_fu_2553_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U34(
    .din0(tmp_27_reg_3020),
    .din1(grp_fu_2561_p1),
    .din2(acc_24_V_reg_845),
    .dout(grp_fu_2561_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U35(
    .din0(tmp_28_reg_3025),
    .din1(grp_fu_2569_p1),
    .din2(acc_25_V_reg_833),
    .dout(grp_fu_2569_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U36(
    .din0(tmp_29_reg_3030),
    .din1(grp_fu_2577_p1),
    .din2(acc_26_V_reg_821),
    .dout(grp_fu_2577_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U37(
    .din0(tmp_30_reg_3035),
    .din1(grp_fu_2585_p1),
    .din2(acc_27_V_reg_809),
    .dout(grp_fu_2585_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U38(
    .din0(tmp_31_reg_3040),
    .din1(grp_fu_2593_p1),
    .din2(acc_28_V_reg_797),
    .dout(grp_fu_2593_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U39(
    .din0(tmp_32_reg_3045),
    .din1(grp_fu_2601_p1),
    .din2(acc_29_V_reg_785),
    .dout(grp_fu_2601_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U40(
    .din0(tmp_33_reg_3050),
    .din1(grp_fu_2609_p1),
    .din2(acc_30_V_reg_773),
    .dout(grp_fu_2609_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U41(
    .din0(tmp_34_reg_3055),
    .din1(grp_fu_2617_p1),
    .din2(acc_31_V_reg_761),
    .dout(grp_fu_2617_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U42(
    .din0(tmp_35_reg_3060),
    .din1(grp_fu_2625_p1),
    .din2(acc_32_V_reg_749),
    .dout(grp_fu_2625_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U43(
    .din0(tmp_36_reg_3065),
    .din1(grp_fu_2633_p1),
    .din2(acc_33_V_reg_737),
    .dout(grp_fu_2633_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U44(
    .din0(tmp_37_reg_3070),
    .din1(grp_fu_2641_p1),
    .din2(acc_34_V_reg_725),
    .dout(grp_fu_2641_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U45(
    .din0(tmp_38_reg_3075),
    .din1(grp_fu_2649_p1),
    .din2(acc_35_V_reg_713),
    .dout(grp_fu_2649_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U46(
    .din0(tmp_39_reg_3080),
    .din1(grp_fu_2657_p1),
    .din2(acc_36_V_reg_701),
    .dout(grp_fu_2657_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U47(
    .din0(tmp_40_reg_3085),
    .din1(grp_fu_2665_p1),
    .din2(acc_37_V_reg_689),
    .dout(grp_fu_2665_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U48(
    .din0(tmp_41_reg_3090),
    .din1(grp_fu_2673_p1),
    .din2(acc_38_V_reg_677),
    .dout(grp_fu_2673_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U49(
    .din0(tmp_42_reg_3095),
    .din1(grp_fu_2681_p1),
    .din2(acc_39_V_reg_665),
    .dout(grp_fu_2681_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U50(
    .din0(tmp_43_reg_3100),
    .din1(grp_fu_2689_p1),
    .din2(acc_40_V_reg_653),
    .dout(grp_fu_2689_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U51(
    .din0(tmp_44_reg_3105),
    .din1(grp_fu_2697_p1),
    .din2(acc_41_V_reg_641),
    .dout(grp_fu_2697_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U52(
    .din0(tmp_45_reg_3110),
    .din1(grp_fu_2705_p1),
    .din2(acc_42_V_reg_629),
    .dout(grp_fu_2705_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U53(
    .din0(tmp_46_reg_3115),
    .din1(grp_fu_2713_p1),
    .din2(acc_43_V_reg_617),
    .dout(grp_fu_2713_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U54(
    .din0(tmp_47_reg_3120),
    .din1(grp_fu_2721_p1),
    .din2(acc_44_V_reg_605),
    .dout(grp_fu_2721_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U55(
    .din0(tmp_48_reg_3125),
    .din1(grp_fu_2729_p1),
    .din2(acc_45_V_reg_593),
    .dout(grp_fu_2729_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U56(
    .din0(tmp_49_reg_3130),
    .din1(grp_fu_2737_p1),
    .din2(acc_46_V_reg_581),
    .dout(grp_fu_2737_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U57(
    .din0(tmp_50_reg_3135),
    .din1(grp_fu_2745_p1),
    .din2(acc_47_V_reg_569),
    .dout(grp_fu_2745_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U58(
    .din0(tmp_51_reg_3140),
    .din1(grp_fu_2753_p1),
    .din2(acc_48_V_reg_557),
    .dout(grp_fu_2753_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U59(
    .din0(tmp_52_reg_3145),
    .din1(grp_fu_2761_p1),
    .din2(acc_49_V_reg_545),
    .dout(grp_fu_2761_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U60(
    .din0(tmp_53_reg_3150),
    .din1(grp_fu_2769_p1),
    .din2(acc_50_V_reg_533),
    .dout(grp_fu_2769_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U61(
    .din0(tmp_54_reg_3155),
    .din1(grp_fu_2777_p1),
    .din2(acc_51_V_reg_521),
    .dout(grp_fu_2777_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U62(
    .din0(tmp_55_reg_3160),
    .din1(grp_fu_2785_p1),
    .din2(acc_52_V_reg_509),
    .dout(grp_fu_2785_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U63(
    .din0(tmp_56_reg_3165),
    .din1(grp_fu_2793_p1),
    .din2(acc_53_V_reg_497),
    .dout(grp_fu_2793_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U64(
    .din0(tmp_57_reg_3170),
    .din1(grp_fu_2801_p1),
    .din2(acc_54_V_reg_485),
    .dout(grp_fu_2801_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U65(
    .din0(tmp_58_reg_3175),
    .din1(grp_fu_2809_p1),
    .din2(acc_55_V_reg_473),
    .dout(grp_fu_2809_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U66(
    .din0(tmp_59_reg_3180),
    .din1(grp_fu_2817_p1),
    .din2(acc_56_V_reg_461),
    .dout(grp_fu_2817_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U67(
    .din0(tmp_60_reg_3185),
    .din1(grp_fu_2825_p1),
    .din2(acc_57_V_reg_449),
    .dout(grp_fu_2825_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U68(
    .din0(tmp_61_reg_3190),
    .din1(grp_fu_2833_p1),
    .din2(acc_58_V_reg_437),
    .dout(grp_fu_2833_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U69(
    .din0(tmp_62_reg_3195),
    .din1(grp_fu_2841_p1),
    .din2(acc_59_V_reg_425),
    .dout(grp_fu_2841_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U70(
    .din0(tmp_63_reg_3200),
    .din1(grp_fu_2849_p1),
    .din2(acc_60_V_reg_413),
    .dout(grp_fu_2849_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U71(
    .din0(tmp_64_reg_3205),
    .din1(grp_fu_2857_p1),
    .din2(acc_61_V_reg_401),
    .dout(grp_fu_2857_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U72(
    .din0(tmp_65_reg_3210),
    .din1(grp_fu_2865_p1),
    .din2(acc_62_V_reg_389),
    .dout(grp_fu_2865_p3)
);

mnist_mac_muladd_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
mnist_mac_muladd_eOg_U73(
    .din0(tmp_66_reg_3215),
    .din1(grp_fu_2873_p1),
    .din2(acc_63_V_reg_377),
    .dout(grp_fu_2873_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state6)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_0_V_reg_1133 <= grp_fu_2369_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_0_V_reg_1133 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_10_V_reg_1013 <= grp_fu_2449_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_10_V_reg_1013 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_11_V_reg_1001 <= grp_fu_2457_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_11_V_reg_1001 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_12_V_reg_989 <= grp_fu_2465_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_12_V_reg_989 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_13_V_reg_977 <= grp_fu_2473_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_13_V_reg_977 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_14_V_reg_965 <= grp_fu_2481_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_14_V_reg_965 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_15_V_reg_953 <= grp_fu_2489_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_15_V_reg_953 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_16_V_reg_941 <= grp_fu_2497_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_16_V_reg_941 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_17_V_reg_929 <= grp_fu_2505_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_17_V_reg_929 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_18_V_reg_917 <= grp_fu_2513_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_18_V_reg_917 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_19_V_reg_905 <= grp_fu_2521_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_19_V_reg_905 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_1_V_reg_1121 <= grp_fu_2377_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_1_V_reg_1121 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_20_V_reg_893 <= grp_fu_2529_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_20_V_reg_893 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_21_V_reg_881 <= grp_fu_2537_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_21_V_reg_881 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_22_V_reg_869 <= grp_fu_2545_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_22_V_reg_869 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_23_V_reg_857 <= grp_fu_2553_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_23_V_reg_857 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_24_V_reg_845 <= grp_fu_2561_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_24_V_reg_845 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_25_V_reg_833 <= grp_fu_2569_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_25_V_reg_833 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_26_V_reg_821 <= grp_fu_2577_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_26_V_reg_821 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_27_V_reg_809 <= grp_fu_2585_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_27_V_reg_809 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_28_V_reg_797 <= grp_fu_2593_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_28_V_reg_797 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_29_V_reg_785 <= grp_fu_2601_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_29_V_reg_785 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_2_V_reg_1109 <= grp_fu_2385_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_2_V_reg_1109 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_30_V_reg_773 <= grp_fu_2609_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_30_V_reg_773 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_31_V_reg_761 <= grp_fu_2617_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_31_V_reg_761 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_32_V_reg_749 <= grp_fu_2625_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_32_V_reg_749 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_33_V_reg_737 <= grp_fu_2633_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_33_V_reg_737 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_34_V_reg_725 <= grp_fu_2641_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_34_V_reg_725 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_35_V_reg_713 <= grp_fu_2649_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_35_V_reg_713 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_36_V_reg_701 <= grp_fu_2657_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_36_V_reg_701 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_37_V_reg_689 <= grp_fu_2665_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_37_V_reg_689 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_38_V_reg_677 <= grp_fu_2673_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_38_V_reg_677 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_39_V_reg_665 <= grp_fu_2681_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_39_V_reg_665 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_3_V_reg_1097 <= grp_fu_2393_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_3_V_reg_1097 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_40_V_reg_653 <= grp_fu_2689_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_40_V_reg_653 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_41_V_reg_641 <= grp_fu_2697_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_41_V_reg_641 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_42_V_reg_629 <= grp_fu_2705_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_42_V_reg_629 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_43_V_reg_617 <= grp_fu_2713_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_43_V_reg_617 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_44_V_reg_605 <= grp_fu_2721_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_44_V_reg_605 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_45_V_reg_593 <= grp_fu_2729_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_45_V_reg_593 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_46_V_reg_581 <= grp_fu_2737_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_46_V_reg_581 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_47_V_reg_569 <= grp_fu_2745_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_47_V_reg_569 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_48_V_reg_557 <= grp_fu_2753_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_48_V_reg_557 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_49_V_reg_545 <= grp_fu_2761_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_49_V_reg_545 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_4_V_reg_1085 <= grp_fu_2401_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_4_V_reg_1085 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_50_V_reg_533 <= grp_fu_2769_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_50_V_reg_533 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_51_V_reg_521 <= grp_fu_2777_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_51_V_reg_521 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_52_V_reg_509 <= grp_fu_2785_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_52_V_reg_509 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_53_V_reg_497 <= grp_fu_2793_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_53_V_reg_497 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_54_V_reg_485 <= grp_fu_2801_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_54_V_reg_485 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_55_V_reg_473 <= grp_fu_2809_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_55_V_reg_473 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_56_V_reg_461 <= grp_fu_2817_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_56_V_reg_461 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_57_V_reg_449 <= grp_fu_2825_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_57_V_reg_449 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_58_V_reg_437 <= grp_fu_2833_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_58_V_reg_437 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_59_V_reg_425 <= grp_fu_2841_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_59_V_reg_425 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_5_V_reg_1073 <= grp_fu_2409_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_5_V_reg_1073 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_60_V_reg_413 <= grp_fu_2849_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_60_V_reg_413 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_61_V_reg_401 <= grp_fu_2857_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_61_V_reg_401 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_62_V_reg_389 <= grp_fu_2865_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_62_V_reg_389 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_63_V_reg_377 <= grp_fu_2873_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_63_V_reg_377 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_6_V_reg_1061 <= grp_fu_2417_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_6_V_reg_1061 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_7_V_reg_1049 <= grp_fu_2425_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_7_V_reg_1049 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_8_V_reg_1037 <= grp_fu_2433_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_8_V_reg_1037 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_9_V_reg_1025 <= grp_fu_2441_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_9_V_reg_1025 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1167_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ii_reg_1145 <= ii_2_fu_1173_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ii_reg_1145 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ires_reg_1156 <= 7'd0;
    end else if (((exitcond_fu_2269_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ires_reg_1156 <= ires_1_fu_2275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        acc_0_V_0_cast_reg_3855 <= acc_0_V_0_cast_fu_2265_p1;
        acc_10_V_0_cast_reg_3805 <= acc_10_V_0_cast_fu_2225_p1;
        acc_11_V_0_cast_reg_3800 <= acc_11_V_0_cast_fu_2221_p1;
        acc_12_V_0_cast_reg_3795 <= acc_12_V_0_cast_fu_2217_p1;
        acc_13_V_0_cast_reg_3790 <= acc_13_V_0_cast_fu_2213_p1;
        acc_14_V_0_cast_reg_3785 <= acc_14_V_0_cast_fu_2209_p1;
        acc_15_V_0_cast_reg_3780 <= acc_15_V_0_cast_fu_2205_p1;
        acc_16_V_0_cast_reg_3775 <= acc_16_V_0_cast_fu_2201_p1;
        acc_17_V_0_cast_reg_3770 <= acc_17_V_0_cast_fu_2197_p1;
        acc_18_V_0_cast_reg_3765 <= acc_18_V_0_cast_fu_2193_p1;
        acc_19_V_0_cast_reg_3760 <= acc_19_V_0_cast_fu_2189_p1;
        acc_1_V_0_cast_reg_3850 <= acc_1_V_0_cast_fu_2261_p1;
        acc_20_V_0_cast_reg_3755 <= acc_20_V_0_cast_fu_2185_p1;
        acc_21_V_0_cast_reg_3750 <= acc_21_V_0_cast_fu_2181_p1;
        acc_22_V_0_cast_reg_3745 <= acc_22_V_0_cast_fu_2177_p1;
        acc_23_V_0_cast_reg_3740 <= acc_23_V_0_cast_fu_2173_p1;
        acc_24_V_0_cast_reg_3735 <= acc_24_V_0_cast_fu_2169_p1;
        acc_25_V_0_cast_reg_3730 <= acc_25_V_0_cast_fu_2165_p1;
        acc_26_V_0_cast_reg_3725 <= acc_26_V_0_cast_fu_2161_p1;
        acc_27_V_0_cast_reg_3720 <= acc_27_V_0_cast_fu_2157_p1;
        acc_28_V_0_cast_reg_3715 <= acc_28_V_0_cast_fu_2153_p1;
        acc_29_V_0_cast_reg_3710 <= acc_29_V_0_cast_fu_2149_p1;
        acc_2_V_0_cast_reg_3845 <= acc_2_V_0_cast_fu_2257_p1;
        acc_30_V_0_cast_reg_3705 <= acc_30_V_0_cast_fu_2145_p1;
        acc_31_V_0_cast_reg_3700 <= acc_31_V_0_cast_fu_2141_p1;
        acc_32_V_0_cast_reg_3695 <= acc_32_V_0_cast_fu_2137_p1;
        acc_33_V_0_cast_reg_3690 <= acc_33_V_0_cast_fu_2133_p1;
        acc_34_V_0_cast_reg_3685 <= acc_34_V_0_cast_fu_2129_p1;
        acc_35_V_0_cast_reg_3680 <= acc_35_V_0_cast_fu_2125_p1;
        acc_36_V_0_cast_reg_3675 <= acc_36_V_0_cast_fu_2121_p1;
        acc_37_V_0_cast_reg_3670 <= acc_37_V_0_cast_fu_2117_p1;
        acc_38_V_0_cast_reg_3665 <= acc_38_V_0_cast_fu_2113_p1;
        acc_39_V_0_cast_reg_3660 <= acc_39_V_0_cast_fu_2109_p1;
        acc_3_V_0_cast_reg_3840 <= acc_3_V_0_cast_fu_2253_p1;
        acc_40_V_0_cast_reg_3655 <= acc_40_V_0_cast_fu_2105_p1;
        acc_41_V_0_cast_reg_3650 <= acc_41_V_0_cast_fu_2101_p1;
        acc_42_V_0_cast_reg_3645 <= acc_42_V_0_cast_fu_2097_p1;
        acc_43_V_0_cast_reg_3640 <= acc_43_V_0_cast_fu_2093_p1;
        acc_44_V_0_cast_reg_3635 <= acc_44_V_0_cast_fu_2089_p1;
        acc_45_V_0_cast_reg_3630 <= acc_45_V_0_cast_fu_2085_p1;
        acc_46_V_0_cast_reg_3625 <= acc_46_V_0_cast_fu_2081_p1;
        acc_47_V_0_cast_reg_3620 <= acc_47_V_0_cast_fu_2077_p1;
        acc_48_V_0_cast_reg_3615 <= acc_48_V_0_cast_fu_2073_p1;
        acc_49_V_0_cast_reg_3610 <= acc_49_V_0_cast_fu_2069_p1;
        acc_4_V_0_cast_reg_3835 <= acc_4_V_0_cast_fu_2249_p1;
        acc_50_V_0_cast_reg_3605 <= acc_50_V_0_cast_fu_2065_p1;
        acc_51_V_0_cast_reg_3600 <= acc_51_V_0_cast_fu_2061_p1;
        acc_52_V_0_cast_reg_3595 <= acc_52_V_0_cast_fu_2057_p1;
        acc_53_V_0_cast_reg_3590 <= acc_53_V_0_cast_fu_2053_p1;
        acc_54_V_0_cast_reg_3585 <= acc_54_V_0_cast_fu_2049_p1;
        acc_55_V_0_cast_reg_3580 <= acc_55_V_0_cast_fu_2045_p1;
        acc_56_V_0_cast_reg_3575 <= acc_56_V_0_cast_fu_2041_p1;
        acc_57_V_0_cast_reg_3570 <= acc_57_V_0_cast_fu_2037_p1;
        acc_58_V_0_cast_reg_3565 <= acc_58_V_0_cast_fu_2033_p1;
        acc_59_V_0_cast_reg_3560 <= acc_59_V_0_cast_fu_2029_p1;
        acc_5_V_0_cast_reg_3830 <= acc_5_V_0_cast_fu_2245_p1;
        acc_60_V_0_cast_reg_3555 <= acc_60_V_0_cast_fu_2025_p1;
        acc_61_V_0_cast_reg_3550 <= acc_61_V_0_cast_fu_2021_p1;
        acc_62_V_0_cast_reg_3545 <= acc_62_V_0_cast_fu_2017_p1;
        acc_63_V_0_cast_reg_3540 <= acc_63_V_0_cast_fu_2013_p1;
        acc_6_V_0_cast_reg_3825 <= acc_6_V_0_cast_fu_2241_p1;
        acc_7_V_0_cast_reg_3820 <= acc_7_V_0_cast_fu_2237_p1;
        acc_8_V_0_cast_reg_3815 <= acc_8_V_0_cast_fu_2233_p1;
        acc_9_V_0_cast_reg_3810 <= acc_9_V_0_cast_fu_2229_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond2_reg_2881 <= exitcond2_reg_2881;
        exitcond2_reg_2881 <= exitcond2_fu_1167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond_reg_3860 <= exitcond_reg_3860;
        exitcond_reg_3860 <= exitcond_fu_2269_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_10_reg_2935 <= {{L1_WEIGHTS_V_q0[63:56]}};
        tmp_11_reg_2940 <= {{L1_WEIGHTS_V_q0[71:64]}};
        tmp_12_reg_2945 <= {{L1_WEIGHTS_V_q0[79:72]}};
        tmp_13_reg_2950 <= {{L1_WEIGHTS_V_q0[87:80]}};
        tmp_14_reg_2955 <= {{L1_WEIGHTS_V_q0[95:88]}};
        tmp_15_reg_2960 <= {{L1_WEIGHTS_V_q0[103:96]}};
        tmp_16_reg_2965 <= {{L1_WEIGHTS_V_q0[111:104]}};
        tmp_17_reg_2970 <= {{L1_WEIGHTS_V_q0[119:112]}};
        tmp_18_reg_2975 <= {{L1_WEIGHTS_V_q0[127:120]}};
        tmp_19_reg_2980 <= {{L1_WEIGHTS_V_q0[135:128]}};
        tmp_20_reg_2985 <= {{L1_WEIGHTS_V_q0[143:136]}};
        tmp_21_reg_2990 <= {{L1_WEIGHTS_V_q0[151:144]}};
        tmp_22_reg_2995 <= {{L1_WEIGHTS_V_q0[159:152]}};
        tmp_23_reg_3000 <= {{L1_WEIGHTS_V_q0[167:160]}};
        tmp_24_reg_3005 <= {{L1_WEIGHTS_V_q0[175:168]}};
        tmp_25_reg_3010 <= {{L1_WEIGHTS_V_q0[183:176]}};
        tmp_26_reg_3015 <= {{L1_WEIGHTS_V_q0[191:184]}};
        tmp_27_reg_3020 <= {{L1_WEIGHTS_V_q0[199:192]}};
        tmp_28_reg_3025 <= {{L1_WEIGHTS_V_q0[207:200]}};
        tmp_29_reg_3030 <= {{L1_WEIGHTS_V_q0[215:208]}};
        tmp_30_reg_3035 <= {{L1_WEIGHTS_V_q0[223:216]}};
        tmp_31_reg_3040 <= {{L1_WEIGHTS_V_q0[231:224]}};
        tmp_32_reg_3045 <= {{L1_WEIGHTS_V_q0[239:232]}};
        tmp_33_reg_3050 <= {{L1_WEIGHTS_V_q0[247:240]}};
        tmp_34_reg_3055 <= {{L1_WEIGHTS_V_q0[255:248]}};
        tmp_35_reg_3060 <= {{L1_WEIGHTS_V_q0[263:256]}};
        tmp_36_reg_3065 <= {{L1_WEIGHTS_V_q0[271:264]}};
        tmp_37_reg_3070 <= {{L1_WEIGHTS_V_q0[279:272]}};
        tmp_38_reg_3075 <= {{L1_WEIGHTS_V_q0[287:280]}};
        tmp_39_reg_3080 <= {{L1_WEIGHTS_V_q0[295:288]}};
        tmp_3_reg_2925 <= {{L1_WEIGHTS_V_q0[47:40]}};
        tmp_40_reg_3085 <= {{L1_WEIGHTS_V_q0[303:296]}};
        tmp_41_reg_3090 <= {{L1_WEIGHTS_V_q0[311:304]}};
        tmp_42_reg_3095 <= {{L1_WEIGHTS_V_q0[319:312]}};
        tmp_43_reg_3100 <= {{L1_WEIGHTS_V_q0[327:320]}};
        tmp_44_reg_3105 <= {{L1_WEIGHTS_V_q0[335:328]}};
        tmp_45_reg_3110 <= {{L1_WEIGHTS_V_q0[343:336]}};
        tmp_46_reg_3115 <= {{L1_WEIGHTS_V_q0[351:344]}};
        tmp_47_reg_3120 <= {{L1_WEIGHTS_V_q0[359:352]}};
        tmp_48_reg_3125 <= {{L1_WEIGHTS_V_q0[367:360]}};
        tmp_49_reg_3130 <= {{L1_WEIGHTS_V_q0[375:368]}};
        tmp_4_reg_2900 <= tmp_4_fu_1184_p1;
        tmp_50_reg_3135 <= {{L1_WEIGHTS_V_q0[383:376]}};
        tmp_51_reg_3140 <= {{L1_WEIGHTS_V_q0[391:384]}};
        tmp_52_reg_3145 <= {{L1_WEIGHTS_V_q0[399:392]}};
        tmp_53_reg_3150 <= {{L1_WEIGHTS_V_q0[407:400]}};
        tmp_54_reg_3155 <= {{L1_WEIGHTS_V_q0[415:408]}};
        tmp_55_reg_3160 <= {{L1_WEIGHTS_V_q0[423:416]}};
        tmp_56_reg_3165 <= {{L1_WEIGHTS_V_q0[431:424]}};
        tmp_57_reg_3170 <= {{L1_WEIGHTS_V_q0[439:432]}};
        tmp_58_reg_3175 <= {{L1_WEIGHTS_V_q0[447:440]}};
        tmp_59_reg_3180 <= {{L1_WEIGHTS_V_q0[455:448]}};
        tmp_5_reg_2930 <= {{L1_WEIGHTS_V_q0[55:48]}};
        tmp_60_reg_3185 <= {{L1_WEIGHTS_V_q0[463:456]}};
        tmp_61_reg_3190 <= {{L1_WEIGHTS_V_q0[471:464]}};
        tmp_62_reg_3195 <= {{L1_WEIGHTS_V_q0[479:472]}};
        tmp_63_reg_3200 <= {{L1_WEIGHTS_V_q0[487:480]}};
        tmp_64_reg_3205 <= {{L1_WEIGHTS_V_q0[495:488]}};
        tmp_65_reg_3210 <= {{L1_WEIGHTS_V_q0[503:496]}};
        tmp_66_reg_3215 <= {{L1_WEIGHTS_V_q0[511:504]}};
        tmp_6_reg_2905 <= {{L1_WEIGHTS_V_q0[15:8]}};
        tmp_7_reg_2910 <= {{L1_WEIGHTS_V_q0[23:16]}};
        tmp_8_reg_2915 <= {{L1_WEIGHTS_V_q0[31:24]}};
        tmp_9_reg_2920 <= {{L1_WEIGHTS_V_q0[39:32]}};
        tmp_V_2_reg_2895 <= data_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_2269_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_68_reg_3874 <= tmp_68_fu_2290_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_3860 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_V_reg_3879 <= tmp_V_fu_2364_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        L1_BIAS_V_ce0 = 1'b1;
    end else begin
        L1_BIAS_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        L1_WEIGHTS_V_ce0 = 1'b1;
    end else begin
        L1_WEIGHTS_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_1167_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_2269_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_in_V_V_blk_n = data_in_V_V_empty_n;
    end else begin
        data_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond2_reg_2881 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_in_V_V_read = 1'b1;
    end else begin
        data_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_reg_pp1_iter1_exitcond_reg_3860 == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        data_out_V_V_blk_n = data_out_V_V_full_n;
    end else begin
        data_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter1_exitcond_reg_3860 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        data_out_V_V_write = 1'b1;
    end else begin
        data_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_1167_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (exitcond2_fu_1167_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_2269_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_2269_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L1_BIAS_V_address0 = tmp_1_fu_2281_p1;

assign L1_WEIGHTS_V_address0 = tmp_s_fu_1179_p1;

assign acc_0_V_0_cast_fu_2265_p1 = $signed(acc_0_V_reg_1133);

assign acc_10_V_0_cast_fu_2225_p1 = $signed(acc_10_V_reg_1013);

assign acc_11_V_0_cast_fu_2221_p1 = $signed(acc_11_V_reg_1001);

assign acc_12_V_0_cast_fu_2217_p1 = $signed(acc_12_V_reg_989);

assign acc_13_V_0_cast_fu_2213_p1 = $signed(acc_13_V_reg_977);

assign acc_14_V_0_cast_fu_2209_p1 = $signed(acc_14_V_reg_965);

assign acc_15_V_0_cast_fu_2205_p1 = $signed(acc_15_V_reg_953);

assign acc_16_V_0_cast_fu_2201_p1 = $signed(acc_16_V_reg_941);

assign acc_17_V_0_cast_fu_2197_p1 = $signed(acc_17_V_reg_929);

assign acc_18_V_0_cast_fu_2193_p1 = $signed(acc_18_V_reg_917);

assign acc_19_V_0_cast_fu_2189_p1 = $signed(acc_19_V_reg_905);

assign acc_1_V_0_cast_fu_2261_p1 = $signed(acc_1_V_reg_1121);

assign acc_20_V_0_cast_fu_2185_p1 = $signed(acc_20_V_reg_893);

assign acc_21_V_0_cast_fu_2181_p1 = $signed(acc_21_V_reg_881);

assign acc_22_V_0_cast_fu_2177_p1 = $signed(acc_22_V_reg_869);

assign acc_23_V_0_cast_fu_2173_p1 = $signed(acc_23_V_reg_857);

assign acc_24_V_0_cast_fu_2169_p1 = $signed(acc_24_V_reg_845);

assign acc_25_V_0_cast_fu_2165_p1 = $signed(acc_25_V_reg_833);

assign acc_26_V_0_cast_fu_2161_p1 = $signed(acc_26_V_reg_821);

assign acc_27_V_0_cast_fu_2157_p1 = $signed(acc_27_V_reg_809);

assign acc_28_V_0_cast_fu_2153_p1 = $signed(acc_28_V_reg_797);

assign acc_29_V_0_cast_fu_2149_p1 = $signed(acc_29_V_reg_785);

assign acc_2_V_0_cast_fu_2257_p1 = $signed(acc_2_V_reg_1109);

assign acc_30_V_0_cast_fu_2145_p1 = $signed(acc_30_V_reg_773);

assign acc_31_V_0_cast_fu_2141_p1 = $signed(acc_31_V_reg_761);

assign acc_32_V_0_cast_fu_2137_p1 = $signed(acc_32_V_reg_749);

assign acc_33_V_0_cast_fu_2133_p1 = $signed(acc_33_V_reg_737);

assign acc_34_V_0_cast_fu_2129_p1 = $signed(acc_34_V_reg_725);

assign acc_35_V_0_cast_fu_2125_p1 = $signed(acc_35_V_reg_713);

assign acc_36_V_0_cast_fu_2121_p1 = $signed(acc_36_V_reg_701);

assign acc_37_V_0_cast_fu_2117_p1 = $signed(acc_37_V_reg_689);

assign acc_38_V_0_cast_fu_2113_p1 = $signed(acc_38_V_reg_677);

assign acc_39_V_0_cast_fu_2109_p1 = $signed(acc_39_V_reg_665);

assign acc_3_V_0_cast_fu_2253_p1 = $signed(acc_3_V_reg_1097);

assign acc_40_V_0_cast_fu_2105_p1 = $signed(acc_40_V_reg_653);

assign acc_41_V_0_cast_fu_2101_p1 = $signed(acc_41_V_reg_641);

assign acc_42_V_0_cast_fu_2097_p1 = $signed(acc_42_V_reg_629);

assign acc_43_V_0_cast_fu_2093_p1 = $signed(acc_43_V_reg_617);

assign acc_44_V_0_cast_fu_2089_p1 = $signed(acc_44_V_reg_605);

assign acc_45_V_0_cast_fu_2085_p1 = $signed(acc_45_V_reg_593);

assign acc_46_V_0_cast_fu_2081_p1 = $signed(acc_46_V_reg_581);

assign acc_47_V_0_cast_fu_2077_p1 = $signed(acc_47_V_reg_569);

assign acc_48_V_0_cast_fu_2073_p1 = $signed(acc_48_V_reg_557);

assign acc_49_V_0_cast_fu_2069_p1 = $signed(acc_49_V_reg_545);

assign acc_4_V_0_cast_fu_2249_p1 = $signed(acc_4_V_reg_1085);

assign acc_50_V_0_cast_fu_2065_p1 = $signed(acc_50_V_reg_533);

assign acc_51_V_0_cast_fu_2061_p1 = $signed(acc_51_V_reg_521);

assign acc_52_V_0_cast_fu_2057_p1 = $signed(acc_52_V_reg_509);

assign acc_53_V_0_cast_fu_2053_p1 = $signed(acc_53_V_reg_497);

assign acc_54_V_0_cast_fu_2049_p1 = $signed(acc_54_V_reg_485);

assign acc_55_V_0_cast_fu_2045_p1 = $signed(acc_55_V_reg_473);

assign acc_56_V_0_cast_fu_2041_p1 = $signed(acc_56_V_reg_461);

assign acc_57_V_0_cast_fu_2037_p1 = $signed(acc_57_V_reg_449);

assign acc_58_V_0_cast_fu_2033_p1 = $signed(acc_58_V_reg_437);

assign acc_59_V_0_cast_fu_2029_p1 = $signed(acc_59_V_reg_425);

assign acc_5_V_0_cast_fu_2245_p1 = $signed(acc_5_V_reg_1073);

assign acc_60_V_0_cast_fu_2025_p1 = $signed(acc_60_V_reg_413);

assign acc_61_V_0_cast_fu_2021_p1 = $signed(acc_61_V_reg_401);

assign acc_62_V_0_cast_fu_2017_p1 = $signed(acc_62_V_reg_389);

assign acc_63_V_0_cast_fu_2013_p1 = $signed(acc_63_V_reg_377);

assign acc_6_V_0_cast_fu_2241_p1 = $signed(acc_6_V_reg_1061);

assign acc_7_V_0_cast_fu_2237_p1 = $signed(acc_7_V_reg_1049);

assign acc_8_V_0_cast_fu_2233_p1 = $signed(acc_8_V_reg_1037);

assign acc_9_V_0_cast_fu_2229_p1 = $signed(acc_9_V_reg_1025);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond2_reg_2881 == 1'd0) & (data_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond2_reg_2881 == 1'd0) & (data_in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_reg_pp1_iter1_exitcond_reg_3860 == 1'd0) & (data_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_reg_pp1_iter1_exitcond_reg_3860 == 1'd0) & (data_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_reg_pp1_iter1_exitcond_reg_3860 == 1'd0) & (data_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((exitcond2_reg_2881 == 1'd0) & (data_in_V_V_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp1_stage0_iter2 = ((ap_reg_pp1_iter1_exitcond_reg_3860 == 1'd0) & (data_out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign data_out_V_V_din = tmp_V_reg_3879;

assign exitcond2_fu_1167_p2 = ((ii_reg_1145 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond_fu_2269_p2 = ((ires_reg_1156 == 7'd64) ? 1'b1 : 1'b0);

assign grp_fu_2369_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2377_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2385_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2393_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2401_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2409_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2417_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2425_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2433_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2441_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2449_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2457_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2465_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2473_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2481_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2489_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2497_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2505_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2513_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2521_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2529_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2537_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2545_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2553_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2561_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2569_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2577_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2585_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2593_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2601_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2609_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2617_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2625_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2633_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2641_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2649_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2657_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2665_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2673_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2681_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2689_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2697_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2705_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2713_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2721_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2729_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2737_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2745_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2753_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2761_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2769_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2777_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2785_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2793_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2801_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2809_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2817_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2825_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2833_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2841_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2849_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2857_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2865_p1 = lhs_V_fu_1818_p1;

assign grp_fu_2873_p1 = lhs_V_fu_1818_p1;

assign ii_2_fu_1173_p2 = (ii_reg_1145 + 10'd1);

assign ires_1_fu_2275_p2 = (ires_reg_1156 + 7'd1);

assign lhs_V_fu_1818_p1 = $signed(tmp_V_2_reg_2895);

assign start_out = real_start;

assign tmp_1_fu_2281_p1 = ires_reg_1156;

assign tmp_2_fu_2360_p1 = $signed(L1_BIAS_V_q0);

assign tmp_4_fu_1184_p1 = L1_WEIGHTS_V_q0[7:0];

assign tmp_68_fu_2290_p65 = ires_reg_1156[5:0];

assign tmp_V_fu_2364_p2 = ($signed(tmp_68_reg_3874) + $signed(tmp_2_fu_2360_p1));

assign tmp_s_fu_1179_p1 = ii_reg_1145;

endmodule //linear_activation
