// Seed: 3682625325
macromodule module_0 (
    id_1,
    id_2,
    id_3#(
        .id_4(-1),
        .id_5(-1 - id_1),
        .id_6(-1'b0),
        .id_7(1)
    ),
    id_8
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1;
  assign module_1.type_2 = 0;
endmodule
program module_1 (
    output tri id_0,
    input wor id_1,
    input logic id_2,
    input supply1 id_3,
    input uwire id_4,
    output logic id_5
);
  assign id_0 = {-1} & id_4;
  always id_5 <= id_2;
  tri0 id_7 = 1;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  wand id_10;
  assign id_7 = id_2 < id_1;
  assign (highz1, weak0) id_7 = 1;
  wire id_11;
  always disable id_12;
  assign id_10 = 1;
  wire id_13;
  wire id_14 = !-1;
  wire id_15;
endmodule
