![Screenshot (273)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/f58f17f0-5e8a-4b3e-972e-141d1f5e281a)
![Screenshot (272)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/d9e1b65c-14b3-40bd-a5de-34423e1180f3)
![Screenshot (271)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/c9816b2f-85b6-42de-9bcc-839ea8735505)
![Screenshot (270)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/0a79d62e-d95f-4a53-92fd-0e89d254e2e7)
![Screenshot (269)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/e8a17666-7e0a-44f9-8da2-970e463af7fd)
![Screenshot (268)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/d05701bf-3d4e-4fdf-9556-30ab36cf3fc2)
![Screenshot (267)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/c17ea78d-329a-4152-a625-9149bc508dfc)
![Screenshot (266)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/ab09c022-6ffe-459b-ad3a-9e22763709e8)
![Screenshot (265)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/b281b6be-a7fa-4ad4-a625-41b13500c029)
![Screenshot (264)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/170cdb99-564b-484e-8477-aee95161e6d5)
![Screenshot (263)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/009bfdb3-7a08-41e7-b2cc-91f72e66108d)
![Screenshot (262)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/77239e92-ca53-468e-b793-b81e002004d3)
![Screenshot (251)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/899e06cb-1cb1-4aa2-b650-d7aed85824f8)
![Screenshot (249)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/6f4174bc-585c-4265-84c3-b89044d177d4)
![Screenshot (248)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/6053eab3-ebb7-45a4-b274-bccba267c90b)
![Screenshot (247)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/35609273-c319-4cae-8572-b2b9eaa48c03)
![Screenshot (229)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/b3c53910-0357-4522-bc33-297d862caa7e)
![Screenshot (224)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/a1e40dbf-7cea-4900-9418-35fe051dbf28)
![Screenshot (223)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/d3b7952f-53c5-4135-8768-265ccf8d069a)
![Screenshot (222)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/c24d4596-b71b-4060-848a-4235db7e1e85)
![Screenshot (221)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/f1f669c8-7dad-48cb-b0f9-a7a54b9b6901)
![Screenshot (220)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/4a7a1440-b828-4d89-9cce-8efe64a2e264)
![Screenshot (213)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/b6591bf8-9b31-4269-a3c3-0a602dce23ef)
![Screenshot (212)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/1fedd7bb-86c9-4dab-a123-4efd61d80e76)
![Screenshot (210)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/33a65848-acbb-4bbb-94a5-7604417aadce)
![Screenshot (282)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/b37beef3-43b2-405c-a960-6c1599640766)
![Screenshot (281)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/fa16f5b5-b156-4595-9ded-4ac3902123cf)
![Screenshot (280)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/318affca-d923-43a8-ab87-89e9482d8050)
![Screenshot (279)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/e883e7bd-8020-4cf0-b288-f20941a3b2bf)
![Screenshot (278)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/00b7b8c6-a5e8-4649-9726-2af21232be8a)
![Screenshot (277)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/90ca6585-cc15-4e41-8d4b-0560d3d1a320)
![Screenshot (276)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/db7e2c82-95cf-4d24-b804-452396803e87)
![Screenshot (275)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/7336c0b7-50e8-4a25-8fd4-736c3cddc7e9)
![Screenshot (274)](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/c8b42d53-fa42-4209-bc24-b2ff318d5df4)


synth -top mul2 output
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/44efda31-08fa-456a-89b7-1eaa9514bb1f)
No of cells in the synthesis output is 0

show (mul2)
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/b77faa6b-8a65-4cf4-a61d-a3e6b13f7840)

write_verilog -noattr mult_2_net.v
!gvim mult_2_net.v
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/e4fdaf35-e8bd-4d9c-82f3-807224ccdcd7)

read_verilog mult_8.v
synth -top mult8
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/0196bee8-7cdf-4b3c-a99a-44b068971326)
No of cells in the synthesis output is 0
show
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/e5b0a3f9-1fd6-4332-a9cc-bcb53b1ad686)
write_verilog -noattr mult8_net.v
!gvim mult8_net.v
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/ac2d334f-ef75-4876-9435-25d0aaba97ee)






yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog opt_check.v
synth -top opt_check
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/22d07c7f-9a8f-4c0a-9f8d-1618de38b333)
opt_clean -purge
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/05e0e289-3f50-48a4-ba02-d7c229d21937)
 abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
 ![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/5bad624d-4670-4f84-bc04-97938bae335f)
show
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/1416eb1b-ca9d-424f-abe8-62ac849dc17f)

read_verilog opt_check2.v	
synth -top opt_check2
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/88762908-92b5-4edb-ae86-adce8f06879d)
opt_clean -purge
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib	
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/6e8ca5c4-c379-4581-9d14-f8f22d0967c4)
show
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/228ef8e4-ba69-4052-a532-3c9010323a7b)


read_verilog opt_check3.v
synth -top opt_check3
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/0885eb7e-1633-400e-b9bf-c4c0cc1c677f)
opt_clean -purge
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/432b099a-f463-4fd5-8d50-0020dd18f76d)
show
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/e254c37f-e328-44c8-b744-816eb7cce7e4)



iverilog dff_const1.v tb_dff_const1.v
./a.out
gtkwave tb_dff_const1.vcd
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/262685d9-0c40-4416-8fee-b7f6ae465f66)
iverilog dff_const2.v tb_dff_const2.v
./a.out
gtkwave tb_dff_const2.vcd
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/966ad2a5-8324-44f3-bfe3-13e948048cc3)


yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog dff_const1.v
synth -top dff_const1
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/bb00ab0b-5e76-4d62-bd13-9d7058b5878b)
This synthesis infers a flop

dfflibmap ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/d31dd76b-c8de-4134-bb05-273f86b4c238)
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/14dea5ac-0d89-43d7-a92e-8dec15fd48e1)
show
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/06f36d91-ecac-4f64-8306-92b3da435cb9)


yosys
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog dff_const2.v
synth -top dff_const2
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/24b86bf4-72fa-4c57-8d8a-64a0883377f3)
This design does not infer flop

Since there are dffs
dfflibmap ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/6a79119a-0320-451d-b174-9bc0d56ffc9c)
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/f8acce45-ca08-4e80-a2ae-570ba6617a98)

iverilog dff_const3.v tb_dff_const3.v
./a.out
gtkwave tb_dff_const3.vcd
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/85f08ceb-bcc9-430c-9222-0ee93dafbc09)

read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog dff_const3.v
synth -top dff_const3
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/7fe6a41d-0ff9-45a8-8035-5739b09c17dc)
It can be seen that both the flip flops are there in the synthesized design.
dfflibmap ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/a9804fb4-1fb0-4cd1-9d32-07e01e8fbe4c)
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/8b86aa8c-9cc3-450d-b44f-444183c03832)
show
![image](https://github.com/Vishnu1426/PES_Asic_course_7th_sem/assets/79538653/ea2ba0b6-85f6-4bc7-9f64-1361c2fe983e)
