-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ConvolutionInputGene_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    numReps_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    numReps_empty_n : IN STD_LOGIC;
    numReps_read : OUT STD_LOGIC;
    numReps_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    numReps_out_full_n : IN STD_LOGIC;
    numReps_out_write : OUT STD_LOGIC );
end;


architecture behav of ConvolutionInputGene_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv45_0 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv45_1D40 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000001110101000000";
    constant ap_const_lv45_1 : STD_LOGIC_VECTOR (44 downto 0) := "000000000000000000000000000000000000000000001";
    constant ap_const_lv13_1D40 : STD_LOGIC_VECTOR (12 downto 0) := "1110101000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_2CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011001111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_i_1818_reg_992 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1022 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal tmp_i_1818_reg_992_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_i_reg_996 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_i_reg_996_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_blk_n : STD_LOGIC;
    signal numReps_out_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_303 : STD_LOGIC_VECTOR (44 downto 0);
    signal i_i_reg_314 : STD_LOGIC_VECTOR (12 downto 0);
    signal reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state7_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op174_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_predicate_op228_write_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_1818_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal numReps_read_reg_958 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_419_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal bound_reg_968 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal exitcond_flatten_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_430_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_i_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_982 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_448_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_i_1818_reg_992_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_i_fu_483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_i_reg_996_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_297_fu_501_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_297_reg_1000 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_line_in_bloc_fu_533_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_reg_1005 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_182_i_fu_374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_i_reg_1026 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_i_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_i_reg_1031 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_read_fu_774_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_read_reg_1035 : STD_LOGIC_VECTOR (1 downto 0);
    signal outElem_V_fu_863_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal outElem_V_reg_1066 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal inputBuf_0_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_0_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_1_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_2_V_ce0 : STD_LOGIC;
    signal inputBuf_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_2_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_2_V_ce1 : STD_LOGIC;
    signal inputBuf_2_V_we1 : STD_LOGIC;
    signal inputBuf_3_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_3_V_ce0 : STD_LOGIC;
    signal inputBuf_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputBuf_3_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal inputBuf_3_V_ce1 : STD_LOGIC;
    signal inputBuf_3_V_we1 : STD_LOGIC;
    signal tmp_171_i_fu_761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_181_i_fu_779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_166_i_fu_826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal read_block_2_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_1_i_mid2_fu_462_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_3_cast_i_fu_688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_1_i_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ofm_y_9_i_fu_627_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_172_i_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_i_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_176_i_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_177_i_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ofm_x_1_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_fu_587_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_1_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_fu_505_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_1_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_inp_1_i_fu_619_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_fu_730_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_1_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_fu_556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_1_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_simd_fu_539_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_5_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_4_1815_fu_814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_1_1812_fu_850_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_2_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_3_i_fu_672_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_fu_717_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_301_fu_787_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_296_fu_834_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_419_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_419_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_i_op_fu_442_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_300_fu_515_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_299_fu_511_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_168_i_fu_519_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_170_i_fu_525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_y_fu_607_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_178_i_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_i_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_i_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_295_fu_470_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_block_6_cast_fu_666_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal read_block_1_fu_680_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal counter_internal_blo_4_fu_705_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_184_i_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_298_fu_757_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_768_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_block_write_2_1813_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_183_i_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_block_write_3_1814_fu_806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_fu_838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_175_i_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_419_p00 : STD_LOGIC_VECTOR (44 downto 0);
    signal ap_condition_428 : BOOLEAN;
    signal ap_condition_440 : BOOLEAN;
    signal ap_condition_451 : BOOLEAN;
    signal ap_condition_462 : BOOLEAN;

    component BBJ_u96_cnvW2A2_mbBo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;


    component BBJ_u96_cnvW2A2_mqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ConvolutionInputGbCo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    inputBuf_0_V_U : component ConvolutionInputGbCo
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_V_address0,
        ce0 => inputBuf_0_V_ce0,
        q0 => inputBuf_0_V_q0,
        address1 => inputBuf_0_V_address1,
        ce1 => inputBuf_0_V_ce1,
        we1 => inputBuf_0_V_we1,
        d1 => in_V_V_dout);

    inputBuf_1_V_U : component ConvolutionInputGbCo
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_V_address0,
        ce0 => inputBuf_1_V_ce0,
        q0 => inputBuf_1_V_q0,
        address1 => inputBuf_1_V_address1,
        ce1 => inputBuf_1_V_ce1,
        we1 => inputBuf_1_V_we1,
        d1 => in_V_V_dout);

    inputBuf_2_V_U : component ConvolutionInputGbCo
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_V_address0,
        ce0 => inputBuf_2_V_ce0,
        q0 => inputBuf_2_V_q0,
        address1 => inputBuf_2_V_address1,
        ce1 => inputBuf_2_V_ce1,
        we1 => inputBuf_2_V_we1,
        d1 => in_V_V_dout);

    inputBuf_3_V_U : component ConvolutionInputGbCo
    generic map (
        DataWidth => 32,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_V_address0,
        ce0 => inputBuf_3_V_ce0,
        q0 => inputBuf_3_V_q0,
        address1 => inputBuf_3_V_address1,
        ce1 => inputBuf_3_V_ce1,
        we1 => inputBuf_3_V_we1,
        d1 => in_V_V_dout);

    BBJ_u96_cnvW2A2_mbBo_U635 : component BBJ_u96_cnvW2A2_mbBo
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 14,
        dout_WIDTH => 45)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_419_p0,
        din1 => grp_fu_419_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_419_p2);

    BBJ_u96_cnvW2A2_mqcK_U636 : component BBJ_u96_cnvW2A2_mqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => inputBuf_0_V_q0,
        din1 => inputBuf_1_V_q0,
        din2 => inputBuf_2_V_q0,
        din3 => inputBuf_3_V_q0,
        din4 => current_block_read_reg_1035,
        dout => outElem_V_fu_863_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state7);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_simd_1_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_172_i_fu_545_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                count_simd_1_fu_120 <= count_simd_fu_539_p2;
            elsif ((((tmp_174_i_fu_562_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_176_i_fu_573_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_177_i_fu_593_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_177_i_fu_593_p2 = ap_const_lv1_1) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                count_simd_1_fu_120 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_internal_blo_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                counter_internal_blo_fu_132 <= p_i_fu_717_p3;
            elsif ((((tmp_173_i_fu_380_p2 = ap_const_lv1_1) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_132 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_5_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_173_i_reg_1031 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_5_fu_124 <= current_block_write_1_1812_fu_850_p3;
            elsif (((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_block_write_5_fu_124 <= current_block_write_4_1815_fu_814_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_5_fu_124 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_2_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_173_i_fu_380_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_2_fu_128 <= grp_fu_368_p2;
            elsif (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (or_cond_i_fu_660_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                current_line_2_fu_128 <= current_line_3_i_fu_672_p3;
            elsif ((((tmp_173_i_fu_380_p2 = ap_const_lv1_1) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_2_fu_128 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_i_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_i_reg_314 <= i_fu_448_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_i_reg_314 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_303 <= indvar_flatten_next_fu_430_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                indvar_flatten_reg_303 <= ap_const_lv45_0;
            end if; 
        end if;
    end process;

    inp_1_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_1_fu_112 <= inp_fu_730_p2;
            elsif (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_177_i_fu_593_p2 = ap_const_lv1_1) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                inp_1_fu_112 <= p_inp_1_i_fu_619_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_1_fu_112 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_1_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_174_i_fu_562_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_x_1_fu_116 <= k_x_fu_556_p2;
            elsif ((((tmp_176_i_fu_573_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_177_i_fu_593_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_177_i_fu_593_p2 = ap_const_lv1_1) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_1_fu_116 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_1_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_176_i_fu_573_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                k_y_1_fu_108 <= k_y_fu_505_p2;
            elsif ((((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_1_fu_108 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_177_i_fu_593_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_x_1_fu_104 <= ofm_x_fu_587_p2;
            elsif ((((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_177_i_fu_593_p2 = ap_const_lv1_1) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or (not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_1_fu_104 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_i_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_177_i_fu_593_p2 = ap_const_lv1_1) and (tmp_176_i_fu_573_p2 = ap_const_lv1_1) and (tmp_174_i_fu_562_p2 = ap_const_lv1_1) and (tmp_172_i_fu_545_p2 = ap_const_lv1_1) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_y_1_i_fu_100 <= p_ofm_y_9_i_fu_627_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_i_fu_100 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_2_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_173_i_fu_380_p2 = ap_const_lv1_1) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_2_fu_96 <= read_block_fu_746_p2;
            elsif (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (or_cond_i_fu_660_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                read_block_2_fu_96 <= read_block_3_cast_i_fu_688_p1;
            elsif ((((tmp_173_i_fu_380_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_i_fu_660_p2 = ap_const_lv1_0) and (tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                read_block_2_fu_96 <= read_block_1_i_mid2_fu_462_p3;
            elsif ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_2_fu_96 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                bound_reg_968 <= grp_fu_419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_167_i_reg_996 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_block_read_reg_1035 <= current_block_read_fu_774_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (tmp_167_i_fu_483_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_line_in_bloc_reg_1005 <= current_line_in_bloc_fu_533_p2;
                tmp_297_reg_1000 <= tmp_297_fu_501_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten_reg_973 <= exitcond_flatten_fu_425_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                numReps_read_reg_958 <= numReps_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_cond_i_reg_1022 <= or_cond_i_fu_660_p2;
                tmp_167_i_reg_996 <= tmp_167_i_fu_483_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_reg_992_pp0_iter2_reg = ap_const_lv1_0) and (tmp_167_i_reg_996_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                outElem_V_reg_1066 <= outElem_V_fu_863_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (or_cond_i_fu_660_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_392 <= current_line_2_fu_128;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                tmp_167_i_reg_996_pp0_iter2_reg <= tmp_167_i_reg_996;
                tmp_167_i_reg_996_pp0_iter3_reg <= tmp_167_i_reg_996_pp0_iter2_reg;
                tmp_i_1818_reg_992_pp0_iter2_reg <= tmp_i_1818_reg_992;
                tmp_i_1818_reg_992_pp0_iter3_reg <= tmp_i_1818_reg_992_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_fu_474_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_173_i_reg_1031 <= tmp_173_i_fu_380_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_1818_fu_474_p2 = ap_const_lv1_0) and (or_cond_i_fu_660_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_182_i_reg_1026 <= tmp_182_i_fu_374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_973 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_1818_reg_992 <= tmp_i_1818_fu_474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_982 <= tmp_i_fu_436_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, exitcond_flatten_fu_425_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_425_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_425_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(7);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, ap_enable_reg_pp0_iter4, ap_predicate_op174_read_state9, ap_predicate_op228_write_state11)
    begin
                ap_block_pp0_stage0_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op174_read_state9 = ap_const_boolean_1)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, ap_enable_reg_pp0_iter4, ap_predicate_op174_read_state9, ap_predicate_op228_write_state11)
    begin
                ap_block_pp0_stage0_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op174_read_state9 = ap_const_boolean_1)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, ap_enable_reg_pp0_iter4, ap_predicate_op174_read_state9, ap_predicate_op228_write_state11)
    begin
                ap_block_pp0_stage0_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op174_read_state9 = ap_const_boolean_1)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, numReps_empty_n, numReps_out_full_n)
    begin
                ap_block_state1 <= ((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter4_assign_proc : process(out_V_V_full_n, ap_predicate_op228_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter4 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op228_write_state11 = ap_const_boolean_1));
    end process;

        ap_block_state7_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter2_assign_proc : process(in_V_V_empty_n, tmp_i_1818_reg_992, ap_predicate_op174_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter2 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op174_read_state9 = ap_const_boolean_1)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_428_assign_proc : process(tmp_i_1818_reg_992, or_cond_i_reg_1022, tmp_301_fu_787_p1)
    begin
                ap_condition_428 <= ((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_0));
    end process;


    ap_condition_440_assign_proc : process(tmp_i_1818_reg_992, or_cond_i_reg_1022, tmp_301_fu_787_p1)
    begin
                ap_condition_440 <= ((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_1));
    end process;


    ap_condition_451_assign_proc : process(tmp_i_1818_reg_992, or_cond_i_reg_1022, tmp_301_fu_787_p1)
    begin
                ap_condition_451 <= ((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_2));
    end process;


    ap_condition_462_assign_proc : process(tmp_i_1818_reg_992, or_cond_i_reg_1022, tmp_301_fu_787_p1)
    begin
                ap_condition_462 <= ((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_3));
    end process;


    ap_condition_pp0_exit_iter0_state7_assign_proc : process(exitcond_flatten_fu_425_p2)
    begin
        if ((exitcond_flatten_fu_425_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op174_read_state9_assign_proc : process(tmp_i_1818_reg_992, or_cond_i_reg_1022)
    begin
                ap_predicate_op174_read_state9 <= ((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0));
    end process;


    ap_predicate_op228_write_state11_assign_proc : process(tmp_i_1818_reg_992_pp0_iter3_reg, tmp_167_i_reg_996_pp0_iter3_reg)
    begin
                ap_predicate_op228_write_state11 <= ((tmp_i_1818_reg_992_pp0_iter3_reg = ap_const_lv1_0) and (tmp_167_i_reg_996_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    count_simd_fu_539_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(count_simd_1_fu_120));
    counter_internal_blo_4_fu_705_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_132) + unsigned(ap_const_lv32_1));
    current_block_read_fu_774_p2 <= std_logic_vector(unsigned(tmp_fu_768_p2) + unsigned(tmp_297_reg_1000));
    current_block_write_1_1812_fu_850_p3 <= 
        ap_const_lv32_0 when (tmp_175_i_fu_844_p2(0) = '1') else 
        current_block_write_fu_838_p2;
    current_block_write_2_1813_fu_794_p2 <= std_logic_vector(unsigned(current_block_write_5_fu_124) + unsigned(ap_const_lv32_1));
    current_block_write_3_1814_fu_806_p3 <= 
        ap_const_lv32_0 when (tmp_183_i_fu_800_p2(0) = '1') else 
        current_block_write_2_1813_fu_794_p2;
    current_block_write_4_1815_fu_814_p3 <= 
        current_block_write_3_1814_fu_806_p3 when (tmp_182_i_reg_1026(0) = '1') else 
        current_block_write_5_fu_124;
    current_block_write_fu_838_p2 <= std_logic_vector(unsigned(current_block_write_5_fu_124) + unsigned(ap_const_lv32_1));
    current_line_3_i_fu_672_p3 <= 
        ap_const_lv32_0 when (tmp_182_i_fu_374_p2(0) = '1') else 
        grp_fu_368_p2;
    current_line_in_bloc_fu_533_p2 <= std_logic_vector(unsigned(tmp_170_i_fu_525_p3) + unsigned(count_simd_1_fu_120));
    exitcond_flatten_fu_425_p2 <= "1" when (indvar_flatten_reg_303 = bound_reg_968) else "0";
    grp_fu_368_p2 <= std_logic_vector(unsigned(current_line_2_fu_128) + unsigned(ap_const_lv32_1));
    grp_fu_419_p0 <= grp_fu_419_p00(32 - 1 downto 0);
    grp_fu_419_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(numReps_read_reg_958),45));
    grp_fu_419_p1 <= ap_const_lv45_1D40(14 - 1 downto 0);
    i_fu_448_p3 <= 
        ap_const_lv13_1 when (tmp_i_fu_436_p2(0) = '1') else 
        i_i_op_fu_442_p2;
    i_i_op_fu_442_p2 <= std_logic_vector(unsigned(i_i_reg_314) + unsigned(ap_const_lv13_1));

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_1818_reg_992, or_cond_i_reg_1022)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, ap_predicate_op174_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_i_1818_reg_992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op174_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_430_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_303) + unsigned(ap_const_lv45_1));
    inp_fu_730_p2 <= std_logic_vector(unsigned(inp_1_fu_112) + unsigned(ap_const_lv32_1));
    inputBuf_0_V_address0 <= tmp_171_i_fu_761_p1(7 - 1 downto 0);

    inputBuf_0_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_1818_reg_992, tmp_181_i_fu_779_p1, tmp_166_i_fu_826_p1, tmp_296_fu_834_p1, ap_condition_428)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_0))) then 
                inputBuf_0_V_address1 <= tmp_166_i_fu_826_p1(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_428)) then 
                inputBuf_0_V_address1 <= tmp_181_i_fu_779_p1(7 - 1 downto 0);
            else 
                inputBuf_0_V_address1 <= "XXXXXXX";
            end if;
        else 
            inputBuf_0_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    inputBuf_0_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_V_address0 <= tmp_171_i_fu_761_p1(7 - 1 downto 0);

    inputBuf_1_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_1818_reg_992, tmp_181_i_fu_779_p1, tmp_166_i_fu_826_p1, tmp_296_fu_834_p1, ap_condition_440)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_1))) then 
                inputBuf_1_V_address1 <= tmp_166_i_fu_826_p1(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_440)) then 
                inputBuf_1_V_address1 <= tmp_181_i_fu_779_p1(7 - 1 downto 0);
            else 
                inputBuf_1_V_address1 <= "XXXXXXX";
            end if;
        else 
            inputBuf_1_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    inputBuf_1_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_V_address0 <= tmp_171_i_fu_761_p1(7 - 1 downto 0);

    inputBuf_2_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_1818_reg_992, tmp_181_i_fu_779_p1, tmp_166_i_fu_826_p1, tmp_296_fu_834_p1, ap_condition_451)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_2))) then 
                inputBuf_2_V_address1 <= tmp_166_i_fu_826_p1(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_451)) then 
                inputBuf_2_V_address1 <= tmp_181_i_fu_779_p1(7 - 1 downto 0);
            else 
                inputBuf_2_V_address1 <= "XXXXXXX";
            end if;
        else 
            inputBuf_2_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    inputBuf_2_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_V_address0 <= tmp_171_i_fu_761_p1(7 - 1 downto 0);

    inputBuf_3_V_address1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, tmp_i_1818_reg_992, tmp_181_i_fu_779_p1, tmp_166_i_fu_826_p1, tmp_296_fu_834_p1, ap_condition_462)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if (((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_3))) then 
                inputBuf_3_V_address1 <= tmp_166_i_fu_826_p1(7 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_462)) then 
                inputBuf_3_V_address1 <= tmp_181_i_fu_779_p1(7 - 1 downto 0);
            else 
                inputBuf_3_V_address1 <= "XXXXXXX";
            end if;
        else 
            inputBuf_3_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    inputBuf_3_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_V_we1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_i_1818_reg_992, or_cond_i_reg_1022, ap_block_pp0_stage0_11001, tmp_301_fu_787_p1, tmp_296_fu_834_p1)
    begin
        if ((((or_cond_i_reg_1022 = ap_const_lv1_1) and (tmp_i_1818_reg_992 = ap_const_lv1_0) and (tmp_301_fu_787_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_1818_reg_992 = ap_const_lv1_1) and (tmp_296_fu_834_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_x_fu_556_p2 <= std_logic_vector(unsigned(k_x_1_fu_116) + unsigned(ap_const_lv32_1));
    k_y_fu_505_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_1_fu_108));

    numReps_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_blk_n <= numReps_empty_n;
        else 
            numReps_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    numReps_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_blk_n <= numReps_out_full_n;
        else 
            numReps_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    numReps_out_din <= numReps_dout;

    numReps_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_out_write <= ap_const_logic_1;
        else 
            numReps_out_write <= ap_const_logic_0;
        end if; 
    end process;


    numReps_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, numReps_empty_n, numReps_out_full_n)
    begin
        if ((not(((numReps_out_full_n = ap_const_logic_0) or (numReps_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            numReps_read <= ap_const_logic_1;
        else 
            numReps_read <= ap_const_logic_0;
        end if; 
    end process;

    ofm_x_fu_587_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_104) + unsigned(ap_const_lv32_1));
    ofm_y_fu_607_p2 <= std_logic_vector(unsigned(ofm_y_1_i_fu_100) + unsigned(ap_const_lv32_1));
    or_cond_i_fu_660_p2 <= (tmp_180_i_fu_654_p2 and tmp_179_i_fu_648_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_i_1818_reg_992_pp0_iter3_reg, tmp_167_i_reg_996_pp0_iter3_reg)
    begin
        if (((tmp_i_1818_reg_992_pp0_iter3_reg = ap_const_lv1_0) and (tmp_167_i_reg_996_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= outElem_V_reg_1066;

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op228_write_state11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op228_write_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_fu_717_p3 <= 
        ap_const_lv32_0 when (tmp_184_i_fu_711_p2(0) = '1') else 
        counter_internal_blo_4_fu_705_p2;
    p_inp_1_i_fu_619_p3 <= 
        ap_const_lv32_0 when (tmp_178_i_fu_613_p2(0) = '1') else 
        inp_1_fu_112;
    p_ofm_y_9_i_fu_627_p3 <= 
        ap_const_lv32_0 when (tmp_178_i_fu_613_p2(0) = '1') else 
        ofm_y_fu_607_p2;
    read_block_1_fu_680_p3 <= 
        read_block_6_cast_fu_666_p2 when (tmp_182_i_fu_374_p2(0) = '1') else 
        tmp_295_fu_470_p1;
    read_block_1_i_mid2_fu_462_p3 <= 
        ap_const_lv32_0 when (tmp_i_reg_982(0) = '1') else 
        read_block_2_fu_96;
    read_block_3_cast_i_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(read_block_1_fu_680_p3),32));
    read_block_6_cast_fu_666_p2 <= std_logic_vector(unsigned(tmp_295_fu_470_p1) + unsigned(ap_const_lv4_1));
    read_block_fu_746_p2 <= std_logic_vector(unsigned(read_block_1_i_mid2_fu_462_p3) + unsigned(ap_const_lv32_1));
    tmp_166_i_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_392),64));
    tmp_167_i_fu_483_p2 <= "1" when (unsigned(counter_internal_blo_fu_132) < unsigned(ap_const_lv32_2CF)) else "0";
    tmp_168_i_fu_519_p2 <= std_logic_vector(unsigned(tmp_300_fu_515_p1) + unsigned(tmp_299_fu_511_p1));
    tmp_170_i_fu_525_p3 <= (tmp_168_i_fu_519_p2 & ap_const_lv3_0);
    tmp_171_i_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_reg_1005),64));
    tmp_172_i_fu_545_p2 <= "1" when (count_simd_fu_539_p2 = ap_const_lv32_8) else "0";
    tmp_173_i_fu_380_p2 <= "1" when (grp_fu_368_p2 = ap_const_lv32_60) else "0";
    tmp_174_i_fu_562_p2 <= "1" when (k_x_fu_556_p2 = ap_const_lv32_3) else "0";
    tmp_175_i_fu_844_p2 <= "1" when (current_block_write_fu_838_p2 = ap_const_lv32_4) else "0";
    tmp_176_i_fu_573_p2 <= "1" when (k_y_fu_505_p2 = ap_const_lv32_3) else "0";
    tmp_177_i_fu_593_p2 <= "1" when (ofm_x_fu_587_p2 = ap_const_lv32_A) else "0";
    tmp_178_i_fu_613_p2 <= "1" when (ofm_y_fu_607_p2 = ap_const_lv32_A) else "0";
    tmp_179_i_fu_648_p2 <= "1" when (unsigned(counter_internal_blo_fu_132) < unsigned(ap_const_lv32_5F)) else "0";
    tmp_180_i_fu_654_p2 <= "1" when (unsigned(read_block_1_i_mid2_fu_462_p3) < unsigned(ap_const_lv32_C)) else "0";
    tmp_181_i_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_392),64));
    tmp_182_i_fu_374_p2 <= "1" when (grp_fu_368_p2 = ap_const_lv32_60) else "0";
    tmp_183_i_fu_800_p2 <= "1" when (current_block_write_2_1813_fu_794_p2 = ap_const_lv32_4) else "0";
    tmp_184_i_fu_711_p2 <= "1" when (counter_internal_blo_4_fu_705_p2 = ap_const_lv32_2CF) else "0";
    tmp_295_fu_470_p1 <= read_block_1_i_mid2_fu_462_p3(4 - 1 downto 0);
    tmp_296_fu_834_p1 <= current_block_write_5_fu_124(2 - 1 downto 0);
    tmp_297_fu_501_p1 <= k_y_1_fu_108(2 - 1 downto 0);
    tmp_298_fu_757_p1 <= current_block_write_5_fu_124(2 - 1 downto 0);
    tmp_299_fu_511_p1 <= k_x_1_fu_116(29 - 1 downto 0);
    tmp_300_fu_515_p1 <= ofm_x_1_fu_104(29 - 1 downto 0);
    tmp_301_fu_787_p1 <= current_block_write_5_fu_124(2 - 1 downto 0);
    tmp_fu_768_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_298_fu_757_p1));
    tmp_i_1818_fu_474_p2 <= "1" when (unsigned(inp_1_fu_112) < unsigned(ap_const_lv32_120)) else "0";
    tmp_i_fu_436_p2 <= "1" when (i_i_reg_314 = ap_const_lv13_1D40) else "0";
end behav;
