0.7
2020.2
May  7 2023
15:24:31
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/DFF.v,1730176566,verilog,,C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v,,DFF,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_adder_pipelined.v,1730256749,verilog,,C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_mult_pipelined.v,,bfloat16_adder_pipelined,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_matrix_multiplier.sv,1730052276,systemVerilog,,C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/tb_bfloat16_matrix_multiplier.sv,,bfloat16_matrix_multiplier,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_matrix_multiplier_4x4.sv,1730177772,systemVerilog,,C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/tb_bfloat16_matrix_multiplier_4x4.sv,,bfloat16_matrix_multiplier_4x4,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_mult_pipelined.v,1730013603,verilog,,C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_partial_element.v,,bfloat16_mult_pipelined,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/bfloat16_partial_element.v,1730260986,verilog,,,,bfloat16_partial_element,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/tb_bfloat16_adder_pipelined.sv,1729483207,systemVerilog,,,,tb_bfloat16_adder_pipelined,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/tb_bfloat16_matrix_multiplier.sv,1730178520,systemVerilog,,,,tb_bfloat16_matrix_multiplier,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/tb_bfloat16_matrix_multiplier_4x4.sv,1730260502,systemVerilog,,,,tb_bfloat16_matrix_multiplier_4x4,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/hdl/mini_project_2/tb_bfloat16_mult_pipelined.sv,1730016994,systemVerilog,,,,tb_bfloat16_mult_pipelined,,uvm,,,,,,
C:/Users/Baron/Desktop/EE_278_Repo/EE_278/vivado_projects/mini_project_2/mini_project_2.sim/sim_1/behav/xsim/glbl.v,1729384493,verilog,,,,glbl,,uvm,,,,,,
