// Seed: 3487814750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_49(id_5),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48
);
  output wire id_48;
  inout wire id_47;
  inout wire id_46;
  inout wire id_45;
  inout wire id_44;
  inout wire id_43;
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  inout wire id_38;
  input wire id_37;
  output wire id_36;
  output wire id_35;
  inout wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri1 id_50 = 1;
  always @(posedge (id_5) or posedge 1 == 1'b0 + ~id_17) id_27 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_5, id_6;
  xor primCall (id_3, id_8, id_6, id_5, id_7);
  wire id_7;
  initial begin : LABEL_0
    id_6 <= id_2;
    id_6 <= 1;
    id_5 = #id_8 id_8;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_1,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_4,
      id_4,
      id_7,
      id_1,
      id_4,
      id_7,
      id_7,
      id_1,
      id_7,
      id_5,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_4,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_3
  );
  always id_6 = #1 id_5;
endmodule
