INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Desktop/Progetti_Vivado/SIPO_Register/SIPO_Register.sim/sim_1/synth/func/xsim/SIPO_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ff_d'
INFO: [VRFC 10-3107] analyzing entity 'SIPO'
