Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 02:27:38 PDT 2021
Options: 
Date:    Wed May 01 16:19:36 2024
Host:    centos (x86_64 w/Linux 3.10.0-1160.114.2.el7.x86_64) (6cores*12cpus*1physical cpu*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB) (16112716KB)
PID:     24923
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis (6 seconds elapsed).


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

WARNING: This version of the tool is 1101 days old.
@genus:root: 1> read_lib /home/install/digital/FOUNDRY/digital/45nm/dig/lib/slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFHX2'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFHX4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDFXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/ADDHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND2X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND2X6'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND2XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND3X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND3X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND3XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AND4XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO21X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO21X2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO21XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow/AO22X1'.
@genus:root: 2> read_hdl /home/tcad/Desktop/arushi/work
Warning : Cannot open file. [VLOGPT-650]
        : File '/home/tcad/Desktop/arushi/work'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
@genus:root: 3> read_hdl /home/tcad/Desktop/arushi/work/ALU.v
@genus:root: 4> elaborate ALU
  Library has 324 usable logic and 126 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALU' from file '/home/tcad/Desktop/arushi/work/ALU.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALU'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ALU, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ALU, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.018s)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:ALU
@genus:root: 5> syn_gen
##Generic Timing Info for library domain: _default_ typical gate delay: 108.0 ps std_slew: 19.0 ps std_load: 2.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ALU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ALU' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ALU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ALU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.060s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.004s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: ALU, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'ALU':
          live_trim(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ALU'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in ALU: area: 0 ,dp = 25 mux = 11 sg = slow         worst_clk_period: -4592024818112685023518845586533375270224571366321465757620034084714021260319692194476935451026741968823160516805605978582598477116472823048441482364661226809476830173328443026583077344242818131912059168046576031811870535834601673795222482509708648316151805224392323161198166016.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in ALU: area: 0 ,dp = 4 mux = 11 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in ALU: area: 0 ,dp = 4 mux = 11 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in ALU: area: 0 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in ALU: area: 0 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in ALU: area: 0 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in ALU: area: 0 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c7 in ALU: area: 0 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_0_0_c7 in ALU: area: 0 ,dp = 4 mux = 11 sg = very_fast    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 0.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area                0                  0                  0                  0                  0                  0                  0                  0  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START                      0 (      )    214748364.70 (        )             0 (        )              
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) equal_from_uns --> equal_to_uns
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END                      0 (  -nan)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ALU'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: ALU, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ALU, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ALU, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.052s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CDFG-373   |Info    |    1 |Sign mismatch in assignment.                     |
| CDFG-771   |Info    |    6 |Replaced logic with a constant value.            |
| CWD-19     |Info    |   47 |An implementation was inferred.                  |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                       |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                  |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.            |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.       |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                    |
| ELAB-1     |Info    |    1 |Elaborating Design.                              |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                         |
| GB-6       |Info    |    1 |A datapath component has been ungrouped.         |
| LBR-41     |Info    |    1 |An output library pin lacks a function           |
|            |        |      | attribute.                                      |
|            |        |      |If the remainder of this library cell's semantic |
|            |        |      | checks are successful, it will be considered as |
|            |        |      | a timing-model                                  |
|            |        |      | (because one of its outputs does not have a val |
|            |        |      | id function.                                    |
| LBR-43     |Warning |  485 |Libcell has no area attribute.  Defaulting to 0  |
|            |        |      | area.                                           |
|            |        |      |Specify a valid area value for the libcell.      |
| LBR-155    |Info    |  248 |Mismatch in unateness between 'timing_sense'     |
|            |        |      | attribute and the function.                     |
|            |        |      |The 'timing_sense' attribute will be respected.  |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message  |
|            |        |      | to 10 if information_level is less than 9.      |
| LBR-162    |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense    |
|            |        |      | arcs have been processed.                       |
|            |        |      |Setting the 'timing_sense' to non_unate.         |
| LBR-170    |Info    |   64 |Ignoring specified timing sense.                 |
|            |        |      |Timing sense should never be set with            |
|            |        |      | 'rising_edge' or 'falling_edge' timing type.    |
| LBR-412    |Info    |    1 |Created nominal operating condition.             |
|            |        |      |The nominal operating condition is represented,  |
|            |        |      | either by the nominal PVT values specified in   |
|            |        |      | the library source                              |
|            |        |      | (via nom_process,nom_voltage and nom_temperatur |
|            |        |      | e respectively)                                 |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).   |
| LBR-516    |Info    |    1 |Missing library level attribute.                 |
| LBR-518    |Info    |    1 |Missing a function attribute in the output pin   |
|            |        |      | definition.                                     |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| RTLOPT-40  |Info    |    6 |Transformed datapath macro.                      |
| SYNTH-1    |Info    |    1 |Synthesizing.                                    |
| VLOGPT-650 |Warning |    1 |Cannot open file.                                |
|            |        |      |The specified file could not be opened.  Check   |
|            |        |      | the value of the init_hdl_search_path           |
|            |        |      | attribute.                                      |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
Multi-threaded constant propagation [1|0] ...
new_area=0  new_slack=214748364.70  new_is_better=0
new_area=0  new_slack=214748364.70  new_is_better=0
new_area=0  new_slack=214748364.70  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                 Message Text                  |
--------------------------------------------------------------------------------
| DATABASE-103 |Warning |    8 |The database contains a field that the reader  |
|              |        |      | does not support.                             |
| GB-6         |Info    |    2 |A datapath component has been ungrouped.       |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 9, CPU_Time 8.728943999999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) | 100.0(100.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) | 100.0(100.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      3453         0       322
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      3003         0       605
##>G:Misc                               9
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        9
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ALU' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:root: 6> syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 108.0 ps std_slew: 19.0 ps std_load: 2.2 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'ALU' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  89.7( 60.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |  10.3( 40.0) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  89.7( 56.2) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |  10.3( 37.5) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:59) |  00:00:00(00:00:01) |   0.0(  6.2) |   16:23:44 (May01) |  588.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 126 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                    0        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                 Message Text                  |
--------------------------------------------------------------------------------
| DATABASE-103 |Warning |   24 |The database contains a field that the reader  |
|              |        |      | does not support.                             |
| PA-7         |Info    |   10 |Resetting power analysis results.              |
|              |        |      |All computed switching activities are removed. |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.   |
| SYNTH-2      |Info    |    1 |Done synthesizing.                             |
| SYNTH-4      |Info    |    1 |Mapping.                                       |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                   0        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 4.30115
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  62.2( 45.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |   7.1( 30.0) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:59) |  00:00:00(00:00:01) |   0.0(  5.0) |   16:23:44 (May01) |  588.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:04:03) |  00:00:04(00:00:04) |  30.7( 20.0) |   16:23:48 (May01) |  590.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ALU/fv_map.fv.json' for netlist 'fv/ALU/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ALU/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9964450000000014
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  58.1( 42.9) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |   6.7( 28.6) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:59) |  00:00:00(00:00:01) |   0.0(  4.8) |   16:23:44 (May01) |  588.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:04:03) |  00:00:04(00:00:04) |  28.6( 19.0) |   16:23:48 (May01) |  590.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:01) |   6.6(  4.8) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.004978000000001259
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  58.1( 42.9) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |   6.7( 28.6) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:59) |  00:00:00(00:00:01) |   0.0(  4.8) |   16:23:44 (May01) |  588.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:04:03) |  00:00:04(00:00:04) |  28.6( 19.0) |   16:23:48 (May01) |  590.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:01) |   6.6(  4.8) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ALU ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.010 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  58.1( 42.9) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |   6.7( 28.6) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:59) |  00:00:00(00:00:01) |   0.0(  4.8) |   16:23:44 (May01) |  588.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:04:03) |  00:00:04(00:00:04) |  28.6( 19.0) |   16:23:48 (May01) |  590.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:01) |   6.6(  4.8) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                     0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
 init_delay                    0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
 init_tns                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.003101999999998384
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  58.1( 42.9) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |   6.7( 28.6) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:59) |  00:00:00(00:00:01) |   0.0(  4.8) |   16:23:44 (May01) |  588.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:04:03) |  00:00:04(00:00:04) |  28.6( 19.0) |   16:23:48 (May01) |  590.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:01) |   6.6(  4.8) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:03:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:28 (May01) |  322.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:08(00:00:09) |  58.1( 42.9) |   16:23:37 (May01) |  605.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:03:52) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:37 (May01) |  605.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:58) |  00:00:01(00:00:06) |   6.7( 28.6) |   16:23:43 (May01) |  588.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:03:59) |  00:00:00(00:00:01) |   0.0(  4.8) |   16:23:44 (May01) |  588.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:04:03) |  00:00:04(00:00:04) |  28.6( 19.0) |   16:23:48 (May01) |  590.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:01) |   6.6(  4.8) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:04:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:23:49 (May01) |  590.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      3003         0       588
##>M:Pre Cleanup                        1         -         -      3003         0       588
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1288         0       590
##>M:Const Prop                         0         -         0      1288         0       590
##>M:Cleanup                            0         -         0      1288         0       590
##>M:MBCI                               0         -         -      1288         0       590
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ALU'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:root: 7> syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ALU' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
 init_iopt                     0        0         0         0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.011 seconds.

-------------------------------------------------------------------------------
 const_prop                    0        0         0         0
-------------------------------------------------------------------------------
 hi_fo_buf                     0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
 init_delay                    0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                     0        0         0         0
 merge_bi                      0        0         0         0
 io_phase                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        39  (       39 /       39 )  0.05
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase        24  (       24 /       24 )  0.14
       gate_comp         0  (        0 /        0 )  0.05
       gcomp_mog         2  (        0 /        0 )  0.06
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
 init_delay                    0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                     0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.05
       gcomp_mog         2  (        0 /        0 )  0.06
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total DRC Total
                           Total  Weighted     Neg       Max 
Operation                   Area  Neg Slk     Slack      Cap 
 init_delay                    0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                      0        0         0         0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |Sev  |Count |                     Message Text                      |
--------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                          |
| CFM-5   |Info |    1 |Wrote formal verification information.                 |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there  |
|         |     |      | is no power intent loaded.                            |
| PA-7    |Info |    4 |Resetting power analysis results.                      |
|         |     |      |All computed switching activities are removed.         |
| SYNTH-5 |Info |    1 |Done mapping.                                          |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                              |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ALU'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 8> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 01 2024  04:24:08 pm
  Module:                 ALU
  Technology libraries:   slow 
                          slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
--------------------------------------------------------------------------
ALU                    1225      0.000     0.000        0.000 <none> (D)  
  (D) = wireload is default in technology library
@genus:root: 9> report power
Warning: Library 'slow' found in multiple domains.
Info: Use -domain to uniquify.
Info: Selecting library 'slow' in domain '-1'
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : ALU
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Instance: /ALU
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     2.01695e-07  1.91998e-04  5.03556e-05  2.42555e-04 100.00%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     2.01695e-07  1.91998e-04  5.03556e-05  2.42555e-04 100.00%
  Percentage           0.08%       79.16%       20.76%      100.00% 100.00%
  -------------------------------------------------------------------------
@genus:root: 10> report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 01 2024  04:24:56 pm
  Module:                 ALU
  Technology libraries:   slow 
                          slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
   Gate     Instances  Area  Library 
-------------------------------------
ACHCONX2            1  0.000    slow 
ADDFXL             62  0.000    slow 
ADDHX1              2  0.000    slow 
AND3X2              1  0.000    slow 
AO21X1             47  0.000    slow 
AO21X2              4  0.000    slow 
AO22XL             31  0.000    slow 
AOI21X4             4  0.000    slow 
AOI221XL           22  0.000    slow 
AOI222XL            9  0.000    slow 
AOI31XL            34  0.000    slow 
BMXIX2              1  0.000    slow 
CLKAND2X12          1  0.000    slow 
CLKINVX1          182  0.000    slow 
CLKINVX16           2  0.000    slow 
CLKINVX2           40  0.000    slow 
CLKINVX20           2  0.000    slow 
CLKINVX3            1  0.000    slow 
CLKINVX4           96  0.000    slow 
CLKINVX8           17  0.000    slow 
CLKMX2X12          23  0.000    slow 
INVX6               1  0.000    slow 
MXI2X2              4  0.000    slow 
MXI2X6            270  0.000    slow 
NAND2BX4            1  0.000    slow 
NOR2BX2             1  0.000    slow 
NOR2BX4             2  0.000    slow 
NOR2BXL            10  0.000    slow 
OA21X1              2  0.000    slow 
OA21X2             41  0.000    slow 
OA22X1              8  0.000    slow 
OAI211XL           21  0.000    slow 
OAI221XL           47  0.000    slow 
OAI222XL           26  0.000    slow 
OAI2BB1X4           1  0.000    slow 
OAI31XL             2  0.000    slow 
OAI32XL            32  0.000    slow 
OAI33XL             1  0.000    slow 
OR2X1               3  0.000    slow 
OR2X2               4  0.000    slow 
OR2X4               1  0.000    slow 
OR2XL               3  0.000    slow 
OR3X2               2  0.000    slow 
OR3XL               8  0.000    slow 
OR4X1               1  0.000    slow 
OR4X2               1  0.000    slow 
OR4XL              20  0.000    slow 
XNOR2X2            97  0.000    slow 
XNOR3X1             1  0.000    slow 
XOR2X4             31  0.000    slow 
XOR3XL              1  0.000    slow 
-------------------------------------
total            1225  0.000         


*INFO : Above table contains 51 Lib-Cell having zero area.


                                      
     Type      Instances  Area Area % 
--------------------------------------
inverter             341 0.000    0.0 
logic                884 0.000    0.0 
physical_cells         0 0.000    0.0 
--------------------------------------
total               1225 0.000    0.0 

@genus:root: 11> report timing -unconstrained
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 01 2024  04:25:14 pm
  Module:                 ALU
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (R) io_fn[3]
       Endpoint: (F) io_out[0]

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-   14293            

#----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc    Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  io_fn[3]                                    -       -       R     (arrival)      5 19.5     0     0       0    (-,-) 
  g12249/Y                                    -       A->Y    F     CLKINVX20     71 87.0    84    45      45    (-,-) 
  g12248__3680/Y                              -       B->Y    R     XNOR2X2        2  2.7    60   213     258    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4628/Y         -       A->Y    F     CLKINVX2       2  2.6    32    40     298    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4626__6161/CON -       CI->CON R     ACHCONX2       1  1.8   158    57     355    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4624__7482/CO  -       CI->CO  R     ADDFXL         1  1.8    87   235     590    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4623__5115/CO  -       CI->CO  R     ADDFXL         1  1.8    86   212     802    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4622__1881/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    1013    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4621__6131/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    1224    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4620__7098/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    1436    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4619__8246/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    1647    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4618__5122/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    1858    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4617__1705/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    2070    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4616__2802/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    2281    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4615__1617/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    2492    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4614__3680/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    2704    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4613__6783/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    2915    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4612__5526/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    3126    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4611__8428/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    3338    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4610__4319/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    3549    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4609__6260/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    3760    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4608__5107/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    3971    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4607__2398/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    4183    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4606__5477/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    4394    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4605__6417/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    4605    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4604__7410/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    4817    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4603__1666/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    5028    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4602__2346/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    5239    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4601__2883/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    5450    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4600__9945/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    5662    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4599__9315/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    5873    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4598__6161/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    6084    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4597__4733/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    6296    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4596__7482/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    6507    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4595__5115/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    6718    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4594__1881/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    6930    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4593__6131/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    7141    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4592__7098/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    7352    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4591__8246/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    7564    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4590__5122/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    7775    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4589__1705/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    7986    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4588__2802/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    8197    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4587__1617/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    8409    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4586__3680/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    8620    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4585__6783/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    8831    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4584__5526/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    9043    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4583__8428/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    9254    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4582__4319/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    9465    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4581__6260/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    9676    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4580__5107/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211    9888    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4579__2398/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   10099    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4578__5477/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   10310    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4577__6417/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   10522    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4576__7410/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   10733    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4575__1666/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   10944    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4574__2346/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   11156    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4573__2883/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   11367    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4572__9945/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   11578    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4571__9315/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   11790    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4570__6161/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   12001    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4569__4733/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   12212    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4568__7482/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   12423    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4567__5115/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   12635    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4566__1881/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   12846    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4565__6131/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   13057    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4564__7098/CO  -       CI->CO  R     ADDFXL         1  1.8    86   211   13269    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g4563__8246/CO  -       CI->CO  R     ADDFXL         1  1.3    73   205   13474    (-,-) 
  csa_tree_ADD_TC_OP_1_groupi_g2__9315/Y      -       C->Y    F     XOR3XL         2  0.8    65   150   13624    (-,-) 
  g26333/Y                                    -       A->Y    R     CLKINVX1       2  1.2    29    39   13663    (-,-) 
  g26162__1666/Y                              -       B1->Y   F     OAI32XL        1  0.6   126    80   13743    (-,-) 
  g26155__6161/Y                              -       B0->Y   R     AOI31XL        2  1.7   141   115   13857    (-,-) 
  g26081__8428/Y                              -       A2->Y   F     OAI33XL        1  0.6   157   161   14018    (-,-) 
  g25990__6417/Y                              -       C0->Y   R     AOI221XL       1  0.7   168   130   14148    (-,-) 
  g25961__5477/Y                              -       C0->Y   F     OAI221XL       1  0.0   148   145   14293    (-,-) 
  io_out[0]                                   -       -       F     (port)         -    -     -     0   14293    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

@genus:root: 12> gui_show
