

================================================================
== Vitis HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Wed Apr 10 17:07:01 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.046 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|       55|  0.470 us|  0.550 us|   47|   55|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        9|        9|         3|          -|          -|      3|        no|
        |- Loop 2  |        4|        4|         1|          -|          -|      4|        no|
        |- Loop 3  |        2|        9|         2|          -|          -|  1 ~ 4|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3937|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   54|    2955|   1435|    -|
|Memory           |        8|    -|     213|    852|    -|
|Multiplexer      |        -|    -|       -|    236|    -|
|Register         |        -|    -|    2761|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   54|    5929|   6460|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   24|       5|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_170s_53ns_170_5_1_U17  |mul_170s_53ns_170_5_1  |        0|  18|  441|  256|    0|
    |mul_35ns_25ns_60_2_1_U25   |mul_35ns_25ns_60_2_1   |        0|   2|  187|   69|    0|
    |mul_42ns_33ns_75_2_1_U24   |mul_42ns_33ns_75_2_1   |        0|   4|  205|   88|    0|
    |mul_49ns_44s_93_5_1_U23    |mul_49ns_44s_93_5_1    |        0|   4|  334|   84|    0|
    |mul_49ns_49ns_98_5_1_U18   |mul_49ns_49ns_98_5_1   |        0|   4|  334|   84|    0|
    |mul_49ns_49ns_98_5_1_U20   |mul_49ns_49ns_98_5_1   |        0|   4|  334|   84|    0|
    |mul_49ns_49ns_98_5_1_U21   |mul_49ns_49ns_98_5_1   |        0|   4|  334|   84|    0|
    |mul_56ns_52s_108_5_1_U22   |mul_56ns_52s_108_5_1   |        0|   5|  345|  218|    0|
    |mul_64s_63ns_126_5_1_U26   |mul_64s_63ns_126_5_1   |        0|   9|  441|  256|    0|
    |mux_164_1_1_1_U29          |mux_164_1_1_1          |        0|   0|    0|   65|    0|
    |mux_164_1_1_1_U30          |mux_164_1_1_1          |        0|   0|    0|   65|    0|
    |mux_42_32_1_1_U27          |mux_42_32_1_1          |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U28          |mux_42_32_1_1          |        0|   0|    0|   20|    0|
    |mux_83_1_1_1_U19           |mux_83_1_1_1           |        0|   0|    0|   42|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|  54| 2955| 1435|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |               Memory               |                                 Module                                | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |fourth_order_double_sin_cos_K0_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R  |        0|  59|  236|    0|   256|   59|     1|        15104|
    |fourth_order_double_sin_cos_K1_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R  |        0|  52|  208|    0|   256|   52|     1|        13312|
    |fourth_order_double_sin_cos_K2_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R  |        0|  44|  176|    0|   256|   44|     1|        11264|
    |fourth_order_double_sin_cos_K3_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R  |        0|  33|  132|    0|   256|   33|     1|         8448|
    |fourth_order_double_sin_cos_K4_V_U  |sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R  |        0|  25|  100|    0|   256|   25|     1|         6400|
    |ref_4oPi_table_256_V_U              |sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R                   |        8|   0|    0|    0|    10|  256|     1|         2560|
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                               |                                                                       |        8| 213|  852|    0|  1290|  469|     6|        57088|
    +------------------------------------+-----------------------------------------------------------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_594_p2               |         +|   0|  0|   12|          11|          11|
    |add_ln214_fu_414_p2          |         +|   0|  0|   12|          11|          11|
    |add_ln443_fu_1142_p2         |         +|   0|  0|   11|           3|           1|
    |add_ln450_fu_1249_p2         |         +|   0|  0|   11|           3|           1|
    |add_ln461_fu_1500_p2         |         +|   0|  0|   12|          12|          10|
    |i_5_fu_970_p2                |         +|   0|  0|   10|           2|           1|
    |ret_V_6_fu_881_p2            |         +|   0|  0|   64|          64|          64|
    |ret_V_7_fu_890_p2            |         +|   0|  0|   64|          64|          64|
    |ret_V_8_fu_925_p2            |         +|   0|  0|   64|          64|          64|
    |ret_V_fu_933_p2              |         +|   0|  0|   64|          64|          64|
    |shift_3_fu_1299_p2           |         +|   0|  0|   39|          32|          32|
    |Ex_V_3_fu_627_p2             |         -|   0|  0|   12|          11|          11|
    |Mx_bits_V_1_fu_530_p2        |         -|   0|  0|  131|           1|         124|
    |newexp_fu_1509_p2            |         -|   0|  0|   39|          32|          32|
    |sub_ln1512_1_fu_1293_p2      |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_644_p2         |         -|   0|  0|   12|           1|          12|
    |sub_ln433_fu_984_p2          |         -|   0|  0|   14|           6|           6|
    |sub_ln594_1_fu_1037_p2       |         -|   0|  0|   14|           6|           6|
    |sub_ln594_2_fu_1041_p2       |         -|   0|  0|   14|           3|           6|
    |sub_ln594_3_fu_1046_p2       |         -|   0|  0|   14|           6|           6|
    |sub_ln594_4_fu_1072_p2       |         -|   0|  0|   14|           3|           6|
    |sub_ln594_fu_990_p2          |         -|   0|  0|   14|           3|           6|
    |and_ln300_1_fu_1482_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln300_fu_1452_p2         |       and|   0|  0|    2|           1|           1|
    |p_Result_23_fu_1097_p2       |       and|   0|  0|   63|          63|          63|
    |p_Result_s_fu_524_p2         |       and|   0|  0|    2|           1|           1|
    |results_sign_V_1_fu_1469_p2  |       and|   0|  0|    2|           1|           1|
    |r_V_15_fu_1312_p2            |      ashr|   0|  0|  179|          63|          63|
    |closepath_fu_404_p2          |      icmp|   0|  0|   11|          11|          10|
    |icmp_ln1019_1_fu_1447_p2     |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1019_2_fu_1458_p2     |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1019_fu_1442_p2       |      icmp|   0|  0|   11|          11|           1|
    |icmp_ln1653_fu_1348_p2       |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln430_fu_964_p2         |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln443_fu_1136_p2        |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln450_fu_1243_p2        |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln453_fu_1329_p2        |      icmp|   0|  0|   18|          32|           5|
    |icmp_ln594_fu_1024_p2        |      icmp|   0|  0|   10|           6|           6|
    |lshr_ln594_1_fu_1091_p2      |      lshr|   0|  0|  179|           2|          63|
    |lshr_ln594_fu_1082_p2        |      lshr|   0|  0|  179|          63|          63|
    |r_V_fu_665_p2                |      lshr|   0|  0|  179|          63|          63|
    |or_ln300_fu_1494_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln462_fu_1523_p2          |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_996_p3             |    select|   0|  0|   11|           1|           1|
    |Mx_V_2_fu_916_p3             |    select|   0|  0|   63|           1|           2|
    |Mx_bits_V_3_fu_535_p3        |    select|   0|  0|  124|           1|         124|
    |addr_fu_420_p3               |    select|   0|  0|   11|           1|           7|
    |k_V_1_fu_513_p3              |    select|   0|  0|    3|           1|           1|
    |r_V_19_fu_675_p3             |    select|   0|  0|   63|           1|          63|
    |r_V_20_fu_1322_p3            |    select|   0|  0|   63|           1|          63|
    |results_exp_V_fu_1557_p3     |    select|   0|  0|   11|           1|          11|
    |results_sig_V_fu_1579_p3     |    select|   0|  0|   52|           1|          52|
    |results_sign_V_2_fu_1475_p3  |    select|   0|  0|    2|           1|           1|
    |results_sign_V_fu_1435_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln300_1_fu_1549_p3    |    select|   0|  0|   11|           1|           1|
    |select_ln300_2_fu_1542_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln300_3_fu_1571_p3    |    select|   0|  0|   52|           1|           1|
    |select_ln300_5_fu_1564_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln482_fu_599_p3       |    select|   0|  0|   11|           1|          11|
    |select_ln594_1_fu_1058_p3    |    select|   0|  0|   63|           1|          63|
    |select_ln594_2_fu_1065_p3    |    select|   0|  0|    6|           1|           6|
    |select_ln594_fu_1050_p3      |    select|   0|  0|    6|           1|           6|
    |ush_1_fu_1303_p3             |    select|   0|  0|   32|           1|          32|
    |ush_fu_650_p3                |    select|   0|  0|   12|           1|          12|
    |r_V_16_fu_1317_p2            |       shl|   0|  0|  179|          63|          63|
    |r_V_18_fu_455_p2             |       shl|   0|  0|  950|         256|         256|
    |r_V_2_fu_670_p2              |       shl|   0|  0|  179|          63|          63|
    |r_fu_612_p2                  |       shl|   0|  0|  409|         124|         124|
    |sin_basis_fu_736_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln1027_fu_519_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln300_fu_1488_p2         |       xor|   0|  0|    2|           2|           1|
    |xor_ln311_fu_1463_p2         |       xor|   0|  0|    2|           1|           2|
    +-----------------------------+----------+----+---+-----+------------+------------+
    |Total                        |          |   0|  0| 3937|        1389|        1902|
    +-----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |add_i285_lcssa_reg_360     |    9|          2|   32|         64|
    |ap_NS_fsm                  |  164|         37|    1|         37|
    |ap_return                  |    9|          2|   64|        128|
    |i_1_fu_244                 |    9|          2|    3|          6|
    |i_3_fu_264                 |    9|          2|    3|          6|
    |i_fu_228                   |    9|          2|    2|          4|
    |in_shift_V_fu_268          |    9|          2|   63|        126|
    |p_Result_30_in_in_reg_369  |    9|          2|   63|        126|
    |shift_fu_272               |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  236|         53|  263|        561|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |B_V_reg_1736                                    |   56|   0|   56|          0|
    |B_squared_V_reg_1777                            |   49|   0|   49|          0|
    |B_trunc_reg_1741                                |   49|   0|   49|          0|
    |Ex_V_3_reg_1719                                 |   11|   0|   11|          0|
    |Ex_V_4_reg_1997                                 |   11|   0|   11|          0|
    |Med_V_reg_1669                                  |  170|   0|  170|          0|
    |Mx_V_2_reg_1905                                 |   63|   0|   63|          0|
    |Mx_V_reg_1712                                   |   63|   0|   63|          0|
    |Mx_bits_V_3_reg_1701                            |  124|   0|  124|          0|
    |Mx_bits_V_reg_1684                              |  124|   0|  124|          0|
    |Mx_zeros_reg_1706                               |    7|   0|    7|          0|
    |add_i285_lcssa_reg_360                          |   32|   0|   32|          0|
    |add_ln450_reg_2063                              |    3|   0|    3|          0|
    |ap_CS_fsm                                       |   36|   0|   36|          0|
    |ap_return_preg                                  |   64|   0|   64|          0|
    |c_3_1_fu_252                                    |   32|   0|   32|          0|
    |c_3_2_fu_256                                    |   32|   0|   32|          0|
    |c_3_3_fu_260                                    |   32|   0|   32|          0|
    |c_3_fu_248                                      |   32|   0|   32|          0|
    |closepath_reg_1642                              |    1|   0|    1|          0|
    |cos_basis_reg_1753                              |    1|   0|    1|          0|
    |din_exp_V_reg_1630                              |   11|   0|   11|          0|
    |din_sig_V_reg_1637                              |   52|   0|   52|          0|
    |fourth_order_double_sin_cos_K0_V_load_reg_1835  |   59|   0|   59|          0|
    |fourth_order_double_sin_cos_K1_V_load_reg_1783  |   52|   0|   52|          0|
    |fourth_order_double_sin_cos_K2_V_load_reg_1788  |   44|   0|   44|          0|
    |fourth_order_double_sin_cos_K3_V_load_reg_1855  |   33|   0|   33|          0|
    |fourth_order_double_sin_cos_K4_V_load_reg_1865  |   25|   0|   25|          0|
    |i_1_fu_244                                      |    3|   0|    3|          0|
    |i_2_reg_1938                                    |    2|   0|    2|          0|
    |i_3_fu_264                                      |    3|   0|    3|          0|
    |i_5_reg_1945                                    |    2|   0|    2|          0|
    |i_fu_228                                        |    2|   0|    2|          0|
    |icmp_ln1653_reg_2099                            |    1|   0|    1|          0|
    |icmp_ln450_reg_2059                             |    1|   0|    1|          0|
    |in_shift_V_fu_268                               |   63|   0|   63|          0|
    |isNeg_1_reg_2075                                |    1|   0|    1|          0|
    |isNeg_reg_1725                                  |    1|   0|    1|          0|
    |k_V_1_reg_1695                                  |    3|   0|    3|          0|
    |k_V_reg_1690                                    |    3|   0|    3|          0|
    |lshr_ln594_reg_2012                             |   48|   0|   63|         15|
    |or_ln300_reg_2115                               |    1|   0|    1|          0|
    |out_bits_V_2_1_fu_236                           |   16|   0|   32|         16|
    |out_bits_V_2_2_fu_240                           |   16|   0|   32|         16|
    |out_bits_V_2_fu_232                             |   16|   0|   32|         16|
    |p_Result_17_reg_1624                            |    1|   0|    1|          0|
    |p_Result_18_reg_1649                            |   52|   0|   52|          0|
    |p_Result_24_reg_2002                            |   15|   0|   32|         17|
    |p_Result_30_in_in_reg_369                       |   63|   0|   63|          0|
    |r_V_14_reg_1925                                 |  126|   0|  126|          0|
    |result_V_reg_1931                               |   63|   0|   63|          0|
    |results_sign_V_2_reg_2104                       |    1|   0|    1|          0|
    |ret_V_5_reg_1679                                |  170|   0|  170|          0|
    |ret_V_7_reg_1890                                |   64|   0|   64|          0|
    |ret_V_reg_1910                                  |   64|   0|   64|          0|
    |rhs_1_reg_1840                                  |   56|   0|   56|          0|
    |rhs_2_reg_1845                                  |   48|   0|   48|          0|
    |rhs_4_reg_1895                                  |   29|   0|   29|          0|
    |sext_ln186_reg_2044                             |   12|   0|   12|          0|
    |sh_assign_2_reg_2068                            |   32|   0|   32|          0|
    |shift_fu_272                                    |   32|   0|   32|          0|
    |sub_ln1512_1_reg_2081                           |   32|   0|   32|          0|
    |sub_ln433_reg_1950                              |    2|   0|    6|          4|
    |sub_ln594_4_reg_2007                            |    5|   0|    6|          1|
    |sub_ln594_reg_1959                              |    2|   0|    6|          4|
    |table_256_V_reg_1664                            |  256|   0|  256|          0|
    |tmp_2_reg_1731                                  |    7|   0|    7|          0|
    |trunc_ln1270_1_reg_1860                         |   35|   0|   35|          0|
    |trunc_ln1_reg_1850                              |   42|   0|   42|          0|
    |trunc_ln2_reg_1900                              |   37|   0|   37|          0|
    |trunc_ln628_reg_1659                            |    7|   0|    7|          0|
    |xor_ln300_reg_2109                              |    1|   0|    1|          0|
    |zext_ln1271_reg_1746                            |   49|   0|   98|         49|
    |zext_ln541_reg_1760                             |    8|   0|   64|         56|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 2761|   0| 2955|        194|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  sin_or_cos<double>|  return value|
|t_in       |   in|   64|     ap_none|                t_in|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 33 
31 --> 32 
32 --> 30 
33 --> 33 34 
34 --> 35 
35 --> 36 34 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%out_bits_V_2 = alloca i32 1"   --->   Operation 38 'alloca' 'out_bits_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%out_bits_V_2_1 = alloca i32 1"   --->   Operation 39 'alloca' 'out_bits_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%out_bits_V_2_2 = alloca i32 1"   --->   Operation 40 'alloca' 'out_bits_V_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 41 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 42 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 43 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 44 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i64 %data_V"   --->   Operation 45 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.88ns)   --->   "%closepath = icmp_ult  i11 %din_exp_V, i11 1022"   --->   Operation 46 'icmp' 'closepath' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_18 = trunc i64 %data_V"   --->   Operation 47 'trunc' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.63ns)   --->   "%add_ln214 = add i11 %din_exp_V, i11 1101"   --->   Operation 48 'add' 'add_ln214' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "%addr = select i1 %closepath, i11 74, i11 %add_ln214"   --->   Operation 49 'select' 'addr' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10"   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i4 %tmp"   --->   Operation 51 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln668" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 52 'getelementptr' 'ref_4oPi_table_256_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 53 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i11 %addr"   --->   Operation 54 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln430 = store i2 0, i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 55 'store' 'store_ln430' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 56 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i7 %trunc_ln628"   --->   Operation 57 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (4.94ns)   --->   "%r_V_18 = shl i256 %table_256_V, i256 %zext_ln930"   --->   Operation 58 'shl' 'r_V_18' <Predicate = true> <Delay = 4.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_V_18, i32 86, i32 255"   --->   Operation 59 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_18"   --->   Operation 60 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i53 %p_Result_19"   --->   Operation 61 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [5/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 62 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 63 [4/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 63 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 64 [3/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 64 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 65 [2/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 65 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 66 [1/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 66 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret_V_5, i32 43, i32 166"   --->   Operation 67 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret_V_5, i32 167, i32 169"   --->   Operation 68 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret_V_5, i32 167" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 69 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 70 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 71 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp_3, i1 %xor_ln1027"   --->   Operation 72 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (5.23ns)   --->   "%Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V"   --->   Operation 73 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 5.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (1.80ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i124 %Mx_bits_V_1, i124 %Mx_bits_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 74 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123"   --->   Operation 75 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1"   --->   Operation 76 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i62 @llvm.part.select.i62, i62 %p_Result_20, i32 61, i32 0"   --->   Operation 77 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %p_Result_2"   --->   Operation 78 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i63 %p_Result_21"   --->   Operation 79 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 80 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i64 %tmp_s"   --->   Operation 81 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.89>
ST_10 : Operation 82 [1/1] (1.63ns)   --->   "%Ex_V = add i11 %din_exp_V, i11 1027"   --->   Operation 82 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 83 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i7 %Mx_zeros"   --->   Operation 84 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i7 %Mx_zeros"   --->   Operation 85 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (4.89ns)   --->   "%r = shl i124 %Mx_bits_V_3, i124 %zext_ln1454"   --->   Operation 86 'shl' 'r' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123"   --->   Operation 87 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (1.63ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln841"   --->   Operation 88 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10"   --->   Operation 89 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.93>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i11 %Ex_V_3"   --->   Operation 90 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i12 0, i12 %sext_ln1535"   --->   Operation 91 'sub' 'sub_ln1512' <Predicate = (isNeg)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1512, i12 %sext_ln1535"   --->   Operation 92 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 93 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 94 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V = lshr i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 95 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node r_V_19)   --->   "%r_V_2 = shl i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 96 'shl' 'r_V_2' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_19 = select i1 %isNeg, i63 %r_V, i63 %r_V_2"   --->   Operation 97 'select' 'r_V_19' <Predicate = true> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_19, i32 56, i32 62"   --->   Operation 98 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_19"   --->   Operation 99 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_19, i32 7, i32 55"   --->   Operation 100 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.66>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i49 %B_trunc"   --->   Operation 101 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [5/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 102 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.66>
ST_13 : Operation 103 [4/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 103 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.66>
ST_14 : Operation 104 [3/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 104 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.66>
ST_15 : Operation 105 [1/1] (2.30ns)   --->   "%cos_basis = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 105 'mux' 'cos_basis' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [2/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 106 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.97ns)   --->   "%sin_basis = xor i1 %cos_basis, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29]   --->   Operation 107 'xor' 'sin_basis' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_2"   --->   Operation 108 'bitconcatenate' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_22"   --->   Operation 109 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 110 'getelementptr' 'fourth_order_double_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 111 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 112 'getelementptr' 'fourth_order_double_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 113 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.66>
ST_16 : Operation 114 [1/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 114 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%B_squared_V = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_4, i32 49, i32 97"   --->   Operation 115 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 116 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_16 : Operation 117 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 117 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 6.44>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i49 %B_squared_V"   --->   Operation 118 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [5/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 119 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [5/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 120 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i56 %B_V"   --->   Operation 121 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i52 %fourth_order_double_sin_cos_K1_V_load"   --->   Operation 122 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [5/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 123 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i49 %B_squared_V"   --->   Operation 124 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load"   --->   Operation 125 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [5/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 126 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.44>
ST_18 : Operation 127 [4/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 127 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [4/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 128 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [4/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 129 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [4/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 130 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.44>
ST_19 : Operation 131 [3/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 131 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [3/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 132 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [3/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 133 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [3/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 134 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.44>
ST_20 : Operation 135 [2/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 135 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [2/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 136 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 137 'getelementptr' 'fourth_order_double_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 138 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_20 : Operation 139 [2/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 139 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [2/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 140 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln541"   --->   Operation 141 'getelementptr' 'fourth_order_double_sin_cos_K3_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 142 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 142 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln541"   --->   Operation 143 'getelementptr' 'fourth_order_double_sin_cos_K4_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 144 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 6.44>
ST_21 : Operation 145 [1/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 145 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 146 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 147 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_21 : Operation 148 [1/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 148 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_9, i32 52, i32 107"   --->   Operation 149 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 150 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_10, i32 45, i32 92"   --->   Operation 151 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_5, i32 56, i32 97"   --->   Operation 152 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 153 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1270_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_7, i32 63, i32 97"   --->   Operation 154 'partselect' 'trunc_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 155 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%t1_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0"   --->   Operation 156 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i42 %trunc_ln1"   --->   Operation 157 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i33 %fourth_order_double_sin_cos_K3_V_load"   --->   Operation 158 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [2/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 159 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i35 %trunc_ln1270_1"   --->   Operation 160 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load"   --->   Operation 161 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 162 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i63 %t1_V"   --->   Operation 163 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i56 %rhs_1"   --->   Operation 164 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i64 %sext_ln813, i64 %sext_ln813_1"   --->   Operation 165 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i48 %rhs_2"   --->   Operation 166 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V_7 = add i64 %ret_V_6, i64 %sext_ln1347"   --->   Operation 167 'add' 'ret_V_7' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 168 [1/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 168 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 169 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_12, i32 31, i32 59"   --->   Operation 170 'partselect' 'rhs_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_11, i32 38, i32 74"   --->   Operation 171 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.30>
ST_24 : Operation 172 [1/1] (1.41ns)   --->   "%Mx_V_2 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 172 'select' 'Mx_V_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i37 %trunc_ln2"   --->   Operation 173 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i64 %ret_V_7, i64 %zext_ln1347"   --->   Operation 174 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i29 %rhs_4"   --->   Operation 175 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %ret_V_8, i64 %zext_ln1347_1"   --->   Operation 176 'add' 'ret_V' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i63 %Mx_V_2"   --->   Operation 177 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i64 %ret_V"   --->   Operation 178 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [5/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 179 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 180 [4/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 180 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 181 [3/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 181 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 182 [2/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 182 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:16]   --->   Operation 183 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:17]   --->   Operation 184 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:18]   --->   Operation 185 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:19]   --->   Operation 186 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:20]   --->   Operation 187 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 188 [1/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 188 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "%result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 63, i32 125"   --->   Operation 189 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln430 = br void %for.inc.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 190 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.54>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 191 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.95ns)   --->   "%icmp_ln430 = icmp_eq  i2 %i_2, i2 3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 192 'icmp' 'icmp_ln430' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 193 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (1.56ns)   --->   "%i_5 = add i2 %i_2, i2 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 194 'add' 'i_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln430 = br i1 %icmp_ln430, void %for.inc.i.split, void %for.end.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 195 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i_2, i4 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:432]   --->   Operation 196 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (1.82ns)   --->   "%sub_ln433 = sub i6 47, i6 %shl_ln" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:433]   --->   Operation 197 'sub' 'sub_ln433' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 198 [1/1] (1.82ns)   --->   "%sub_ln594 = sub i6 62, i6 %shl_ln"   --->   Operation 198 'sub' 'sub_ln594' <Predicate = (!icmp_ln430)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 199 'alloca' 'i_1' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%c_3 = alloca i32 1"   --->   Operation 200 'alloca' 'c_3' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%c_3_1 = alloca i32 1"   --->   Operation 201 'alloca' 'c_3_1' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%c_3_2 = alloca i32 1"   --->   Operation 202 'alloca' 'c_3_2' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%c_3_3 = alloca i32 1"   --->   Operation 203 'alloca' 'c_3_3' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.69ns)   --->   "%Ex_V_4 = select i1 %cos_basis, i11 0, i11 %Ex_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 204 'select' 'Ex_V_4' <Predicate = (icmp_ln430)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_14, i32 63, i32 77"   --->   Operation 205 'partselect' 'tmp_5' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_5, i17 65536"   --->   Operation 206 'bitconcatenate' 'p_Result_24' <Predicate = (icmp_ln430)> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln443 = store i3 0, i3 %i_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 207 'store' 'store_ln443' <Predicate = (icmp_ln430)> <Delay = 1.58>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln443 = br void %for.inc43.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 208 'br' 'br_ln443' <Predicate = (icmp_ln430)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 6.42>
ST_31 : Operation 209 [1/1] (1.42ns)   --->   "%icmp_ln594 = icmp_ugt  i6 %sub_ln433, i6 %sub_ln594"   --->   Operation 209 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%tmp_6 = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 125, i32 63"   --->   Operation 210 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (1.82ns)   --->   "%sub_ln594_1 = sub i6 %sub_ln433, i6 %sub_ln594"   --->   Operation 211 'sub' 'sub_ln594_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 212 [1/1] (1.82ns)   --->   "%sub_ln594_2 = sub i6 62, i6 %sub_ln433"   --->   Operation 212 'sub' 'sub_ln594_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [1/1] (1.82ns)   --->   "%sub_ln594_3 = sub i6 %sub_ln594, i6 %sub_ln433"   --->   Operation 213 'sub' 'sub_ln594_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node sub_ln594_4)   --->   "%select_ln594 = select i1 %icmp_ln594, i6 %sub_ln594_1, i6 %sub_ln594_3"   --->   Operation 214 'select' 'select_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%select_ln594_1 = select i1 %icmp_ln594, i63 %tmp_6, i63 %result_V"   --->   Operation 215 'select' 'select_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%select_ln594_2 = select i1 %icmp_ln594, i6 %sub_ln594_2, i6 %sub_ln433"   --->   Operation 216 'select' 'select_ln594_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 217 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln594_4 = sub i6 62, i6 %select_ln594"   --->   Operation 217 'sub' 'sub_ln594_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln594)   --->   "%zext_ln594 = zext i6 %select_ln594_2"   --->   Operation 218 'zext' 'zext_ln594' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 219 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln594 = lshr i63 %select_ln594_1, i63 %zext_ln594"   --->   Operation 219 'lshr' 'lshr_ln594' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.94>
ST_32 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%zext_ln594_1 = zext i6 %sub_ln594_4"   --->   Operation 220 'zext' 'zext_ln594_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Result_23)   --->   "%lshr_ln594_1 = lshr i63 9223372036854775807, i63 %zext_ln594_1"   --->   Operation 221 'lshr' 'lshr_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 222 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_Result_23 = and i63 %lshr_ln594, i63 %lshr_ln594_1"   --->   Operation 222 'and' 'p_Result_23' <Predicate = true> <Delay = 2.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i63 %p_Result_23"   --->   Operation 223 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 224 [1/1] (0.00ns)   --->   "%out_bits_V_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln368, i16 32768"   --->   Operation 224 'bitconcatenate' 'out_bits_V_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 225 [1/1] (0.95ns)   --->   "%switch_ln804 = switch i2 %i_2, void %branch2, i2 0, void %for.inc.i.split.for.inc.i.split15_crit_edge, i2 1, void %branch1"   --->   Operation 225 'switch' 'switch_ln804' <Predicate = true> <Delay = 0.95>
ST_32 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_1"   --->   Operation 226 'store' 'store_ln804' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_32 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 227 'br' 'br_ln804' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_32 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2"   --->   Operation 228 'store' 'store_ln804' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_32 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 229 'br' 'br_ln804' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_2"   --->   Operation 230 'store' 'store_ln804' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln804 = br void %for.inc.i.split15"   --->   Operation 231 'br' 'br_ln804' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln430 = store i2 %i_5, i2 %i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 232 'store' 'store_ln430' <Predicate = true> <Delay = 1.58>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln430 = br void %for.inc.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:430]   --->   Operation 233 'br' 'br_ln430' <Predicate = true> <Delay = 0.00>

State 33 <SV = 30> <Delay = 3.23>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%i_4 = load i3 %i_1"   --->   Operation 234 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (1.13ns)   --->   "%icmp_ln443 = icmp_eq  i3 %i_4, i3 4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 235 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 236 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (1.65ns)   --->   "%add_ln443 = add i3 %i_4, i3 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 237 'add' 'add_ln443' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln443 = br i1 %icmp_ln443, void %for.inc43.i.split, void %for.end45.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 238 'br' 'br_ln443' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.00ns)   --->   "%out_bits_V_2_load = load i32 %out_bits_V_2"   --->   Operation 239 'load' 'out_bits_V_2_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%out_bits_V_2_1_load = load i32 %out_bits_V_2_1"   --->   Operation 240 'load' 'out_bits_V_2_1_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%out_bits_V_2_2_load = load i32 %out_bits_V_2_2"   --->   Operation 241 'load' 'out_bits_V_2_2_load' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln553 = trunc i3 %i_4"   --->   Operation 242 'trunc' 'trunc_ln553' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 243 [1/1] (1.82ns)   --->   "%p_Val2_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %out_bits_V_2_load, i32 %out_bits_V_2_1_load, i32 %out_bits_V_2_2_load, i32 %p_Result_24, i2 %trunc_ln553"   --->   Operation 243 'mux' 'p_Val2_10' <Predicate = (!icmp_ln443)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_10, i32 31, i32 0"   --->   Operation 244 'partselect' 'p_Result_25' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%c_0 = cttz i32 @llvm.cttz.i32, i32 %p_Result_25, i1 1"   --->   Operation 245 'cttz' 'c_0' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.95ns)   --->   "%switch_ln444 = switch i2 %trunc_ln553, void %branch7, i2 0, void %for.inc43.i.split.for.inc43.i.split25_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 246 'switch' 'switch_ln444' <Predicate = (!icmp_ln443)> <Delay = 0.95>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 247 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 2)> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 248 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 2)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 249 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 1)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 250 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 1)> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 251 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 0)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 252 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 0)> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln444 = store i32 %c_0, i32 %c_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 253 'store' 'store_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 3)> <Delay = 0.00>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln444 = br void %for.inc43.i.split25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:444]   --->   Operation 254 'br' 'br_ln444' <Predicate = (!icmp_ln443 & trunc_ln553 == 3)> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (1.58ns)   --->   "%store_ln443 = store i3 %add_ln443, i3 %i_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 255 'store' 'store_ln443' <Predicate = (!icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln443 = br void %for.inc43.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:443]   --->   Operation 256 'br' 'br_ln443' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 257 'alloca' 'i_3' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%in_shift_V = alloca i32 1"   --->   Operation 258 'alloca' 'in_shift_V' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%shift = alloca i32 1"   --->   Operation 259 'alloca' 'shift' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i11 %Ex_V_4"   --->   Operation 260 'sext' 'sext_ln186' <Predicate = (icmp_ln443)> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (1.58ns)   --->   "%store_ln450 = store i32 0, i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 261 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln450 = store i63 %result_V, i63 %in_shift_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 262 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 263 [1/1] (1.58ns)   --->   "%store_ln450 = store i3 0, i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 263 'store' 'store_ln450' <Predicate = (icmp_ln443)> <Delay = 1.58>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln450 = br void %for.body50.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 264 'br' 'br_ln450' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 34 <SV = 31> <Delay = 4.37>
ST_34 : Operation 265 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 265 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%in_shift_V_2 = load i63 %in_shift_V"   --->   Operation 266 'load' 'in_shift_V_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%shift_2 = load i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 267 'load' 'shift_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (1.13ns)   --->   "%icmp_ln450 = icmp_eq  i3 %i_6, i3 4" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 268 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 269 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (1.65ns)   --->   "%add_ln450 = add i3 %i_6, i3 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 270 'add' 'add_ln450' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %for.body50.i.split, void %for.end62.i_ifconv" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 271 'br' 'br_ln450' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 272 [1/1] (0.00ns)   --->   "%c_3_load = load i32 %c_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 272 'load' 'c_3_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 273 [1/1] (0.00ns)   --->   "%c_3_1_load = load i32 %c_3_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 273 'load' 'c_3_1_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "%c_3_2_load = load i32 %c_3_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 274 'load' 'c_3_2_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (0.00ns)   --->   "%c_3_3_load = load i32 %c_3_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 275 'load' 'c_3_3_load' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln451 = trunc i3 %i_6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 276 'trunc' 'trunc_ln451' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 277 [1/1] (1.82ns)   --->   "%sh_assign_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %trunc_ln451" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 277 'mux' 'sh_assign_2' <Predicate = (!icmp_ln450)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 278 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sh_assign_2, i32 31"   --->   Operation 278 'bitselect' 'isNeg_1' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_34 : Operation 279 [1/1] (2.55ns)   --->   "%sub_ln1512_1 = sub i32 0, i32 %sh_assign_2"   --->   Operation 279 'sub' 'sub_ln1512_1' <Predicate = (!icmp_ln450)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 6.88>
ST_35 : Operation 280 [1/1] (2.55ns)   --->   "%shift_3 = add i32 %sh_assign_2, i32 %shift_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 280 'add' 'shift_3' <Predicate = (!icmp_ln450)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 281 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i32 %sub_ln1512_1, i32 %sh_assign_2"   --->   Operation 281 'select' 'ush_1' <Predicate = (!icmp_ln450)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %ush_1"   --->   Operation 282 'zext' 'zext_ln1488_1' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_35 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%r_V_15 = ashr i63 %in_shift_V_2, i63 %zext_ln1488_1"   --->   Operation 283 'ashr' 'r_V_15' <Predicate = (!icmp_ln450 & isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node r_V_20)   --->   "%r_V_16 = shl i63 %in_shift_V_2, i63 %zext_ln1488_1"   --->   Operation 284 'shl' 'r_V_16' <Predicate = (!icmp_ln450 & !isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 285 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_20 = select i1 %isNeg_1, i63 %r_V_15, i63 %r_V_16"   --->   Operation 285 'select' 'r_V_20' <Predicate = (!icmp_ln450)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 286 [1/1] (2.47ns)   --->   "%icmp_ln453 = icmp_eq  i32 %sh_assign_2, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 286 'icmp' 'icmp_ln453' <Predicate = (!icmp_ln450)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 287 [1/1] (1.58ns)   --->   "%br_ln453 = br i1 %icmp_ln453, void %for.end62.i_ifconv, void %for.inc60.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 287 'br' 'br_ln453' <Predicate = (!icmp_ln450)> <Delay = 1.58>
ST_35 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln450 = store i32 %shift_3, i32 %shift" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 288 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_35 : Operation 289 [1/1] (1.58ns)   --->   "%store_ln450 = store i63 %r_V_20, i63 %in_shift_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 289 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_35 : Operation 290 [1/1] (1.58ns)   --->   "%store_ln450 = store i3 %add_ln450, i3 %i_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 290 'store' 'store_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 1.58>
ST_35 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln450 = br void %for.body50.i" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:450]   --->   Operation 291 'br' 'br_ln450' <Predicate = (!icmp_ln450 & icmp_ln453)> <Delay = 0.00>
ST_35 : Operation 292 [1/1] (2.78ns)   --->   "%icmp_ln1653 = icmp_eq  i63 %result_V, i63 0"   --->   Operation 292 'icmp' 'icmp_ln1653' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_17, i3 %k_V_1"   --->   Operation 293 'bitconcatenate' 'p_Result_26' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00>
ST_35 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 294 'mux' 'tmp_8' <Predicate = (!icmp_ln453 & cos_basis) | (icmp_ln450 & cos_basis)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%tmp_9 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_26" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 295 'mux' 'tmp_9' <Predicate = (!icmp_ln453 & !cos_basis) | (icmp_ln450 & !cos_basis)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_8, i1 %tmp_9" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 296 'select' 'results_sign_V' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 297 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %din_exp_V, i11 0"   --->   Operation 297 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 298 [1/1] (2.89ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %din_sig_V, i52 0"   --->   Operation 298 'icmp' 'icmp_ln1019_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 299 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 299 'and' 'and_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 300 [1/1] (1.88ns)   --->   "%icmp_ln1019_2 = icmp_eq  i11 %din_exp_V, i11 2047"   --->   Operation 300 'icmp' 'icmp_ln1019_2' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%xor_ln311 = xor i1 %icmp_ln1019_2, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 301 'xor' 'xor_ln311' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_2)   --->   "%results_sign_V_1 = and i1 %results_sign_V, i1 %xor_ln311" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 302 'and' 'results_sign_V_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 303 [1/1] (2.06ns) (out node of the LUT)   --->   "%results_sign_V_2 = select i1 %and_ln300, i1 %p_Result_17, i1 %results_sign_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 303 'select' 'results_sign_V_2' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 2.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln300)   --->   "%and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 304 'and' 'and_ln300_1' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 305 'xor' 'xor_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 306 [1/1] (0.97ns)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 306 'or' 'or_ln300' <Predicate = (!icmp_ln453) | (icmp_ln450)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 6.16>
ST_36 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%add_i285_lcssa = phi i32 %shift_2, void %for.body50.i, i32 %shift_3, void %for.body50.i.split"   --->   Operation 307 'phi' 'add_i285_lcssa' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%p_Result_30_in_in = phi i63 %in_shift_V_2, void %for.body50.i, i63 %r_V_20, void %for.body50.i.split"   --->   Operation 308 'phi' 'p_Result_30_in_in' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_36 : Operation 309 [1/1] (1.63ns)   --->   "%add_ln461 = add i12 %sext_ln186, i12 1023" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 309 'add' 'add_ln461' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln461 = sext i12 %add_ln461" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 310 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 311 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln461, i32 %add_i285_lcssa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 311 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 312 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 313 [1/1] (0.97ns)   --->   "%or_ln462 = or i1 %tmp_10, i1 %icmp_ln1653" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 313 'or' 'or_ln462' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%phitmp8 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %p_Result_30_in_in, i32 10, i32 61"   --->   Operation 314 'partselect' 'phitmp8' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_36 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty_67 = trunc i32 %newexp" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 315 'trunc' 'empty_67' <Predicate = (!or_ln300)> <Delay = 0.00>
ST_36 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300_2 = select i1 %xor_ln300, i11 2047, i11 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 316 'select' 'select_ln300_2' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln300_1 = select i1 %or_ln462, i11 0, i11 %empty_67" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 317 'select' 'select_ln300_1' <Predicate = (!or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 318 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %or_ln300, i11 %select_ln300_2, i11 %select_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 318 'select' 'results_exp_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_5 = select i1 %xor_ln300, i52 4503599627370495, i52 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 319 'select' 'select_ln300_5' <Predicate = (or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_3 = select i1 %or_ln462, i52 0, i52 %phitmp8" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 320 'select' 'select_ln300_3' <Predicate = (!or_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 321 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i52 %select_ln300_5, i52 %select_ln300_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 321 'select' 'results_sig_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V_2, i11 %results_exp_V, i52 %results_sig_V"   --->   Operation 322 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_27" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 323 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 324 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i64 %bitcast_ln526" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 324 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                     (alloca           ) [ 0111111111111111111111111111111110000]
out_bits_V_2                          (alloca           ) [ 0011111111111111111111111111111111000]
out_bits_V_2_1                        (alloca           ) [ 0011111111111111111111111111111111000]
out_bits_V_2_2                        (alloca           ) [ 0011111111111111111111111111111111000]
t_in_read                             (read             ) [ 0000000000000000000000000000000000000]
data_V                                (bitcast          ) [ 0000000000000000000000000000000000000]
p_Result_17                           (bitselect        ) [ 0011111111111111111111111111111111110]
din_exp_V                             (partselect       ) [ 0011111111111111111111111111111111110]
din_sig_V                             (trunc            ) [ 0011111111111111111111111111111111110]
closepath                             (icmp             ) [ 0011111111100000000000000000000000000]
p_Result_18                           (trunc            ) [ 0011100000000000000000000000000000000]
add_ln214                             (add              ) [ 0000000000000000000000000000000000000]
addr                                  (select           ) [ 0000000000000000000000000000000000000]
tmp                                   (partselect       ) [ 0000000000000000000000000000000000000]
zext_ln668                            (zext             ) [ 0000000000000000000000000000000000000]
ref_4oPi_table_256_V_addr             (getelementptr    ) [ 0010000000000000000000000000000000000]
trunc_ln628                           (trunc            ) [ 0011000000000000000000000000000000000]
store_ln430                           (store            ) [ 0000000000000000000000000000000000000]
table_256_V                           (load             ) [ 0001000000000000000000000000000000000]
zext_ln930                            (zext             ) [ 0000000000000000000000000000000000000]
r_V_18                                (shl              ) [ 0000000000000000000000000000000000000]
Med_V                                 (partselect       ) [ 0000111110000000000000000000000000000]
p_Result_19                           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln1494                           (zext             ) [ 0000011110000000000000000000000000000]
ret_V_5                               (mul              ) [ 0000000001000000000000000000000000000]
Mx_bits_V                             (partselect       ) [ 0000000001000000000000000000000000000]
k_V                                   (partselect       ) [ 0000000001000000000000000000000000000]
tmp_3                                 (bitselect        ) [ 0000000000000000000000000000000000000]
k_V_1                                 (select           ) [ 0000000000111111111111111111111111110]
xor_ln1027                            (xor              ) [ 0000000000000000000000000000000000000]
p_Result_s                            (and              ) [ 0000000000000000000000000000000000000]
Mx_bits_V_1                           (sub              ) [ 0000000000000000000000000000000000000]
Mx_bits_V_3                           (select           ) [ 0000000000100000000000000000000000000]
tmp_1                                 (partselect       ) [ 0000000000000000000000000000000000000]
p_Result_20                           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
p_Result_2                            (partselect       ) [ 0000000000000000000000000000000000000]
p_Result_21                           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
sext_ln1204                           (sext             ) [ 0000000000000000000000000000000000000]
tmp_s                                 (cttz             ) [ 0000000000000000000000000000000000000]
Mx_zeros                              (trunc            ) [ 0000000000100000000000000000000000000]
Ex_V                                  (add              ) [ 0000000000000000000000000000000000000]
select_ln482                          (select           ) [ 0000000000000000000000000000000000000]
zext_ln841                            (zext             ) [ 0000000000000000000000000000000000000]
zext_ln1454                           (zext             ) [ 0000000000000000000000000000000000000]
r                                     (shl              ) [ 0000000000000000000000000000000000000]
Mx_V                                  (partselect       ) [ 0000000000011111111111111000000000000]
Ex_V_3                                (sub              ) [ 0000000000011111111111111111111110000]
isNeg                                 (bitselect        ) [ 0000000000010000000000000000000000000]
sext_ln1535                           (sext             ) [ 0000000000000000000000000000000000000]
sub_ln1512                            (sub              ) [ 0000000000000000000000000000000000000]
ush                                   (select           ) [ 0000000000000000000000000000000000000]
sext_ln1488                           (sext             ) [ 0000000000000000000000000000000000000]
zext_ln1488                           (zext             ) [ 0000000000000000000000000000000000000]
r_V                                   (lshr             ) [ 0000000000000000000000000000000000000]
r_V_2                                 (shl              ) [ 0000000000000000000000000000000000000]
r_V_19                                (select           ) [ 0000000000000000000000000000000000000]
tmp_2                                 (partselect       ) [ 0000000000001111000000000000000000000]
B_V                                   (trunc            ) [ 0000000000001111110000000000000000000]
B_trunc                               (partselect       ) [ 0000000000001000000000000000000000000]
zext_ln1271                           (zext             ) [ 0000000000000111111111000000000000000]
cos_basis                             (mux              ) [ 0000000000000000111111111111111111110]
sin_basis                             (xor              ) [ 0000000000000000000000000000000000000]
p_Result_22                           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln541                            (zext             ) [ 0000000000000000111110000000000000000]
fourth_order_double_sin_cos_K1_V_addr (getelementptr    ) [ 0000000000000000100000000000000000000]
fourth_order_double_sin_cos_K2_V_addr (getelementptr    ) [ 0000000000000000100000000000000000000]
r_V_4                                 (mul              ) [ 0000000000000000000000000000000000000]
B_squared_V                           (partselect       ) [ 0000000000000000010000000000000000000]
fourth_order_double_sin_cos_K1_V_load (load             ) [ 0000000000000000010000000000000000000]
fourth_order_double_sin_cos_K2_V_load (load             ) [ 0000000000000000010000000000000000000]
zext_ln818                            (zext             ) [ 0000000000000000001111000000000000000]
zext_ln1271_1                         (zext             ) [ 0000000000000000001111000000000000000]
sext_ln1273                           (sext             ) [ 0000000000000000001111000000000000000]
zext_ln1271_2                         (zext             ) [ 0000000000000000001111000000000000000]
sext_ln1273_1                         (sext             ) [ 0000000000000000001111000000000000000]
fourth_order_double_sin_cos_K0_V_addr (getelementptr    ) [ 0000000000000000000001000000000000000]
fourth_order_double_sin_cos_K3_V_addr (getelementptr    ) [ 0000000000000000000001000000000000000]
fourth_order_double_sin_cos_K4_V_addr (getelementptr    ) [ 0000000000000000000001000000000000000]
r_V_5                                 (mul              ) [ 0000000000000000000000000000000000000]
r_V_7                                 (mul              ) [ 0000000000000000000000000000000000000]
fourth_order_double_sin_cos_K0_V_load (load             ) [ 0000000000000000000000100000000000000]
r_V_9                                 (mul              ) [ 0000000000000000000000000000000000000]
rhs_1                                 (partselect       ) [ 0000000000000000000000100000000000000]
r_V_10                                (mul              ) [ 0000000000000000000000000000000000000]
rhs_2                                 (partselect       ) [ 0000000000000000000000100000000000000]
trunc_ln1                             (partselect       ) [ 0000000000000000000000100000000000000]
fourth_order_double_sin_cos_K3_V_load (load             ) [ 0000000000000000000000100000000000000]
trunc_ln1270_1                        (partselect       ) [ 0000000000000000000000100000000000000]
fourth_order_double_sin_cos_K4_V_load (load             ) [ 0000000000000000000000100000000000000]
t1_V                                  (bitconcatenate   ) [ 0000000000000000000000000000000000000]
zext_ln1270                           (zext             ) [ 0000000000000000000000010000000000000]
zext_ln1273                           (zext             ) [ 0000000000000000000000010000000000000]
zext_ln1270_1                         (zext             ) [ 0000000000000000000000010000000000000]
zext_ln1273_1                         (zext             ) [ 0000000000000000000000010000000000000]
sext_ln813                            (sext             ) [ 0000000000000000000000000000000000000]
sext_ln813_1                          (sext             ) [ 0000000000000000000000000000000000000]
ret_V_6                               (add              ) [ 0000000000000000000000000000000000000]
sext_ln1347                           (sext             ) [ 0000000000000000000000000000000000000]
ret_V_7                               (add              ) [ 0000000000000000000000011000000000000]
r_V_11                                (mul              ) [ 0000000000000000000000000000000000000]
r_V_12                                (mul              ) [ 0000000000000000000000000000000000000]
rhs_4                                 (partselect       ) [ 0000000000000000000000001000000000000]
trunc_ln2                             (partselect       ) [ 0000000000000000000000001000000000000]
Mx_V_2                                (select           ) [ 0000000000000000000000000100000000000]
zext_ln1347                           (zext             ) [ 0000000000000000000000000000000000000]
ret_V_8                               (add              ) [ 0000000000000000000000000000000000000]
zext_ln1347_1                         (zext             ) [ 0000000000000000000000000000000000000]
ret_V                                 (add              ) [ 0000000000000000000000000100000000000]
zext_ln1270_2                         (zext             ) [ 0000000000000000000000000011110000000]
sext_ln1273_2                         (sext             ) [ 0000000000000000000000000011110000000]
specmemcore_ln16                      (specmemcore      ) [ 0000000000000000000000000000000000000]
specmemcore_ln17                      (specmemcore      ) [ 0000000000000000000000000000000000000]
specmemcore_ln18                      (specmemcore      ) [ 0000000000000000000000000000000000000]
specmemcore_ln19                      (specmemcore      ) [ 0000000000000000000000000000000000000]
specmemcore_ln20                      (specmemcore      ) [ 0000000000000000000000000000000000000]
r_V_14                                (mul              ) [ 0000000000000000000000000000001110000]
result_V                              (partselect       ) [ 0000000000000000000000000000001111110]
br_ln430                              (br               ) [ 0000000000000000000000000000000000000]
i_2                                   (load             ) [ 0000000000000000000000000000000110000]
icmp_ln430                            (icmp             ) [ 0000000000000000000000000000001110000]
empty                                 (speclooptripcount) [ 0000000000000000000000000000000000000]
i_5                                   (add              ) [ 0000000000000000000000000000000110000]
br_ln430                              (br               ) [ 0000000000000000000000000000000000000]
shl_ln                                (bitconcatenate   ) [ 0000000000000000000000000000000000000]
sub_ln433                             (sub              ) [ 0000000000000000000000000000000100000]
sub_ln594                             (sub              ) [ 0000000000000000000000000000000100000]
i_1                                   (alloca           ) [ 0000000000000000000000000000001111000]
c_3                                   (alloca           ) [ 0000000000000000000000000000000001110]
c_3_1                                 (alloca           ) [ 0000000000000000000000000000000001110]
c_3_2                                 (alloca           ) [ 0000000000000000000000000000000001110]
c_3_3                                 (alloca           ) [ 0000000000000000000000000000000001110]
Ex_V_4                                (select           ) [ 0000000000000000000000000000000001000]
tmp_5                                 (partselect       ) [ 0000000000000000000000000000000000000]
p_Result_24                           (bitconcatenate   ) [ 0000000000000000000000000000000001000]
store_ln443                           (store            ) [ 0000000000000000000000000000000000000]
br_ln443                              (br               ) [ 0000000000000000000000000000000000000]
icmp_ln594                            (icmp             ) [ 0000000000000000000000000000000000000]
tmp_6                                 (partselect       ) [ 0000000000000000000000000000000000000]
sub_ln594_1                           (sub              ) [ 0000000000000000000000000000000000000]
sub_ln594_2                           (sub              ) [ 0000000000000000000000000000000000000]
sub_ln594_3                           (sub              ) [ 0000000000000000000000000000000000000]
select_ln594                          (select           ) [ 0000000000000000000000000000000000000]
select_ln594_1                        (select           ) [ 0000000000000000000000000000000000000]
select_ln594_2                        (select           ) [ 0000000000000000000000000000000000000]
sub_ln594_4                           (sub              ) [ 0000000000000000000000000000000010000]
zext_ln594                            (zext             ) [ 0000000000000000000000000000000000000]
lshr_ln594                            (lshr             ) [ 0000000000000000000000000000000010000]
zext_ln594_1                          (zext             ) [ 0000000000000000000000000000000000000]
lshr_ln594_1                          (lshr             ) [ 0000000000000000000000000000000000000]
p_Result_23                           (and              ) [ 0000000000000000000000000000000000000]
trunc_ln368                           (trunc            ) [ 0000000000000000000000000000000000000]
out_bits_V_0                          (bitconcatenate   ) [ 0000000000000000000000000000000000000]
switch_ln804                          (switch           ) [ 0000000000000000000000000000000000000]
store_ln804                           (store            ) [ 0000000000000000000000000000000000000]
br_ln804                              (br               ) [ 0000000000000000000000000000000000000]
store_ln804                           (store            ) [ 0000000000000000000000000000000000000]
br_ln804                              (br               ) [ 0000000000000000000000000000000000000]
store_ln804                           (store            ) [ 0000000000000000000000000000000000000]
br_ln804                              (br               ) [ 0000000000000000000000000000000000000]
store_ln430                           (store            ) [ 0000000000000000000000000000000000000]
br_ln430                              (br               ) [ 0000000000000000000000000000000000000]
i_4                                   (load             ) [ 0000000000000000000000000000000000000]
icmp_ln443                            (icmp             ) [ 0000000000000000000000000000000001000]
empty_65                              (speclooptripcount) [ 0000000000000000000000000000000000000]
add_ln443                             (add              ) [ 0000000000000000000000000000000000000]
br_ln443                              (br               ) [ 0000000000000000000000000000000000000]
out_bits_V_2_load                     (load             ) [ 0000000000000000000000000000000000000]
out_bits_V_2_1_load                   (load             ) [ 0000000000000000000000000000000000000]
out_bits_V_2_2_load                   (load             ) [ 0000000000000000000000000000000000000]
trunc_ln553                           (trunc            ) [ 0000000000000000000000000000000001000]
p_Val2_10                             (mux              ) [ 0000000000000000000000000000000000000]
p_Result_25                           (partselect       ) [ 0000000000000000000000000000000000000]
c_0                                   (cttz             ) [ 0000000000000000000000000000000000000]
switch_ln444                          (switch           ) [ 0000000000000000000000000000000000000]
store_ln444                           (store            ) [ 0000000000000000000000000000000000000]
br_ln444                              (br               ) [ 0000000000000000000000000000000000000]
store_ln444                           (store            ) [ 0000000000000000000000000000000000000]
br_ln444                              (br               ) [ 0000000000000000000000000000000000000]
store_ln444                           (store            ) [ 0000000000000000000000000000000000000]
br_ln444                              (br               ) [ 0000000000000000000000000000000000000]
store_ln444                           (store            ) [ 0000000000000000000000000000000000000]
br_ln444                              (br               ) [ 0000000000000000000000000000000000000]
store_ln443                           (store            ) [ 0000000000000000000000000000000000000]
br_ln443                              (br               ) [ 0000000000000000000000000000000000000]
i_3                                   (alloca           ) [ 0000000000000000000000000000000001110]
in_shift_V                            (alloca           ) [ 0000000000000000000000000000000001110]
shift                                 (alloca           ) [ 0000000000000000000000000000000001110]
sext_ln186                            (sext             ) [ 0000000000000000000000000000000000111]
store_ln450                           (store            ) [ 0000000000000000000000000000000000000]
store_ln450                           (store            ) [ 0000000000000000000000000000000000000]
store_ln450                           (store            ) [ 0000000000000000000000000000000000000]
br_ln450                              (br               ) [ 0000000000000000000000000000000000000]
i_6                                   (load             ) [ 0000000000000000000000000000000000000]
in_shift_V_2                          (load             ) [ 0000000000000000000000000000000000111]
shift_2                               (load             ) [ 0000000000000000000000000000000000111]
icmp_ln450                            (icmp             ) [ 0000000000000000000000000000000000110]
empty_66                              (speclooptripcount) [ 0000000000000000000000000000000000000]
add_ln450                             (add              ) [ 0000000000000000000000000000000000010]
br_ln450                              (br               ) [ 0000000000000000000000000000000000111]
c_3_load                              (load             ) [ 0000000000000000000000000000000000000]
c_3_1_load                            (load             ) [ 0000000000000000000000000000000000000]
c_3_2_load                            (load             ) [ 0000000000000000000000000000000000000]
c_3_3_load                            (load             ) [ 0000000000000000000000000000000000000]
trunc_ln451                           (trunc            ) [ 0000000000000000000000000000000000000]
sh_assign_2                           (mux              ) [ 0000000000000000000000000000000000010]
isNeg_1                               (bitselect        ) [ 0000000000000000000000000000000000010]
sub_ln1512_1                          (sub              ) [ 0000000000000000000000000000000000010]
shift_3                               (add              ) [ 0000000000000000000000000000000000111]
ush_1                                 (select           ) [ 0000000000000000000000000000000000000]
zext_ln1488_1                         (zext             ) [ 0000000000000000000000000000000000000]
r_V_15                                (ashr             ) [ 0000000000000000000000000000000000000]
r_V_16                                (shl              ) [ 0000000000000000000000000000000000000]
r_V_20                                (select           ) [ 0000000000000000000000000000000000111]
icmp_ln453                            (icmp             ) [ 0000000000000000000000000000000000110]
br_ln453                              (br               ) [ 0000000000000000000000000000000000111]
store_ln450                           (store            ) [ 0000000000000000000000000000000000000]
store_ln450                           (store            ) [ 0000000000000000000000000000000000000]
store_ln450                           (store            ) [ 0000000000000000000000000000000000000]
br_ln450                              (br               ) [ 0000000000000000000000000000000000000]
icmp_ln1653                           (icmp             ) [ 0000000000000000000000000000000000001]
p_Result_26                           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_8                                 (mux              ) [ 0000000000000000000000000000000000000]
tmp_9                                 (mux              ) [ 0000000000000000000000000000000000000]
results_sign_V                        (select           ) [ 0000000000000000000000000000000000000]
icmp_ln1019                           (icmp             ) [ 0000000000000000000000000000000000000]
icmp_ln1019_1                         (icmp             ) [ 0000000000000000000000000000000000000]
and_ln300                             (and              ) [ 0000000000000000000000000000000000000]
icmp_ln1019_2                         (icmp             ) [ 0000000000000000000000000000000000000]
xor_ln311                             (xor              ) [ 0000000000000000000000000000000000000]
results_sign_V_1                      (and              ) [ 0000000000000000000000000000000000000]
results_sign_V_2                      (select           ) [ 0000000000000000000000000000000000001]
and_ln300_1                           (and              ) [ 0000000000000000000000000000000000000]
xor_ln300                             (xor              ) [ 0000000000000000000000000000000000001]
or_ln300                              (or               ) [ 0000000000000000000000000000000000001]
add_i285_lcssa                        (phi              ) [ 0000000000000000000000000000000000001]
p_Result_30_in_in                     (phi              ) [ 0000000000000000000000000000000000001]
add_ln461                             (add              ) [ 0000000000000000000000000000000000000]
sext_ln461                            (sext             ) [ 0000000000000000000000000000000000000]
newexp                                (sub              ) [ 0000000000000000000000000000000000000]
tmp_10                                (bitselect        ) [ 0000000000000000000000000000000000000]
or_ln462                              (or               ) [ 0000000000000000000000000000000000000]
phitmp8                               (partselect       ) [ 0000000000000000000000000000000000000]
empty_67                              (trunc            ) [ 0000000000000000000000000000000000000]
select_ln300_2                        (select           ) [ 0000000000000000000000000000000000000]
select_ln300_1                        (select           ) [ 0000000000000000000000000000000000000]
results_exp_V                         (select           ) [ 0000000000000000000000000000000000000]
select_ln300_5                        (select           ) [ 0000000000000000000000000000000000000]
select_ln300_3                        (select           ) [ 0000000000000000000000000000000000000]
results_sig_V                         (select           ) [ 0000000000000000000000000000000000000]
p_Result_27                           (bitconcatenate   ) [ 0000000000000000000000000000000000000]
bitcast_ln526                         (bitcast          ) [ 0000000000000000000000000000000000000]
ret_ln316                             (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i170.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i124.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i170.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i61.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i62"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i1.i62"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i59.i4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i75.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="out_bits_V_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_bits_V_2_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V_2_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="out_bits_V_2_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_V_2_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/30 "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3/30 "/>
</bind>
</comp>

<comp id="252" class="1004" name="c_3_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_1/30 "/>
</bind>
</comp>

<comp id="256" class="1004" name="c_3_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_2/30 "/>
</bind>
</comp>

<comp id="260" class="1004" name="c_3_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_3/30 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/33 "/>
</bind>
</comp>

<comp id="268" class="1004" name="in_shift_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_shift_V/33 "/>
</bind>
</comp>

<comp id="272" class="1004" name="shift_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift/33 "/>
</bind>
</comp>

<comp id="276" class="1004" name="t_in_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ref_4oPi_table_256_V_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="256" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_256_V_addr/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="fourth_order_double_sin_cos_K1_V_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="52" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K1_V_addr/15 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K1_V_load/15 "/>
</bind>
</comp>

<comp id="308" class="1004" name="fourth_order_double_sin_cos_K2_V_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="44" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K2_V_addr/15 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K2_V_load/15 "/>
</bind>
</comp>

<comp id="321" class="1004" name="fourth_order_double_sin_cos_K0_V_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="59" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="5"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K0_V_addr/20 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="59" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K0_V_load/20 "/>
</bind>
</comp>

<comp id="334" class="1004" name="fourth_order_double_sin_cos_K3_V_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="33" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="8" slack="5"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K3_V_addr/20 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K3_V_load/20 "/>
</bind>
</comp>

<comp id="347" class="1004" name="fourth_order_double_sin_cos_K4_V_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="25" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="5"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K4_V_addr/20 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K4_V_load/20 "/>
</bind>
</comp>

<comp id="360" class="1005" name="add_i285_lcssa_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_i285_lcssa (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_i285_lcssa_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="2"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_i285_lcssa/36 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_Result_30_in_in_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="371" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_30_in_in (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_30_in_in_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="63" slack="2"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="63" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Result_30_in_in/36 "/>
</bind>
</comp>

<comp id="378" class="1004" name="data_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Result_17_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="din_exp_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="din_sig_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="1" index="1" bw="52" slack="32"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="closepath_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_Result_18_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln214_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="0"/>
<pin id="417" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="addr_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="0" index="2" bw="11" slack="0"/>
<pin id="424" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="0" index="3" bw="5" slack="0"/>
<pin id="433" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln668_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln668/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln628_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="11" slack="0"/>
<pin id="445" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln430_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln430/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln930_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="2"/>
<pin id="454" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="r_V_18_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="256" slack="1"/>
<pin id="457" dir="0" index="1" bw="7" slack="0"/>
<pin id="458" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_18/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="Med_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="170" slack="0"/>
<pin id="462" dir="0" index="1" bw="256" slack="0"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="0" index="3" bw="9" slack="0"/>
<pin id="465" dir="1" index="4" bw="170" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_19_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="53" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="52" slack="3"/>
<pin id="474" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln1494_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="53" slack="0"/>
<pin id="479" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="170" slack="1"/>
<pin id="483" dir="0" index="1" bw="53" slack="0"/>
<pin id="484" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_5/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="Mx_bits_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="124" slack="0"/>
<pin id="488" dir="0" index="1" bw="170" slack="0"/>
<pin id="489" dir="0" index="2" bw="7" slack="0"/>
<pin id="490" dir="0" index="3" bw="9" slack="0"/>
<pin id="491" dir="1" index="4" bw="124" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="k_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="0" index="1" bw="170" slack="0"/>
<pin id="499" dir="0" index="2" bw="9" slack="0"/>
<pin id="500" dir="0" index="3" bw="9" slack="0"/>
<pin id="501" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="170" slack="1"/>
<pin id="509" dir="0" index="2" bw="9" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="k_V_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="8"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="0" index="2" bw="3" slack="1"/>
<pin id="517" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="xor_ln1027_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="8"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_s_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="Mx_bits_V_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="124" slack="1"/>
<pin id="533" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="Mx_bits_V_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="124" slack="0"/>
<pin id="538" dir="0" index="2" bw="124" slack="1"/>
<pin id="539" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/9 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="61" slack="0"/>
<pin id="544" dir="0" index="1" bw="124" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="0" index="3" bw="8" slack="0"/>
<pin id="547" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Result_20_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="62" slack="0"/>
<pin id="554" dir="0" index="1" bw="61" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="62" slack="0"/>
<pin id="562" dir="0" index="1" bw="62" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="0" index="3" bw="1" slack="0"/>
<pin id="565" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/9 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_21_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="63" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="62" slack="0"/>
<pin id="574" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln1204_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="63" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1204/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_s_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="63" slack="0"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="Mx_zeros_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="Ex_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="9"/>
<pin id="596" dir="0" index="1" bw="11" slack="0"/>
<pin id="597" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/10 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln482_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="9"/>
<pin id="601" dir="0" index="1" bw="11" slack="0"/>
<pin id="602" dir="0" index="2" bw="11" slack="0"/>
<pin id="603" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln841_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="1"/>
<pin id="608" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln1454_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="1"/>
<pin id="611" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="r_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="124" slack="1"/>
<pin id="614" dir="0" index="1" bw="7" slack="0"/>
<pin id="615" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="Mx_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="63" slack="0"/>
<pin id="619" dir="0" index="1" bw="124" slack="0"/>
<pin id="620" dir="0" index="2" bw="7" slack="0"/>
<pin id="621" dir="0" index="3" bw="8" slack="0"/>
<pin id="622" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="Ex_V_3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="isNeg_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="11" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln1535_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="11" slack="1"/>
<pin id="643" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sub_ln1512_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="ush_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="0" index="2" bw="12" slack="0"/>
<pin id="654" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/11 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln1488_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln1488_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="0"/>
<pin id="663" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/11 "/>
</bind>
</comp>

<comp id="665" class="1004" name="r_V_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="63" slack="1"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="r_V_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="63" slack="1"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="r_V_19_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="0" index="1" bw="63" slack="0"/>
<pin id="678" dir="0" index="2" bw="63" slack="0"/>
<pin id="679" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_19/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="0"/>
<pin id="684" dir="0" index="1" bw="63" slack="0"/>
<pin id="685" dir="0" index="2" bw="7" slack="0"/>
<pin id="686" dir="0" index="3" bw="7" slack="0"/>
<pin id="687" dir="1" index="4" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="B_V_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="63" slack="0"/>
<pin id="694" dir="1" index="1" bw="56" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="B_trunc_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="49" slack="0"/>
<pin id="698" dir="0" index="1" bw="63" slack="0"/>
<pin id="699" dir="0" index="2" bw="4" slack="0"/>
<pin id="700" dir="0" index="3" bw="7" slack="0"/>
<pin id="701" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/11 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln1271_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="49" slack="1"/>
<pin id="708" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/12 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="49" slack="0"/>
<pin id="711" dir="0" index="1" bw="49" slack="0"/>
<pin id="712" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/12 "/>
</bind>
</comp>

<comp id="715" class="1004" name="cos_basis_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="0" index="3" bw="1" slack="0"/>
<pin id="720" dir="0" index="4" bw="1" slack="0"/>
<pin id="721" dir="0" index="5" bw="1" slack="0"/>
<pin id="722" dir="0" index="6" bw="1" slack="0"/>
<pin id="723" dir="0" index="7" bw="1" slack="0"/>
<pin id="724" dir="0" index="8" bw="1" slack="0"/>
<pin id="725" dir="0" index="9" bw="3" slack="6"/>
<pin id="726" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cos_basis/15 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sin_basis_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/15 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_Result_22_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="0" index="2" bw="7" slack="4"/>
<pin id="746" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/15 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln541_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/15 "/>
</bind>
</comp>

<comp id="755" class="1004" name="B_squared_V_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="49" slack="0"/>
<pin id="757" dir="0" index="1" bw="98" slack="0"/>
<pin id="758" dir="0" index="2" bw="7" slack="0"/>
<pin id="759" dir="0" index="3" bw="8" slack="0"/>
<pin id="760" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared_V/16 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln818_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="49" slack="1"/>
<pin id="767" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/17 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="49" slack="0"/>
<pin id="770" dir="0" index="1" bw="49" slack="5"/>
<pin id="771" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/17 "/>
</bind>
</comp>

<comp id="773" class="1004" name="grp_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="49" slack="0"/>
<pin id="775" dir="0" index="1" bw="49" slack="0"/>
<pin id="776" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/17 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln1271_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="56" slack="6"/>
<pin id="781" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/17 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln1273_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="52" slack="1"/>
<pin id="784" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/17 "/>
</bind>
</comp>

<comp id="785" class="1004" name="grp_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="56" slack="0"/>
<pin id="787" dir="0" index="1" bw="52" slack="0"/>
<pin id="788" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/17 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln1271_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="49" slack="1"/>
<pin id="793" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/17 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln1273_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="44" slack="1"/>
<pin id="796" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/17 "/>
</bind>
</comp>

<comp id="797" class="1004" name="grp_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="49" slack="0"/>
<pin id="799" dir="0" index="1" bw="44" slack="0"/>
<pin id="800" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/17 "/>
</bind>
</comp>

<comp id="803" class="1004" name="rhs_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="56" slack="0"/>
<pin id="805" dir="0" index="1" bw="108" slack="0"/>
<pin id="806" dir="0" index="2" bw="7" slack="0"/>
<pin id="807" dir="0" index="3" bw="8" slack="0"/>
<pin id="808" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/21 "/>
</bind>
</comp>

<comp id="813" class="1004" name="rhs_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="48" slack="0"/>
<pin id="815" dir="0" index="1" bw="93" slack="0"/>
<pin id="816" dir="0" index="2" bw="7" slack="0"/>
<pin id="817" dir="0" index="3" bw="8" slack="0"/>
<pin id="818" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/21 "/>
</bind>
</comp>

<comp id="823" class="1004" name="trunc_ln1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="42" slack="0"/>
<pin id="825" dir="0" index="1" bw="98" slack="0"/>
<pin id="826" dir="0" index="2" bw="7" slack="0"/>
<pin id="827" dir="0" index="3" bw="8" slack="0"/>
<pin id="828" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/21 "/>
</bind>
</comp>

<comp id="833" class="1004" name="trunc_ln1270_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="35" slack="0"/>
<pin id="835" dir="0" index="1" bw="98" slack="0"/>
<pin id="836" dir="0" index="2" bw="7" slack="0"/>
<pin id="837" dir="0" index="3" bw="8" slack="0"/>
<pin id="838" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1270_1/21 "/>
</bind>
</comp>

<comp id="843" class="1004" name="t1_V_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="63" slack="0"/>
<pin id="845" dir="0" index="1" bw="59" slack="1"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t1_V/22 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln1270_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="42" slack="1"/>
<pin id="852" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/22 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln1273_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="33" slack="1"/>
<pin id="855" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/22 "/>
</bind>
</comp>

<comp id="856" class="1004" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="42" slack="0"/>
<pin id="858" dir="0" index="1" bw="33" slack="0"/>
<pin id="859" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/22 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln1270_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="35" slack="1"/>
<pin id="864" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/22 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln1273_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="25" slack="1"/>
<pin id="867" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/22 "/>
</bind>
</comp>

<comp id="868" class="1004" name="grp_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="35" slack="0"/>
<pin id="870" dir="0" index="1" bw="25" slack="0"/>
<pin id="871" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/22 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln813_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="63" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/22 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln813_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="56" slack="1"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/22 "/>
</bind>
</comp>

<comp id="881" class="1004" name="ret_V_6_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="63" slack="0"/>
<pin id="883" dir="0" index="1" bw="56" slack="0"/>
<pin id="884" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/22 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sext_ln1347_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="48" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/22 "/>
</bind>
</comp>

<comp id="890" class="1004" name="ret_V_7_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="0"/>
<pin id="892" dir="0" index="1" bw="48" slack="0"/>
<pin id="893" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/22 "/>
</bind>
</comp>

<comp id="896" class="1004" name="rhs_4_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="29" slack="0"/>
<pin id="898" dir="0" index="1" bw="60" slack="0"/>
<pin id="899" dir="0" index="2" bw="6" slack="0"/>
<pin id="900" dir="0" index="3" bw="7" slack="0"/>
<pin id="901" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_4/23 "/>
</bind>
</comp>

<comp id="906" class="1004" name="trunc_ln2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="37" slack="0"/>
<pin id="908" dir="0" index="1" bw="75" slack="0"/>
<pin id="909" dir="0" index="2" bw="7" slack="0"/>
<pin id="910" dir="0" index="3" bw="8" slack="0"/>
<pin id="911" dir="1" index="4" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/23 "/>
</bind>
</comp>

<comp id="916" class="1004" name="Mx_V_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="9"/>
<pin id="918" dir="0" index="1" bw="63" slack="0"/>
<pin id="919" dir="0" index="2" bw="63" slack="14"/>
<pin id="920" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_2/24 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln1347_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="37" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/24 "/>
</bind>
</comp>

<comp id="925" class="1004" name="ret_V_8_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="2"/>
<pin id="927" dir="0" index="1" bw="37" slack="0"/>
<pin id="928" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/24 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln1347_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="29" slack="1"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/24 "/>
</bind>
</comp>

<comp id="933" class="1004" name="ret_V_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="0"/>
<pin id="935" dir="0" index="1" bw="29" slack="0"/>
<pin id="936" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/24 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln1270_2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="63" slack="1"/>
<pin id="941" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/25 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln1273_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="1"/>
<pin id="944" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/25 "/>
</bind>
</comp>

<comp id="945" class="1004" name="grp_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="0"/>
<pin id="947" dir="0" index="1" bw="63" slack="0"/>
<pin id="948" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/25 "/>
</bind>
</comp>

<comp id="951" class="1004" name="result_V_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="63" slack="0"/>
<pin id="953" dir="0" index="1" bw="126" slack="0"/>
<pin id="954" dir="0" index="2" bw="7" slack="0"/>
<pin id="955" dir="0" index="3" bw="8" slack="0"/>
<pin id="956" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/29 "/>
</bind>
</comp>

<comp id="961" class="1004" name="i_2_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="2" slack="29"/>
<pin id="963" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/30 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln430_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="0" index="1" bw="2" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln430/30 "/>
</bind>
</comp>

<comp id="970" class="1004" name="i_5_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="2" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/30 "/>
</bind>
</comp>

<comp id="976" class="1004" name="shl_ln_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="0"/>
<pin id="978" dir="0" index="1" bw="2" slack="0"/>
<pin id="979" dir="0" index="2" bw="1" slack="0"/>
<pin id="980" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/30 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sub_ln433_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="0"/>
<pin id="986" dir="0" index="1" bw="6" slack="0"/>
<pin id="987" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln433/30 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sub_ln594_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="2" slack="0"/>
<pin id="992" dir="0" index="1" bw="6" slack="0"/>
<pin id="993" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594/30 "/>
</bind>
</comp>

<comp id="996" class="1004" name="Ex_V_4_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="15"/>
<pin id="998" dir="0" index="1" bw="11" slack="0"/>
<pin id="999" dir="0" index="2" bw="11" slack="20"/>
<pin id="1000" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/30 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_5_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="15" slack="0"/>
<pin id="1004" dir="0" index="1" bw="126" slack="1"/>
<pin id="1005" dir="0" index="2" bw="7" slack="0"/>
<pin id="1006" dir="0" index="3" bw="8" slack="0"/>
<pin id="1007" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/30 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="p_Result_24_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="0" index="1" bw="15" slack="0"/>
<pin id="1014" dir="0" index="2" bw="17" slack="0"/>
<pin id="1015" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_24/30 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="store_ln443_store_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="3" slack="0"/>
<pin id="1022" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln443/30 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="icmp_ln594_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="1"/>
<pin id="1026" dir="0" index="1" bw="6" slack="1"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/31 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_6_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="63" slack="0"/>
<pin id="1030" dir="0" index="1" bw="126" slack="2"/>
<pin id="1031" dir="0" index="2" bw="8" slack="0"/>
<pin id="1032" dir="0" index="3" bw="7" slack="0"/>
<pin id="1033" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/31 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sub_ln594_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="6" slack="1"/>
<pin id="1039" dir="0" index="1" bw="6" slack="1"/>
<pin id="1040" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_1/31 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sub_ln594_2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="0"/>
<pin id="1043" dir="0" index="1" bw="6" slack="1"/>
<pin id="1044" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_2/31 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sub_ln594_3_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="1"/>
<pin id="1048" dir="0" index="1" bw="6" slack="1"/>
<pin id="1049" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_3/31 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="select_ln594_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="6" slack="0"/>
<pin id="1053" dir="0" index="2" bw="6" slack="0"/>
<pin id="1054" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594/31 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="select_ln594_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="63" slack="0"/>
<pin id="1061" dir="0" index="2" bw="63" slack="2"/>
<pin id="1062" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594_1/31 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="select_ln594_2_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="6" slack="0"/>
<pin id="1068" dir="0" index="2" bw="6" slack="1"/>
<pin id="1069" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln594_2/31 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sub_ln594_4_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="2" slack="0"/>
<pin id="1074" dir="0" index="1" bw="6" slack="0"/>
<pin id="1075" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln594_4/31 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="zext_ln594_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="6" slack="0"/>
<pin id="1080" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln594/31 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="lshr_ln594_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="63" slack="0"/>
<pin id="1084" dir="0" index="1" bw="6" slack="0"/>
<pin id="1085" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln594/31 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="zext_ln594_1_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="6" slack="1"/>
<pin id="1090" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln594_1/32 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="lshr_ln594_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="6" slack="0"/>
<pin id="1094" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln594_1/32 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="p_Result_23_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="63" slack="1"/>
<pin id="1099" dir="0" index="1" bw="63" slack="0"/>
<pin id="1100" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_23/32 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="trunc_ln368_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="63" slack="0"/>
<pin id="1104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/32 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="out_bits_V_0_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="0" index="2" bw="16" slack="0"/>
<pin id="1110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_V_0/32 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="store_ln804_store_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="32" slack="31"/>
<pin id="1117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln804/32 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="store_ln804_store_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="0"/>
<pin id="1121" dir="0" index="1" bw="32" slack="31"/>
<pin id="1122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln804/32 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="store_ln804_store_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="32" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="31"/>
<pin id="1127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln804/32 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="store_ln430_store_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="2" slack="2"/>
<pin id="1131" dir="0" index="1" bw="2" slack="31"/>
<pin id="1132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln430/32 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="i_4_load_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="3" slack="1"/>
<pin id="1135" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/33 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="icmp_ln443_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="3" slack="0"/>
<pin id="1138" dir="0" index="1" bw="3" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/33 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="add_ln443_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="3" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443/33 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="out_bits_V_2_load_load_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="30"/>
<pin id="1150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_V_2_load/33 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="out_bits_V_2_1_load_load_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="30"/>
<pin id="1153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_V_2_1_load/33 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="out_bits_V_2_2_load_load_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="30"/>
<pin id="1156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_V_2_2_load/33 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="trunc_ln553_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="3" slack="0"/>
<pin id="1159" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln553/33 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="p_Val2_10_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="0" index="1" bw="32" slack="0"/>
<pin id="1164" dir="0" index="2" bw="32" slack="0"/>
<pin id="1165" dir="0" index="3" bw="32" slack="0"/>
<pin id="1166" dir="0" index="4" bw="32" slack="1"/>
<pin id="1167" dir="0" index="5" bw="2" slack="0"/>
<pin id="1168" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_10/33 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="p_Result_25_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="0" index="1" bw="32" slack="0"/>
<pin id="1177" dir="0" index="2" bw="6" slack="0"/>
<pin id="1178" dir="0" index="3" bw="1" slack="0"/>
<pin id="1179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_25/33 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="c_0_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="32" slack="0"/>
<pin id="1187" dir="0" index="2" bw="1" slack="0"/>
<pin id="1188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/33 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="store_ln444_store_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="1"/>
<pin id="1195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/33 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="store_ln444_store_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="0" index="1" bw="32" slack="1"/>
<pin id="1200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/33 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="store_ln444_store_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="32" slack="1"/>
<pin id="1205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/33 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="store_ln444_store_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="0"/>
<pin id="1209" dir="0" index="1" bw="32" slack="1"/>
<pin id="1210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/33 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="store_ln443_store_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="3" slack="0"/>
<pin id="1214" dir="0" index="1" bw="3" slack="1"/>
<pin id="1215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln443/33 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sext_ln186_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="11" slack="1"/>
<pin id="1219" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/33 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="store_ln450_store_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="32" slack="0"/>
<pin id="1223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/33 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="store_ln450_store_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="63" slack="2"/>
<pin id="1227" dir="0" index="1" bw="63" slack="0"/>
<pin id="1228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/33 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="store_ln450_store_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="3" slack="0"/>
<pin id="1232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/33 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="i_6_load_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="3" slack="1"/>
<pin id="1236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/34 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="in_shift_V_2_load_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="63" slack="1"/>
<pin id="1239" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_shift_V_2/34 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="shift_2_load_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_2/34 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="icmp_ln450_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="3" slack="0"/>
<pin id="1245" dir="0" index="1" bw="3" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln450/34 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="add_ln450_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="3" slack="0"/>
<pin id="1251" dir="0" index="1" bw="1" slack="0"/>
<pin id="1252" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln450/34 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="c_3_load_load_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="2"/>
<pin id="1257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_load/34 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="c_3_1_load_load_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="2"/>
<pin id="1260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_1_load/34 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="c_3_2_load_load_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="2"/>
<pin id="1263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_2_load/34 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="c_3_3_load_load_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="2"/>
<pin id="1266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_3_load/34 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="trunc_ln451_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="3" slack="0"/>
<pin id="1269" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln451/34 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="sh_assign_2_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="0"/>
<pin id="1273" dir="0" index="1" bw="32" slack="0"/>
<pin id="1274" dir="0" index="2" bw="32" slack="0"/>
<pin id="1275" dir="0" index="3" bw="32" slack="0"/>
<pin id="1276" dir="0" index="4" bw="32" slack="0"/>
<pin id="1277" dir="0" index="5" bw="2" slack="0"/>
<pin id="1278" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sh_assign_2/34 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="isNeg_1_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="32" slack="0"/>
<pin id="1288" dir="0" index="2" bw="6" slack="0"/>
<pin id="1289" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/34 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="sub_ln1512_1_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="32" slack="0"/>
<pin id="1296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/34 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="shift_3_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_3/35 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="ush_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="0" index="1" bw="32" slack="1"/>
<pin id="1306" dir="0" index="2" bw="32" slack="1"/>
<pin id="1307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/35 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="zext_ln1488_1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="0"/>
<pin id="1310" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/35 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="r_V_15_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="1314" dir="0" index="1" bw="32" slack="0"/>
<pin id="1315" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_15/35 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="r_V_16_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="1319" dir="0" index="1" bw="32" slack="0"/>
<pin id="1320" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/35 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="r_V_20_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="0" index="1" bw="63" slack="0"/>
<pin id="1325" dir="0" index="2" bw="63" slack="0"/>
<pin id="1326" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_20/35 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="icmp_ln453_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="1"/>
<pin id="1331" dir="0" index="1" bw="32" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/35 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="store_ln450_store_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="0"/>
<pin id="1336" dir="0" index="1" bw="32" slack="2"/>
<pin id="1337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/35 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="store_ln450_store_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="63" slack="0"/>
<pin id="1341" dir="0" index="1" bw="63" slack="2"/>
<pin id="1342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/35 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="store_ln450_store_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="3" slack="1"/>
<pin id="1346" dir="0" index="1" bw="3" slack="2"/>
<pin id="1347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln450/35 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="icmp_ln1653_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="63" slack="4"/>
<pin id="1350" dir="0" index="1" bw="63" slack="0"/>
<pin id="1351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/35 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="p_Result_26_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="4" slack="0"/>
<pin id="1355" dir="0" index="1" bw="1" slack="32"/>
<pin id="1356" dir="0" index="2" bw="3" slack="24"/>
<pin id="1357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/35 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_8_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="1" slack="0"/>
<pin id="1362" dir="0" index="2" bw="1" slack="0"/>
<pin id="1363" dir="0" index="3" bw="1" slack="0"/>
<pin id="1364" dir="0" index="4" bw="1" slack="0"/>
<pin id="1365" dir="0" index="5" bw="1" slack="0"/>
<pin id="1366" dir="0" index="6" bw="1" slack="0"/>
<pin id="1367" dir="0" index="7" bw="1" slack="0"/>
<pin id="1368" dir="0" index="8" bw="1" slack="0"/>
<pin id="1369" dir="0" index="9" bw="1" slack="0"/>
<pin id="1370" dir="0" index="10" bw="1" slack="0"/>
<pin id="1371" dir="0" index="11" bw="1" slack="0"/>
<pin id="1372" dir="0" index="12" bw="1" slack="0"/>
<pin id="1373" dir="0" index="13" bw="1" slack="0"/>
<pin id="1374" dir="0" index="14" bw="1" slack="0"/>
<pin id="1375" dir="0" index="15" bw="1" slack="0"/>
<pin id="1376" dir="0" index="16" bw="1" slack="0"/>
<pin id="1377" dir="0" index="17" bw="4" slack="0"/>
<pin id="1378" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/35 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_9_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="0" index="2" bw="1" slack="0"/>
<pin id="1401" dir="0" index="3" bw="1" slack="0"/>
<pin id="1402" dir="0" index="4" bw="1" slack="0"/>
<pin id="1403" dir="0" index="5" bw="1" slack="0"/>
<pin id="1404" dir="0" index="6" bw="1" slack="0"/>
<pin id="1405" dir="0" index="7" bw="1" slack="0"/>
<pin id="1406" dir="0" index="8" bw="1" slack="0"/>
<pin id="1407" dir="0" index="9" bw="1" slack="0"/>
<pin id="1408" dir="0" index="10" bw="1" slack="0"/>
<pin id="1409" dir="0" index="11" bw="1" slack="0"/>
<pin id="1410" dir="0" index="12" bw="1" slack="0"/>
<pin id="1411" dir="0" index="13" bw="1" slack="0"/>
<pin id="1412" dir="0" index="14" bw="1" slack="0"/>
<pin id="1413" dir="0" index="15" bw="1" slack="0"/>
<pin id="1414" dir="0" index="16" bw="1" slack="0"/>
<pin id="1415" dir="0" index="17" bw="4" slack="0"/>
<pin id="1416" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/35 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="results_sign_V_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="18"/>
<pin id="1437" dir="0" index="1" bw="1" slack="0"/>
<pin id="1438" dir="0" index="2" bw="1" slack="0"/>
<pin id="1439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/35 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="icmp_ln1019_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="11" slack="32"/>
<pin id="1444" dir="0" index="1" bw="11" slack="0"/>
<pin id="1445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/35 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="icmp_ln1019_1_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="52" slack="32"/>
<pin id="1449" dir="0" index="1" bw="52" slack="0"/>
<pin id="1450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/35 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="and_ln300_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="0"/>
<pin id="1454" dir="0" index="1" bw="1" slack="0"/>
<pin id="1455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/35 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="icmp_ln1019_2_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="11" slack="32"/>
<pin id="1460" dir="0" index="1" bw="11" slack="0"/>
<pin id="1461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/35 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="xor_ln311_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="1" slack="0"/>
<pin id="1465" dir="0" index="1" bw="1" slack="0"/>
<pin id="1466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/35 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="results_sign_V_1_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="1" slack="0"/>
<pin id="1471" dir="0" index="1" bw="1" slack="0"/>
<pin id="1472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_1/35 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="results_sign_V_2_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="0"/>
<pin id="1477" dir="0" index="1" bw="1" slack="32"/>
<pin id="1478" dir="0" index="2" bw="1" slack="0"/>
<pin id="1479" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V_2/35 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="and_ln300_1_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="0" index="1" bw="1" slack="0"/>
<pin id="1485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/35 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="xor_ln300_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="0"/>
<pin id="1490" dir="0" index="1" bw="1" slack="0"/>
<pin id="1491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/35 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="or_ln300_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="0"/>
<pin id="1496" dir="0" index="1" bw="1" slack="0"/>
<pin id="1497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/35 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="add_ln461_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="11" slack="3"/>
<pin id="1502" dir="0" index="1" bw="11" slack="0"/>
<pin id="1503" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/36 "/>
</bind>
</comp>

<comp id="1505" class="1004" name="sext_ln461_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="12" slack="0"/>
<pin id="1507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln461/36 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="newexp_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="12" slack="0"/>
<pin id="1511" dir="0" index="1" bw="32" slack="0"/>
<pin id="1512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/36 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="tmp_10_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="0"/>
<pin id="1517" dir="0" index="1" bw="32" slack="0"/>
<pin id="1518" dir="0" index="2" bw="6" slack="0"/>
<pin id="1519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/36 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="or_ln462_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="1" slack="0"/>
<pin id="1525" dir="0" index="1" bw="1" slack="1"/>
<pin id="1526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462/36 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="phitmp8_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="52" slack="0"/>
<pin id="1530" dir="0" index="1" bw="63" slack="0"/>
<pin id="1531" dir="0" index="2" bw="5" slack="0"/>
<pin id="1532" dir="0" index="3" bw="7" slack="0"/>
<pin id="1533" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp8/36 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="empty_67_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="32" slack="0"/>
<pin id="1540" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_67/36 "/>
</bind>
</comp>

<comp id="1542" class="1004" name="select_ln300_2_fu_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="0" index="1" bw="11" slack="0"/>
<pin id="1545" dir="0" index="2" bw="11" slack="0"/>
<pin id="1546" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_2/36 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="select_ln300_1_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="0"/>
<pin id="1551" dir="0" index="1" bw="11" slack="0"/>
<pin id="1552" dir="0" index="2" bw="11" slack="0"/>
<pin id="1553" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_1/36 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="results_exp_V_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="1" slack="1"/>
<pin id="1559" dir="0" index="1" bw="11" slack="0"/>
<pin id="1560" dir="0" index="2" bw="11" slack="0"/>
<pin id="1561" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/36 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="select_ln300_5_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="1"/>
<pin id="1566" dir="0" index="1" bw="52" slack="0"/>
<pin id="1567" dir="0" index="2" bw="52" slack="0"/>
<pin id="1568" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_5/36 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="select_ln300_3_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="52" slack="0"/>
<pin id="1574" dir="0" index="2" bw="52" slack="0"/>
<pin id="1575" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_3/36 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="results_sig_V_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="1"/>
<pin id="1581" dir="0" index="1" bw="52" slack="0"/>
<pin id="1582" dir="0" index="2" bw="52" slack="0"/>
<pin id="1583" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/36 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="p_Result_27_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="64" slack="0"/>
<pin id="1588" dir="0" index="1" bw="1" slack="1"/>
<pin id="1589" dir="0" index="2" bw="11" slack="0"/>
<pin id="1590" dir="0" index="3" bw="52" slack="0"/>
<pin id="1591" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/36 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="bitcast_ln526_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="64" slack="0"/>
<pin id="1597" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/36 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="i_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="2" slack="0"/>
<pin id="1601" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1606" class="1005" name="out_bits_V_2_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="30"/>
<pin id="1608" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="out_bits_V_2 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="out_bits_V_2_1_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="30"/>
<pin id="1614" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="out_bits_V_2_1 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="out_bits_V_2_2_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="30"/>
<pin id="1620" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="out_bits_V_2_2 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="p_Result_17_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="1" slack="32"/>
<pin id="1626" dir="1" index="1" bw="1" slack="32"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="din_exp_V_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="11" slack="9"/>
<pin id="1632" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1637" class="1005" name="din_sig_V_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="52" slack="32"/>
<pin id="1639" dir="1" index="1" bw="52" slack="32"/>
</pin_list>
<bind>
<opset="din_sig_V "/>
</bind>
</comp>

<comp id="1642" class="1005" name="closepath_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="1" slack="7"/>
<pin id="1644" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1649" class="1005" name="p_Result_18_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="52" slack="3"/>
<pin id="1651" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="ref_4oPi_table_256_V_addr_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="4" slack="1"/>
<pin id="1656" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_256_V_addr "/>
</bind>
</comp>

<comp id="1659" class="1005" name="trunc_ln628_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="7" slack="2"/>
<pin id="1661" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="table_256_V_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="256" slack="1"/>
<pin id="1666" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="table_256_V "/>
</bind>
</comp>

<comp id="1669" class="1005" name="Med_V_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="170" slack="1"/>
<pin id="1671" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1674" class="1005" name="zext_ln1494_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="170" slack="1"/>
<pin id="1676" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="ret_V_5_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="170" slack="1"/>
<pin id="1681" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="Mx_bits_V_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="124" slack="1"/>
<pin id="1686" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1690" class="1005" name="k_V_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="3" slack="1"/>
<pin id="1692" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1695" class="1005" name="k_V_1_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="3" slack="6"/>
<pin id="1697" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="k_V_1 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="Mx_bits_V_3_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="124" slack="1"/>
<pin id="1703" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V_3 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="Mx_zeros_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="7" slack="1"/>
<pin id="1708" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1712" class="1005" name="Mx_V_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="63" slack="1"/>
<pin id="1714" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1719" class="1005" name="Ex_V_3_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="11" slack="1"/>
<pin id="1721" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="isNeg_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="1"/>
<pin id="1727" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1731" class="1005" name="tmp_2_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="7" slack="4"/>
<pin id="1733" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="B_V_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="56" slack="6"/>
<pin id="1738" dir="1" index="1" bw="56" slack="6"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1741" class="1005" name="B_trunc_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="49" slack="1"/>
<pin id="1743" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="1746" class="1005" name="zext_ln1271_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="98" slack="1"/>
<pin id="1748" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="cos_basis_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="9"/>
<pin id="1755" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1760" class="1005" name="zext_ln541_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="64" slack="5"/>
<pin id="1762" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="fourth_order_double_sin_cos_K1_V_addr_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="8" slack="1"/>
<pin id="1769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1772" class="1005" name="fourth_order_double_sin_cos_K2_V_addr_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="8" slack="1"/>
<pin id="1774" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1777" class="1005" name="B_squared_V_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="49" slack="1"/>
<pin id="1779" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_squared_V "/>
</bind>
</comp>

<comp id="1783" class="1005" name="fourth_order_double_sin_cos_K1_V_load_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="52" slack="1"/>
<pin id="1785" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1788" class="1005" name="fourth_order_double_sin_cos_K2_V_load_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="44" slack="1"/>
<pin id="1790" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_load "/>
</bind>
</comp>

<comp id="1793" class="1005" name="zext_ln818_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="98" slack="1"/>
<pin id="1795" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln818 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="zext_ln1271_1_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="108" slack="1"/>
<pin id="1802" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="sext_ln1273_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="108" slack="1"/>
<pin id="1807" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="zext_ln1271_2_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="93" slack="1"/>
<pin id="1812" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="sext_ln1273_1_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="93" slack="1"/>
<pin id="1817" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="fourth_order_double_sin_cos_K0_V_addr_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="8" slack="1"/>
<pin id="1822" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1825" class="1005" name="fourth_order_double_sin_cos_K3_V_addr_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="8" slack="1"/>
<pin id="1827" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_addr "/>
</bind>
</comp>

<comp id="1830" class="1005" name="fourth_order_double_sin_cos_K4_V_addr_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="8" slack="1"/>
<pin id="1832" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_addr "/>
</bind>
</comp>

<comp id="1835" class="1005" name="fourth_order_double_sin_cos_K0_V_load_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="59" slack="1"/>
<pin id="1837" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_load "/>
</bind>
</comp>

<comp id="1840" class="1005" name="rhs_1_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="56" slack="1"/>
<pin id="1842" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="rhs_2_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="48" slack="1"/>
<pin id="1847" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="trunc_ln1_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="42" slack="1"/>
<pin id="1852" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="fourth_order_double_sin_cos_K3_V_load_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="33" slack="1"/>
<pin id="1857" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_load "/>
</bind>
</comp>

<comp id="1860" class="1005" name="trunc_ln1270_1_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="35" slack="1"/>
<pin id="1862" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1270_1 "/>
</bind>
</comp>

<comp id="1865" class="1005" name="fourth_order_double_sin_cos_K4_V_load_reg_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="25" slack="1"/>
<pin id="1867" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_load "/>
</bind>
</comp>

<comp id="1870" class="1005" name="zext_ln1270_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="75" slack="1"/>
<pin id="1872" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="zext_ln1273_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="75" slack="1"/>
<pin id="1877" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="zext_ln1270_1_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="60" slack="1"/>
<pin id="1882" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_1 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="zext_ln1273_1_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="60" slack="1"/>
<pin id="1887" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="ret_V_7_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="64" slack="2"/>
<pin id="1892" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="rhs_4_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="29" slack="1"/>
<pin id="1897" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_4 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="trunc_ln2_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="37" slack="1"/>
<pin id="1902" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="Mx_V_2_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="63" slack="1"/>
<pin id="1907" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_2 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="ret_V_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="64" slack="1"/>
<pin id="1912" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1915" class="1005" name="zext_ln1270_2_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="126" slack="1"/>
<pin id="1917" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="1920" class="1005" name="sext_ln1273_2_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="126" slack="1"/>
<pin id="1922" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="r_V_14_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="126" slack="1"/>
<pin id="1927" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="result_V_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="63" slack="2"/>
<pin id="1933" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1938" class="1005" name="i_2_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="2" slack="2"/>
<pin id="1940" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="i_5_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="2" slack="2"/>
<pin id="1947" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="sub_ln433_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="6" slack="1"/>
<pin id="1952" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln433 "/>
</bind>
</comp>

<comp id="1959" class="1005" name="sub_ln594_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="6" slack="1"/>
<pin id="1961" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln594 "/>
</bind>
</comp>

<comp id="1966" class="1005" name="i_1_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="3" slack="0"/>
<pin id="1968" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="c_3_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="32" slack="1"/>
<pin id="1975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="c_3_1_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="32" slack="1"/>
<pin id="1981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_1 "/>
</bind>
</comp>

<comp id="1985" class="1005" name="c_3_2_reg_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="32" slack="1"/>
<pin id="1987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_2 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="c_3_3_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="32" slack="1"/>
<pin id="1993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_3 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="Ex_V_4_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="11" slack="1"/>
<pin id="1999" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V_4 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="p_Result_24_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="32" slack="1"/>
<pin id="2004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="sub_ln594_4_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="6" slack="1"/>
<pin id="2009" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln594_4 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="lshr_ln594_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="63" slack="1"/>
<pin id="2014" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln594 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="i_3_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="3" slack="0"/>
<pin id="2025" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="2030" class="1005" name="in_shift_V_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="63" slack="0"/>
<pin id="2032" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="in_shift_V "/>
</bind>
</comp>

<comp id="2037" class="1005" name="shift_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="32" slack="0"/>
<pin id="2039" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="2044" class="1005" name="sext_ln186_reg_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="12" slack="3"/>
<pin id="2046" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln186 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="in_shift_V_2_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="63" slack="2"/>
<pin id="2051" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="in_shift_V_2 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="shift_2_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="32" slack="2"/>
<pin id="2056" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="icmp_ln450_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="1" slack="1"/>
<pin id="2061" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln450 "/>
</bind>
</comp>

<comp id="2063" class="1005" name="add_ln450_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="3" slack="1"/>
<pin id="2065" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln450 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="sh_assign_2_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="32" slack="1"/>
<pin id="2070" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_2 "/>
</bind>
</comp>

<comp id="2075" class="1005" name="isNeg_1_reg_2075">
<pin_list>
<pin id="2076" dir="0" index="0" bw="1" slack="1"/>
<pin id="2077" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_1 "/>
</bind>
</comp>

<comp id="2081" class="1005" name="sub_ln1512_1_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="32" slack="1"/>
<pin id="2083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1512_1 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="shift_3_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="32" slack="1"/>
<pin id="2088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_3 "/>
</bind>
</comp>

<comp id="2091" class="1005" name="r_V_20_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="63" slack="1"/>
<pin id="2093" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="2099" class="1005" name="icmp_ln1653_reg_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="1" slack="1"/>
<pin id="2101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1653 "/>
</bind>
</comp>

<comp id="2104" class="1005" name="results_sign_V_2_reg_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="1" slack="1"/>
<pin id="2106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="results_sign_V_2 "/>
</bind>
</comp>

<comp id="2109" class="1005" name="xor_ln300_reg_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="1" slack="1"/>
<pin id="2111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln300 "/>
</bind>
</comp>

<comp id="2115" class="1005" name="or_ln300_reg_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="1" slack="1"/>
<pin id="2117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln300 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="231"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="4" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="381"><net_src comp="276" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="18" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="378" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="24" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="378" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="390" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="378" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="390" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="404" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="32" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="414" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="420" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="36" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="38" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="446"><net_src comp="420" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="455" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="46" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="48" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="54" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="58" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="481" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="511"><net_src comp="66" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="52" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="506" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="70" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="535" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="20" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="74" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="557"><net_src comp="76" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="542" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="52" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="566"><net_src comp="78" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="80" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="84" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="52" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="560" pin="4"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="86" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="52" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="88" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="90" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="616"><net_src comp="609" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="92" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="612" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="80" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="74" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="631"><net_src comp="599" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="606" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="94" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="38" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="648"><net_src comp="96" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="641" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="660"><net_src comp="650" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="661" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="665" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="675" pin=2"/></net>

<net id="688"><net_src comp="98" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="675" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="100" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="26" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="675" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="702"><net_src comp="102" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="675" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="36" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="104" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="727"><net_src comp="106" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="728"><net_src comp="108" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="729"><net_src comp="52" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="730"><net_src comp="52" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="731"><net_src comp="108" pin="0"/><net_sink comp="715" pin=4"/></net>

<net id="732"><net_src comp="108" pin="0"/><net_sink comp="715" pin=5"/></net>

<net id="733"><net_src comp="52" pin="0"/><net_sink comp="715" pin=6"/></net>

<net id="734"><net_src comp="52" pin="0"/><net_sink comp="715" pin=7"/></net>

<net id="735"><net_src comp="108" pin="0"/><net_sink comp="715" pin=8"/></net>

<net id="740"><net_src comp="715" pin="10"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="52" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="110" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="761"><net_src comp="112" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="709" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="114" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="116" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="765" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="765" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="789"><net_src comp="779" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="801"><net_src comp="791" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="118" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="785" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="24" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="120" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="819"><net_src comp="122" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="797" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="124" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="126" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="829"><net_src comp="128" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="768" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="100" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="116" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="839"><net_src comp="130" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="773" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="841"><net_src comp="20" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="842"><net_src comp="116" pin="0"/><net_sink comp="833" pin=3"/></net>

<net id="848"><net_src comp="132" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="134" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="860"><net_src comp="850" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="872"><net_src comp="862" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="843" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="885"><net_src comp="874" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="894"><net_src comp="881" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="902"><net_src comp="136" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="868" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="138" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="140" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="912"><net_src comp="142" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="856" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="144" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="146" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="921"><net_src comp="148" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="929"><net_src comp="922" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="937"><net_src comp="925" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="930" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="939" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="957"><net_src comp="158" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="945" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="20" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="960"><net_src comp="160" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="968"><net_src comp="961" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="162" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="961" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="168" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="170" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="961" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="134" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="172" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="976" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="174" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="976" pin="3"/><net_sink comp="990" pin=1"/></net>

<net id="1001"><net_src comp="90" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1008"><net_src comp="176" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="20" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1010"><net_src comp="178" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1016"><net_src comp="180" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="1002" pin="4"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="182" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1023"><net_src comp="68" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1034"><net_src comp="158" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="160" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1036"><net_src comp="20" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1045"><net_src comp="174" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1055"><net_src comp="1024" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1037" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1046" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1063"><net_src comp="1024" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1028" pin="4"/><net_sink comp="1058" pin=1"/></net>

<net id="1070"><net_src comp="1024" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="1041" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1076"><net_src comp="174" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1050" pin="3"/><net_sink comp="1072" pin=1"/></net>

<net id="1081"><net_src comp="1065" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1086"><net_src comp="1058" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1078" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1095"><net_src comp="148" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1088" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1105"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1111"><net_src comp="184" pin="0"/><net_sink comp="1106" pin=0"/></net>

<net id="1112"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1113"><net_src comp="186" pin="0"/><net_sink comp="1106" pin=2"/></net>

<net id="1118"><net_src comp="1106" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="1106" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1128"><net_src comp="1106" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1140"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="188" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1133" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="192" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1160"><net_src comp="1133" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1169"><net_src comp="194" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1170"><net_src comp="1148" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="1151" pin="1"/><net_sink comp="1161" pin=2"/></net>

<net id="1172"><net_src comp="1154" pin="1"/><net_sink comp="1161" pin=3"/></net>

<net id="1173"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=5"/></net>

<net id="1180"><net_src comp="196" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="1161" pin="6"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="138" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1183"><net_src comp="82" pin="0"/><net_sink comp="1174" pin=3"/></net>

<net id="1189"><net_src comp="198" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1174" pin="4"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="52" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1196"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1201"><net_src comp="1184" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1206"><net_src comp="1184" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1211"><net_src comp="1184" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1216"><net_src comp="1142" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1224"><net_src comp="82" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1233"><net_src comp="68" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1247"><net_src comp="1234" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="188" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1253"><net_src comp="1234" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="192" pin="0"/><net_sink comp="1249" pin=1"/></net>

<net id="1270"><net_src comp="1234" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1279"><net_src comp="194" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1280"><net_src comp="1258" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="1261" pin="1"/><net_sink comp="1271" pin=2"/></net>

<net id="1282"><net_src comp="1264" pin="1"/><net_sink comp="1271" pin=3"/></net>

<net id="1283"><net_src comp="1255" pin="1"/><net_sink comp="1271" pin=4"/></net>

<net id="1284"><net_src comp="1267" pin="1"/><net_sink comp="1271" pin=5"/></net>

<net id="1290"><net_src comp="206" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1271" pin="6"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="138" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1297"><net_src comp="82" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="1271" pin="6"/><net_sink comp="1293" pin=1"/></net>

<net id="1311"><net_src comp="1303" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1316"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="1308" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="1312" pin="2"/><net_sink comp="1322" pin=1"/></net>

<net id="1328"><net_src comp="1317" pin="2"/><net_sink comp="1322" pin=2"/></net>

<net id="1333"><net_src comp="208" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1338"><net_src comp="1299" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1343"><net_src comp="1322" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1352"><net_src comp="210" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1358"><net_src comp="212" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1379"><net_src comp="214" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1380"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1381"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1382"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=3"/></net>

<net id="1383"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=4"/></net>

<net id="1384"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=5"/></net>

<net id="1385"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=6"/></net>

<net id="1386"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=7"/></net>

<net id="1387"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=8"/></net>

<net id="1388"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=9"/></net>

<net id="1389"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=10"/></net>

<net id="1390"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=11"/></net>

<net id="1391"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=12"/></net>

<net id="1392"><net_src comp="52" pin="0"/><net_sink comp="1359" pin=13"/></net>

<net id="1393"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=14"/></net>

<net id="1394"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=15"/></net>

<net id="1395"><net_src comp="108" pin="0"/><net_sink comp="1359" pin=16"/></net>

<net id="1396"><net_src comp="1353" pin="3"/><net_sink comp="1359" pin=17"/></net>

<net id="1417"><net_src comp="214" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1418"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=1"/></net>

<net id="1419"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1420"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=3"/></net>

<net id="1421"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=4"/></net>

<net id="1422"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=5"/></net>

<net id="1423"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=6"/></net>

<net id="1424"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=7"/></net>

<net id="1425"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=8"/></net>

<net id="1426"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=9"/></net>

<net id="1427"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=10"/></net>

<net id="1428"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=11"/></net>

<net id="1429"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=12"/></net>

<net id="1430"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=13"/></net>

<net id="1431"><net_src comp="52" pin="0"/><net_sink comp="1397" pin=14"/></net>

<net id="1432"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=15"/></net>

<net id="1433"><net_src comp="108" pin="0"/><net_sink comp="1397" pin=16"/></net>

<net id="1434"><net_src comp="1353" pin="3"/><net_sink comp="1397" pin=17"/></net>

<net id="1440"><net_src comp="1359" pin="18"/><net_sink comp="1435" pin=1"/></net>

<net id="1441"><net_src comp="1397" pin="18"/><net_sink comp="1435" pin=2"/></net>

<net id="1446"><net_src comp="90" pin="0"/><net_sink comp="1442" pin=1"/></net>

<net id="1451"><net_src comp="216" pin="0"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="1442" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1457"><net_src comp="1447" pin="2"/><net_sink comp="1452" pin=1"/></net>

<net id="1462"><net_src comp="218" pin="0"/><net_sink comp="1458" pin=1"/></net>

<net id="1467"><net_src comp="1458" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="52" pin="0"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1435" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1463" pin="2"/><net_sink comp="1469" pin=1"/></net>

<net id="1480"><net_src comp="1452" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1481"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=2"/></net>

<net id="1486"><net_src comp="1442" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1447" pin="2"/><net_sink comp="1482" pin=1"/></net>

<net id="1492"><net_src comp="1482" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1493"><net_src comp="52" pin="0"/><net_sink comp="1488" pin=1"/></net>

<net id="1498"><net_src comp="1452" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1499"><net_src comp="1458" pin="2"/><net_sink comp="1494" pin=1"/></net>

<net id="1504"><net_src comp="220" pin="0"/><net_sink comp="1500" pin=1"/></net>

<net id="1508"><net_src comp="1500" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1513"><net_src comp="1505" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1514"><net_src comp="363" pin="4"/><net_sink comp="1509" pin=1"/></net>

<net id="1520"><net_src comp="206" pin="0"/><net_sink comp="1515" pin=0"/></net>

<net id="1521"><net_src comp="1509" pin="2"/><net_sink comp="1515" pin=1"/></net>

<net id="1522"><net_src comp="138" pin="0"/><net_sink comp="1515" pin=2"/></net>

<net id="1527"><net_src comp="1515" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1534"><net_src comp="222" pin="0"/><net_sink comp="1528" pin=0"/></net>

<net id="1535"><net_src comp="372" pin="4"/><net_sink comp="1528" pin=1"/></net>

<net id="1536"><net_src comp="38" pin="0"/><net_sink comp="1528" pin=2"/></net>

<net id="1537"><net_src comp="80" pin="0"/><net_sink comp="1528" pin=3"/></net>

<net id="1541"><net_src comp="1509" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1547"><net_src comp="218" pin="0"/><net_sink comp="1542" pin=1"/></net>

<net id="1548"><net_src comp="90" pin="0"/><net_sink comp="1542" pin=2"/></net>

<net id="1554"><net_src comp="1523" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1555"><net_src comp="90" pin="0"/><net_sink comp="1549" pin=1"/></net>

<net id="1556"><net_src comp="1538" pin="1"/><net_sink comp="1549" pin=2"/></net>

<net id="1562"><net_src comp="1542" pin="3"/><net_sink comp="1557" pin=1"/></net>

<net id="1563"><net_src comp="1549" pin="3"/><net_sink comp="1557" pin=2"/></net>

<net id="1569"><net_src comp="224" pin="0"/><net_sink comp="1564" pin=1"/></net>

<net id="1570"><net_src comp="216" pin="0"/><net_sink comp="1564" pin=2"/></net>

<net id="1576"><net_src comp="1523" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1577"><net_src comp="216" pin="0"/><net_sink comp="1571" pin=1"/></net>

<net id="1578"><net_src comp="1528" pin="4"/><net_sink comp="1571" pin=2"/></net>

<net id="1584"><net_src comp="1564" pin="3"/><net_sink comp="1579" pin=1"/></net>

<net id="1585"><net_src comp="1571" pin="3"/><net_sink comp="1579" pin=2"/></net>

<net id="1592"><net_src comp="226" pin="0"/><net_sink comp="1586" pin=0"/></net>

<net id="1593"><net_src comp="1557" pin="3"/><net_sink comp="1586" pin=2"/></net>

<net id="1594"><net_src comp="1579" pin="3"/><net_sink comp="1586" pin=3"/></net>

<net id="1598"><net_src comp="1586" pin="4"/><net_sink comp="1595" pin=0"/></net>

<net id="1602"><net_src comp="228" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1605"><net_src comp="1599" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1609"><net_src comp="232" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1615"><net_src comp="236" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1621"><net_src comp="240" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1623"><net_src comp="1618" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1627"><net_src comp="382" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1353" pin=1"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="1633"><net_src comp="390" pin="4"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1636"><net_src comp="1630" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1640"><net_src comp="400" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1645"><net_src comp="404" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1647"><net_src comp="1642" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1648"><net_src comp="1642" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1652"><net_src comp="410" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1657"><net_src comp="282" pin="3"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1662"><net_src comp="443" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1667"><net_src comp="289" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1672"><net_src comp="460" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1677"><net_src comp="477" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1682"><net_src comp="481" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1687"><net_src comp="486" pin="4"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1689"><net_src comp="1684" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1693"><net_src comp="496" pin="4"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1698"><net_src comp="513" pin="3"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="715" pin=9"/></net>

<net id="1700"><net_src comp="1695" pin="1"/><net_sink comp="1353" pin=2"/></net>

<net id="1704"><net_src comp="535" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1709"><net_src comp="590" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1711"><net_src comp="1706" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1715"><net_src comp="617" pin="4"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1717"><net_src comp="1712" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1718"><net_src comp="1712" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="1722"><net_src comp="627" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="996" pin=2"/></net>

<net id="1728"><net_src comp="633" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1730"><net_src comp="1725" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1734"><net_src comp="682" pin="4"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="1739"><net_src comp="692" pin="1"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1744"><net_src comp="696" pin="4"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1749"><net_src comp="706" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1751"><net_src comp="1746" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1752"><net_src comp="1746" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1756"><net_src comp="715" pin="10"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1758"><net_src comp="1753" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1759"><net_src comp="1753" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1763"><net_src comp="749" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1766"><net_src comp="1760" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1770"><net_src comp="295" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1775"><net_src comp="308" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1780"><net_src comp="755" pin="4"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1782"><net_src comp="1777" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1786"><net_src comp="302" pin="3"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1791"><net_src comp="315" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1796"><net_src comp="765" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1798"><net_src comp="1793" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1799"><net_src comp="1793" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1803"><net_src comp="779" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1808"><net_src comp="782" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1813"><net_src comp="791" pin="1"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1818"><net_src comp="794" pin="1"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1823"><net_src comp="321" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1828"><net_src comp="334" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1833"><net_src comp="347" pin="3"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1838"><net_src comp="328" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1843"><net_src comp="803" pin="4"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1848"><net_src comp="813" pin="4"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1853"><net_src comp="823" pin="4"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1858"><net_src comp="341" pin="3"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1863"><net_src comp="833" pin="4"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1868"><net_src comp="354" pin="3"/><net_sink comp="1865" pin=0"/></net>

<net id="1869"><net_src comp="1865" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1873"><net_src comp="850" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1878"><net_src comp="853" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1883"><net_src comp="862" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1888"><net_src comp="865" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1893"><net_src comp="890" pin="2"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1898"><net_src comp="896" pin="4"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1903"><net_src comp="906" pin="4"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1908"><net_src comp="916" pin="3"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1913"><net_src comp="933" pin="2"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1918"><net_src comp="939" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1923"><net_src comp="942" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1928"><net_src comp="945" pin="2"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1930"><net_src comp="1925" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1934"><net_src comp="951" pin="4"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="1058" pin=2"/></net>

<net id="1936"><net_src comp="1931" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1937"><net_src comp="1931" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1941"><net_src comp="961" pin="1"/><net_sink comp="1938" pin=0"/></net>

<net id="1948"><net_src comp="970" pin="2"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1953"><net_src comp="984" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1955"><net_src comp="1950" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1956"><net_src comp="1950" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1957"><net_src comp="1950" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1958"><net_src comp="1950" pin="1"/><net_sink comp="1065" pin=2"/></net>

<net id="1962"><net_src comp="990" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1963"><net_src comp="1959" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1964"><net_src comp="1959" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1965"><net_src comp="1959" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1969"><net_src comp="244" pin="1"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1971"><net_src comp="1966" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1972"><net_src comp="1966" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1976"><net_src comp="248" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1982"><net_src comp="252" pin="1"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1984"><net_src comp="1979" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1988"><net_src comp="256" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="1989"><net_src comp="1985" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1990"><net_src comp="1985" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1994"><net_src comp="260" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1996"><net_src comp="1991" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="2000"><net_src comp="996" pin="3"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="2005"><net_src comp="1011" pin="3"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="1161" pin=4"/></net>

<net id="2010"><net_src comp="1072" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="2015"><net_src comp="1082" pin="2"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="2026"><net_src comp="264" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="2028"><net_src comp="2023" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="2029"><net_src comp="2023" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="2033"><net_src comp="268" pin="1"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="2035"><net_src comp="2030" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="2036"><net_src comp="2030" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="2040"><net_src comp="272" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="2042"><net_src comp="2037" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="2043"><net_src comp="2037" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="2047"><net_src comp="1217" pin="1"/><net_sink comp="2044" pin=0"/></net>

<net id="2048"><net_src comp="2044" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="2052"><net_src comp="1237" pin="1"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="2057"><net_src comp="1240" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="2062"><net_src comp="1243" pin="2"/><net_sink comp="2059" pin=0"/></net>

<net id="2066"><net_src comp="1249" pin="2"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="2071"><net_src comp="1271" pin="6"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="2073"><net_src comp="2068" pin="1"/><net_sink comp="1303" pin=2"/></net>

<net id="2074"><net_src comp="2068" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="2078"><net_src comp="1285" pin="3"/><net_sink comp="2075" pin=0"/></net>

<net id="2079"><net_src comp="2075" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="2080"><net_src comp="2075" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="2084"><net_src comp="1293" pin="2"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="2089"><net_src comp="1299" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="2094"><net_src comp="1322" pin="3"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="2102"><net_src comp="1348" pin="2"/><net_sink comp="2099" pin=0"/></net>

<net id="2103"><net_src comp="2099" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="2107"><net_src comp="1475" pin="3"/><net_sink comp="2104" pin=0"/></net>

<net id="2108"><net_src comp="2104" pin="1"/><net_sink comp="1586" pin=1"/></net>

<net id="2112"><net_src comp="1488" pin="2"/><net_sink comp="2109" pin=0"/></net>

<net id="2113"><net_src comp="2109" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="2114"><net_src comp="2109" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="2118"><net_src comp="1494" pin="2"/><net_sink comp="2115" pin=0"/></net>

<net id="2119"><net_src comp="2115" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="2120"><net_src comp="2115" pin="1"/><net_sink comp="1579" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ref_4oPi_table_256_V | {}
	Port: fourth_order_double_sin_cos_K0_V | {}
	Port: fourth_order_double_sin_cos_K1_V | {}
	Port: fourth_order_double_sin_cos_K2_V | {}
	Port: fourth_order_double_sin_cos_K3_V | {}
	Port: fourth_order_double_sin_cos_K4_V | {}
 - Input state : 
	Port: sin_or_cos<double> : t_in | {1 }
	Port: sin_or_cos<double> : ref_4oPi_table_256_V | {1 2 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K0_V | {20 21 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K1_V | {15 16 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K2_V | {15 16 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K3_V | {20 21 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K4_V | {20 21 }
  - Chain level:
	State 1
		p_Result_17 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_18 : 1
		add_ln214 : 2
		addr : 3
		tmp : 4
		zext_ln668 : 5
		ref_4oPi_table_256_V_addr : 6
		table_256_V : 7
		trunc_ln628 : 4
		store_ln430 : 1
	State 2
	State 3
		r_V_18 : 1
		Med_V : 2
	State 4
		zext_ln1494 : 1
		ret_V_5 : 2
	State 5
	State 6
	State 7
	State 8
		Mx_bits_V : 1
		k_V : 1
	State 9
		tmp_1 : 1
		p_Result_20 : 2
		p_Result_2 : 3
		p_Result_21 : 4
		sext_ln1204 : 5
		tmp_s : 6
		Mx_zeros : 7
	State 10
		select_ln482 : 1
		r : 1
		Mx_V : 2
		Ex_V_3 : 2
		isNeg : 3
	State 11
		sub_ln1512 : 1
		ush : 2
		sext_ln1488 : 3
		zext_ln1488 : 4
		r_V : 5
		r_V_2 : 5
		r_V_19 : 6
		tmp_2 : 7
		B_V : 7
		B_trunc : 7
	State 12
		r_V_4 : 1
	State 13
	State 14
	State 15
		sin_basis : 1
		p_Result_22 : 1
		zext_ln541 : 2
		fourth_order_double_sin_cos_K1_V_addr : 3
		fourth_order_double_sin_cos_K1_V_load : 4
		fourth_order_double_sin_cos_K2_V_addr : 3
		fourth_order_double_sin_cos_K2_V_load : 4
	State 16
		B_squared_V : 1
	State 17
		r_V_5 : 1
		r_V_7 : 1
		r_V_9 : 1
		r_V_10 : 1
	State 18
	State 19
	State 20
		fourth_order_double_sin_cos_K0_V_load : 1
		fourth_order_double_sin_cos_K3_V_load : 1
		fourth_order_double_sin_cos_K4_V_load : 1
	State 21
		rhs_1 : 1
		rhs_2 : 1
		trunc_ln1 : 1
		trunc_ln1270_1 : 1
	State 22
		r_V_11 : 1
		r_V_12 : 1
		sext_ln813 : 1
		ret_V_6 : 2
		ret_V_7 : 3
	State 23
		rhs_4 : 1
		trunc_ln2 : 1
	State 24
		ret_V_8 : 1
		ret_V : 2
	State 25
		r_V_14 : 1
	State 26
	State 27
	State 28
	State 29
		result_V : 1
	State 30
		icmp_ln430 : 1
		i_5 : 1
		br_ln430 : 2
		shl_ln : 1
		sub_ln433 : 2
		sub_ln594 : 2
		p_Result_24 : 1
		store_ln443 : 1
	State 31
		select_ln594 : 1
		select_ln594_1 : 1
		select_ln594_2 : 1
		sub_ln594_4 : 2
		zext_ln594 : 2
		lshr_ln594 : 3
	State 32
		lshr_ln594_1 : 1
		p_Result_23 : 2
		trunc_ln368 : 2
		out_bits_V_0 : 3
		store_ln804 : 4
		store_ln804 : 4
		store_ln804 : 4
	State 33
		icmp_ln443 : 1
		add_ln443 : 1
		br_ln443 : 2
		trunc_ln553 : 1
		p_Val2_10 : 2
		p_Result_25 : 3
		c_0 : 4
		switch_ln444 : 2
		store_ln444 : 5
		store_ln444 : 5
		store_ln444 : 5
		store_ln444 : 5
		store_ln443 : 2
		store_ln450 : 1
		store_ln450 : 1
		store_ln450 : 1
	State 34
		icmp_ln450 : 1
		add_ln450 : 1
		br_ln450 : 2
		trunc_ln451 : 1
		sh_assign_2 : 2
		isNeg_1 : 3
		sub_ln1512_1 : 3
	State 35
		zext_ln1488_1 : 1
		r_V_15 : 2
		r_V_16 : 2
		r_V_20 : 3
		br_ln453 : 1
		store_ln450 : 1
		store_ln450 : 4
		tmp_8 : 1
		tmp_9 : 1
		results_sign_V : 2
		and_ln300 : 1
		xor_ln311 : 1
		results_sign_V_1 : 3
		results_sign_V_2 : 3
		and_ln300_1 : 1
		xor_ln300 : 1
		or_ln300 : 1
	State 36
		sext_ln461 : 1
		newexp : 2
		tmp_10 : 3
		or_ln462 : 4
		phitmp8 : 1
		empty_67 : 3
		select_ln300_1 : 4
		results_exp_V : 5
		select_ln300_3 : 4
		results_sig_V : 5
		p_Result_27 : 6
		bitcast_ln526 : 7
		ret_ln316 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_481        |    18   |   441   |   256   |
|          |        grp_fu_709        |    4    |   334   |    84   |
|          |        grp_fu_768        |    4    |   334   |    84   |
|          |        grp_fu_773        |    4    |   334   |    84   |
|    mul   |        grp_fu_785        |    5    |   345   |   218   |
|          |        grp_fu_797        |    4    |   334   |    84   |
|          |        grp_fu_856        |    4    |   205   |    88   |
|          |        grp_fu_868        |    2    |   187   |    69   |
|          |        grp_fu_945        |    9    |   441   |   256   |
|----------|--------------------------|---------|---------|---------|
|          |       r_V_18_fu_455      |    0    |    0    |   950   |
|    shl   |         r_fu_612         |    0    |    0    |   409   |
|          |       r_V_2_fu_670       |    0    |    0    |   179   |
|          |      r_V_16_fu_1317      |    0    |    0    |   179   |
|----------|--------------------------|---------|---------|---------|
|          |        addr_fu_420       |    0    |    0    |    11   |
|          |       k_V_1_fu_513       |    0    |    0    |    3    |
|          |    Mx_bits_V_3_fu_535    |    0    |    0    |   124   |
|          |    select_ln482_fu_599   |    0    |    0    |    11   |
|          |        ush_fu_650        |    0    |    0    |    12   |
|          |       r_V_19_fu_675      |    0    |    0    |    63   |
|          |       Mx_V_2_fu_916      |    0    |    0    |    63   |
|          |       Ex_V_4_fu_996      |    0    |    0    |    11   |
|          |   select_ln594_fu_1050   |    0    |    0    |    6    |
|          |  select_ln594_1_fu_1058  |    0    |    0    |    63   |
|  select  |  select_ln594_2_fu_1065  |    0    |    0    |    6    |
|          |       ush_1_fu_1303      |    0    |    0    |    32   |
|          |      r_V_20_fu_1322      |    0    |    0    |    63   |
|          |  results_sign_V_fu_1435  |    0    |    0    |    2    |
|          | results_sign_V_2_fu_1475 |    0    |    0    |    2    |
|          |  select_ln300_2_fu_1542  |    0    |    0    |    11   |
|          |  select_ln300_1_fu_1549  |    0    |    0    |    11   |
|          |   results_exp_V_fu_1557  |    0    |    0    |    11   |
|          |  select_ln300_5_fu_1564  |    0    |    0    |    52   |
|          |  select_ln300_3_fu_1571  |    0    |    0    |    52   |
|          |   results_sig_V_fu_1579  |    0    |    0    |    52   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_665        |    0    |    0    |   179   |
|   lshr   |    lshr_ln594_fu_1082    |    0    |    0    |   179   |
|          |   lshr_ln594_1_fu_1091   |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln214_fu_414     |    0    |    0    |    12   |
|          |        Ex_V_fu_594       |    0    |    0    |    12   |
|          |      ret_V_6_fu_881      |    0    |    0    |    63   |
|          |      ret_V_7_fu_890      |    0    |    0    |    64   |
|          |      ret_V_8_fu_925      |    0    |    0    |    64   |
|    add   |       ret_V_fu_933       |    0    |    0    |    64   |
|          |        i_5_fu_970        |    0    |    0    |    10   |
|          |     add_ln443_fu_1142    |    0    |    0    |    11   |
|          |     add_ln450_fu_1249    |    0    |    0    |    11   |
|          |      shift_3_fu_1299     |    0    |    0    |    39   |
|          |     add_ln461_fu_1500    |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_530    |    0    |    0    |   131   |
|          |       Ex_V_3_fu_627      |    0    |    0    |    12   |
|          |     sub_ln1512_fu_644    |    0    |    0    |    12   |
|          |     sub_ln433_fu_984     |    0    |    0    |    14   |
|          |     sub_ln594_fu_990     |    0    |    0    |    14   |
|    sub   |    sub_ln594_1_fu_1037   |    0    |    0    |    14   |
|          |    sub_ln594_2_fu_1041   |    0    |    0    |    14   |
|          |    sub_ln594_3_fu_1046   |    0    |    0    |    14   |
|          |    sub_ln594_4_fu_1072   |    0    |    0    |    14   |
|          |   sub_ln1512_1_fu_1293   |    0    |    0    |    39   |
|          |      newexp_fu_1509      |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     cos_basis_fu_715     |    0    |    0    |    42   |
|          |     p_Val2_10_fu_1161    |    0    |    0    |    20   |
|    mux   |    sh_assign_2_fu_1271   |    0    |    0    |    20   |
|          |       tmp_8_fu_1359      |    0    |    0    |    65   |
|          |       tmp_9_fu_1397      |    0    |    0    |    65   |
|----------|--------------------------|---------|---------|---------|
|   ashr   |      r_V_15_fu_1312      |    0    |    0    |   179   |
|----------|--------------------------|---------|---------|---------|
|          |     closepath_fu_404     |    0    |    0    |    11   |
|          |     icmp_ln430_fu_964    |    0    |    0    |    8    |
|          |    icmp_ln594_fu_1024    |    0    |    0    |    10   |
|          |    icmp_ln443_fu_1136    |    0    |    0    |    8    |
|   icmp   |    icmp_ln450_fu_1243    |    0    |    0    |    8    |
|          |    icmp_ln453_fu_1329    |    0    |    0    |    18   |
|          |    icmp_ln1653_fu_1348   |    0    |    0    |    28   |
|          |    icmp_ln1019_fu_1442   |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_1447  |    0    |    0    |    24   |
|          |   icmp_ln1019_2_fu_1458  |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_524    |    0    |    0    |    2    |
|          |    p_Result_23_fu_1097   |    0    |    0    |    63   |
|    and   |     and_ln300_fu_1452    |    0    |    0    |    2    |
|          | results_sign_V_1_fu_1469 |    0    |    0    |    2    |
|          |    and_ln300_1_fu_1482   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln1027_fu_519    |    0    |    0    |    2    |
|    xor   |     sin_basis_fu_736     |    0    |    0    |    2    |
|          |     xor_ln311_fu_1463    |    0    |    0    |    2    |
|          |     xor_ln300_fu_1488    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    or    |     or_ln300_fu_1494     |    0    |    0    |    2    |
|          |     or_ln462_fu_1523     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   t_in_read_read_fu_276  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_17_fu_382    |    0    |    0    |    0    |
|          |       tmp_3_fu_506       |    0    |    0    |    0    |
| bitselect|       isNeg_fu_633       |    0    |    0    |    0    |
|          |      isNeg_1_fu_1285     |    0    |    0    |    0    |
|          |      tmp_10_fu_1515      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     din_exp_V_fu_390     |    0    |    0    |    0    |
|          |        tmp_fu_428        |    0    |    0    |    0    |
|          |       Med_V_fu_460       |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_486     |    0    |    0    |    0    |
|          |        k_V_fu_496        |    0    |    0    |    0    |
|          |       tmp_1_fu_542       |    0    |    0    |    0    |
|          |     p_Result_2_fu_560    |    0    |    0    |    0    |
|          |        Mx_V_fu_617       |    0    |    0    |    0    |
|          |       tmp_2_fu_682       |    0    |    0    |    0    |
|          |      B_trunc_fu_696      |    0    |    0    |    0    |
|partselect|    B_squared_V_fu_755    |    0    |    0    |    0    |
|          |       rhs_1_fu_803       |    0    |    0    |    0    |
|          |       rhs_2_fu_813       |    0    |    0    |    0    |
|          |     trunc_ln1_fu_823     |    0    |    0    |    0    |
|          |   trunc_ln1270_1_fu_833  |    0    |    0    |    0    |
|          |       rhs_4_fu_896       |    0    |    0    |    0    |
|          |     trunc_ln2_fu_906     |    0    |    0    |    0    |
|          |      result_V_fu_951     |    0    |    0    |    0    |
|          |       tmp_5_fu_1002      |    0    |    0    |    0    |
|          |       tmp_6_fu_1028      |    0    |    0    |    0    |
|          |    p_Result_25_fu_1174   |    0    |    0    |    0    |
|          |      phitmp8_fu_1528     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     din_sig_V_fu_400     |    0    |    0    |    0    |
|          |    p_Result_18_fu_410    |    0    |    0    |    0    |
|          |    trunc_ln628_fu_443    |    0    |    0    |    0    |
|          |      Mx_zeros_fu_590     |    0    |    0    |    0    |
|   trunc  |        B_V_fu_692        |    0    |    0    |    0    |
|          |    trunc_ln368_fu_1102   |    0    |    0    |    0    |
|          |    trunc_ln553_fu_1157   |    0    |    0    |    0    |
|          |    trunc_ln451_fu_1267   |    0    |    0    |    0    |
|          |     empty_67_fu_1538     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln668_fu_438    |    0    |    0    |    0    |
|          |     zext_ln930_fu_452    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_477    |    0    |    0    |    0    |
|          |     zext_ln841_fu_606    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_609    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_661    |    0    |    0    |    0    |
|          |    zext_ln1271_fu_706    |    0    |    0    |    0    |
|          |     zext_ln541_fu_749    |    0    |    0    |    0    |
|          |     zext_ln818_fu_765    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_779   |    0    |    0    |    0    |
|   zext   |   zext_ln1271_2_fu_791   |    0    |    0    |    0    |
|          |    zext_ln1270_fu_850    |    0    |    0    |    0    |
|          |    zext_ln1273_fu_853    |    0    |    0    |    0    |
|          |   zext_ln1270_1_fu_862   |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_865   |    0    |    0    |    0    |
|          |    zext_ln1347_fu_922    |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_930   |    0    |    0    |    0    |
|          |   zext_ln1270_2_fu_939   |    0    |    0    |    0    |
|          |    zext_ln594_fu_1078    |    0    |    0    |    0    |
|          |   zext_ln594_1_fu_1088   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_1308  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_19_fu_470    |    0    |    0    |    0    |
|          |    p_Result_20_fu_552    |    0    |    0    |    0    |
|          |    p_Result_21_fu_570    |    0    |    0    |    0    |
|          |    p_Result_22_fu_742    |    0    |    0    |    0    |
|bitconcatenate|        t1_V_fu_843       |    0    |    0    |    0    |
|          |       shl_ln_fu_976      |    0    |    0    |    0    |
|          |    p_Result_24_fu_1011   |    0    |    0    |    0    |
|          |   out_bits_V_0_fu_1106   |    0    |    0    |    0    |
|          |    p_Result_26_fu_1353   |    0    |    0    |    0    |
|          |    p_Result_27_fu_1586   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1204_fu_578    |    0    |    0    |    0    |
|          |    sext_ln1535_fu_641    |    0    |    0    |    0    |
|          |    sext_ln1488_fu_657    |    0    |    0    |    0    |
|          |    sext_ln1273_fu_782    |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_794   |    0    |    0    |    0    |
|   sext   |     sext_ln813_fu_874    |    0    |    0    |    0    |
|          |    sext_ln813_1_fu_878   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_887    |    0    |    0    |    0    |
|          |   sext_ln1273_2_fu_942   |    0    |    0    |    0    |
|          |    sext_ln186_fu_1217    |    0    |    0    |    0    |
|          |    sext_ln461_fu_1505    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   cttz   |       tmp_s_fu_582       |    0    |    0    |    0    |
|          |        c_0_fu_1184       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    54   |   2955  |   5262  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|                 B_V_reg_1736                 |   56   |
|             B_squared_V_reg_1777             |   49   |
|               B_trunc_reg_1741               |   49   |
|                Ex_V_3_reg_1719               |   11   |
|                Ex_V_4_reg_1997               |   11   |
|                Med_V_reg_1669                |   170  |
|                Mx_V_2_reg_1905               |   63   |
|                 Mx_V_reg_1712                |   63   |
|             Mx_bits_V_3_reg_1701             |   124  |
|              Mx_bits_V_reg_1684              |   124  |
|               Mx_zeros_reg_1706              |    7   |
|            add_i285_lcssa_reg_360            |   32   |
|              add_ln450_reg_2063              |    3   |
|                c_3_1_reg_1979                |   32   |
|                c_3_2_reg_1985                |   32   |
|                c_3_3_reg_1991                |   32   |
|                 c_3_reg_1973                 |   32   |
|              closepath_reg_1642              |    1   |
|              cos_basis_reg_1753              |    1   |
|              din_exp_V_reg_1630              |   11   |
|              din_sig_V_reg_1637              |   52   |
|fourth_order_double_sin_cos_K0_V_addr_reg_1820|    8   |
|fourth_order_double_sin_cos_K0_V_load_reg_1835|   59   |
|fourth_order_double_sin_cos_K1_V_addr_reg_1767|    8   |
|fourth_order_double_sin_cos_K1_V_load_reg_1783|   52   |
|fourth_order_double_sin_cos_K2_V_addr_reg_1772|    8   |
|fourth_order_double_sin_cos_K2_V_load_reg_1788|   44   |
|fourth_order_double_sin_cos_K3_V_addr_reg_1825|    8   |
|fourth_order_double_sin_cos_K3_V_load_reg_1855|   33   |
|fourth_order_double_sin_cos_K4_V_addr_reg_1830|    8   |
|fourth_order_double_sin_cos_K4_V_load_reg_1865|   25   |
|                 i_1_reg_1966                 |    3   |
|                 i_2_reg_1938                 |    2   |
|                 i_3_reg_2023                 |    3   |
|                 i_5_reg_1945                 |    2   |
|                  i_reg_1599                  |    2   |
|             icmp_ln1653_reg_2099             |    1   |
|              icmp_ln450_reg_2059             |    1   |
|             in_shift_V_2_reg_2049            |   63   |
|              in_shift_V_reg_2030             |   63   |
|               isNeg_1_reg_2075               |    1   |
|                isNeg_reg_1725                |    1   |
|                k_V_1_reg_1695                |    3   |
|                 k_V_reg_1690                 |    3   |
|              lshr_ln594_reg_2012             |   63   |
|               or_ln300_reg_2115              |    1   |
|            out_bits_V_2_1_reg_1612           |   32   |
|            out_bits_V_2_2_reg_1618           |   32   |
|             out_bits_V_2_reg_1606            |   32   |
|             p_Result_17_reg_1624             |    1   |
|             p_Result_18_reg_1649             |   52   |
|             p_Result_24_reg_2002             |   32   |
|           p_Result_30_in_in_reg_369          |   63   |
|                r_V_14_reg_1925               |   126  |
|                r_V_20_reg_2091               |   63   |
|      ref_4oPi_table_256_V_addr_reg_1654      |    4   |
|               result_V_reg_1931              |   63   |
|           results_sign_V_2_reg_2104          |    1   |
|               ret_V_5_reg_1679               |   170  |
|               ret_V_7_reg_1890               |   64   |
|                ret_V_reg_1910                |   64   |
|                rhs_1_reg_1840                |   56   |
|                rhs_2_reg_1845                |   48   |
|                rhs_4_reg_1895                |   29   |
|            sext_ln1273_1_reg_1815            |   93   |
|            sext_ln1273_2_reg_1920            |   126  |
|             sext_ln1273_reg_1805             |   108  |
|              sext_ln186_reg_2044             |   12   |
|             sh_assign_2_reg_2068             |   32   |
|               shift_2_reg_2054               |   32   |
|               shift_3_reg_2086               |   32   |
|                shift_reg_2037                |   32   |
|             sub_ln1512_1_reg_2081            |   32   |
|              sub_ln433_reg_1950              |    6   |
|             sub_ln594_4_reg_2007             |    6   |
|              sub_ln594_reg_1959              |    6   |
|             table_256_V_reg_1664             |   256  |
|                tmp_2_reg_1731                |    7   |
|            trunc_ln1270_1_reg_1860           |   35   |
|              trunc_ln1_reg_1850              |   42   |
|              trunc_ln2_reg_1900              |   37   |
|             trunc_ln628_reg_1659             |    7   |
|              xor_ln300_reg_2109              |    1   |
|            zext_ln1270_1_reg_1880            |   60   |
|            zext_ln1270_2_reg_1915            |   126  |
|             zext_ln1270_reg_1870             |   75   |
|            zext_ln1271_1_reg_1800            |   108  |
|            zext_ln1271_2_reg_1810            |   93   |
|             zext_ln1271_reg_1746             |   98   |
|            zext_ln1273_1_reg_1885            |   60   |
|             zext_ln1273_reg_1875             |   75   |
|             zext_ln1494_reg_1674             |   170  |
|              zext_ln541_reg_1760             |   64   |
|              zext_ln818_reg_1793             |   98   |
+----------------------------------------------+--------+
|                     Total                    |  4281  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_289 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_315 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_341 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_354 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_481    |  p1  |   2  |  53  |   106  ||    9    |
|     grp_fu_709    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_709    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_768    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_773    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_773    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_785    |  p0  |   2  |  56  |   112  ||    9    |
|     grp_fu_785    |  p1  |   2  |  52  |   104  ||    9    |
|     grp_fu_797    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_797    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_856    |  p0  |   2  |  42  |   84   ||    9    |
|     grp_fu_856    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_868    |  p0  |   2  |  35  |   70   ||    9    |
|     grp_fu_868    |  p1  |   2  |  25  |   50   ||    9    |
|     grp_fu_945    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_945    |  p1  |   2  |  63  |   126  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1610  ||  34.936 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   54   |    -   |  2955  |  5262  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   198  |
|  Register |    -   |    -   |  4281  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |   34   |  7236  |  5460  |
+-----------+--------+--------+--------+--------+
