{"vcs1":{"timestamp_begin":1741087784.499524733, "rt":3.80, "ut":3.57, "st":0.19}}
{"vcselab":{"timestamp_begin":1741087788.382153748, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741087788.631982529, "rt":0.30, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741087784.188145689}
{"VCS_COMP_START_TIME": 1741087784.188145689}
{"VCS_COMP_END_TIME": 1741087789.003902039}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 353368}}
{"vcselab": {"peak_mem": 158216}}
