{
  "design": {
    "design_info": {
      "boundary_crc": "0x6D1D5E7C6D1D5E7C",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../test_qbl.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "SCROD_qbl": "",
      "DC_qbl": "",
      "sim_clk_gen_0": "",
      "clk_wiz_0": "",
      "sim_rst_gen_0": ""
    },
    "ports": {
      "SCROD_DataOut": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SCROD_Din_Valid": {
        "direction": "I"
      },
      "SCROD_dataout_valid": {
        "direction": "O"
      },
      "DC_Din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SCROD_Din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DC_Din_Valid": {
        "direction": "I"
      },
      "DC_Data_out": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DC_DataOut_valid": {
        "direction": "O"
      }
    },
    "components": {
      "SCROD_qbl": {
        "vlnv": "IDLAB:HMB:bytelink:1.0",
        "xci_name": "design_1_bytelink_0_0",
        "xci_path": "ip/design_1_bytelink_0_0/design_1_bytelink_0_0.xci",
        "inst_hier_path": "SCROD_qbl"
      },
      "DC_qbl": {
        "vlnv": "IDLAB:HMB:bytelink:1.0",
        "xci_name": "design_1_bytelink_1_0",
        "xci_path": "ip/design_1_bytelink_1_0/design_1_bytelink_1_0.xci",
        "inst_hier_path": "DC_qbl"
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_1_sim_clk_gen_0_0",
        "xci_path": "ip/design_1_sim_clk_gen_0_0/design_1_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0",
        "parameters": {
          "FREQ_HZ": {
            "value": "25000000"
          },
          "RESET_POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_1",
        "xci_path": "ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "356.129"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT2_JITTER": {
            "value": "220.126"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "237.727"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "sstClk"
          },
          "CLK_OUT2_PORT": {
            "value": "sstx5Clk"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "40.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "sim_rst_gen_0": {
        "vlnv": "xilinx.com:ip:sim_rst_gen:1.0",
        "xci_name": "design_1_sim_rst_gen_0_0",
        "xci_path": "ip/design_1_sim_rst_gen_0_0/design_1_sim_rst_gen_0_0.xci",
        "inst_hier_path": "sim_rst_gen_0",
        "parameters": {
          "PULSE_PERIOD": {
            "value": "8"
          },
          "RST_PERIOD": {
            "value": "8"
          },
          "RST_POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "nets": {
      "SCROD_qbl_dataOut": {
        "ports": [
          "SCROD_qbl/dataOut",
          "DC_qbl/dataIn"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_sstClk": {
        "ports": [
          "clk_wiz_0/sstClk",
          "SCROD_qbl/sstClk",
          "DC_qbl/sstClk"
        ]
      },
      "clk_wiz_0_sstx5Clk": {
        "ports": [
          "clk_wiz_0/sstx5Clk",
          "SCROD_qbl/sstX5Clk",
          "DC_qbl/sstX5Clk"
        ]
      },
      "sim_rst_gen_0_rst": {
        "ports": [
          "sim_rst_gen_0/rst",
          "SCROD_qbl/ssX5rst",
          "DC_qbl/ssX5rst"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "SCROD_qbl/sstRst",
          "clk_wiz_0/reset",
          "DC_qbl/sstRst"
        ]
      },
      "DC_qbl_dataOut": {
        "ports": [
          "DC_qbl/dataOut",
          "SCROD_qbl/dataIn"
        ]
      },
      "SCROD_Din_Valid_1": {
        "ports": [
          "SCROD_Din_Valid",
          "SCROD_qbl/txData8bValid"
        ]
      },
      "DC_qbl_rxData8b": {
        "ports": [
          "DC_qbl/rxData8b",
          "SCROD_DataOut"
        ]
      },
      "DC_qbl_rxData8bValid": {
        "ports": [
          "DC_qbl/rxData8bValid",
          "SCROD_dataout_valid"
        ]
      },
      "SCROD_Din_1": {
        "ports": [
          "SCROD_Din",
          "SCROD_qbl/txData8b"
        ]
      },
      "DC_Din_1": {
        "ports": [
          "DC_Din",
          "DC_qbl/txData8b"
        ]
      },
      "DC_Din_Valid_1": {
        "ports": [
          "DC_Din_Valid",
          "DC_qbl/txData8bValid"
        ]
      },
      "SCROD_qbl_rxData8b": {
        "ports": [
          "SCROD_qbl/rxData8b",
          "DC_Data_out"
        ]
      },
      "SCROD_qbl_rxData8bValid": {
        "ports": [
          "SCROD_qbl/rxData8bValid",
          "DC_DataOut_valid"
        ]
      }
    }
  }
}