// Seed: 4125619172
module module_0 (
    input tri0 id_0
);
  logic id_2;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd99,
    parameter id_5 = 32'd97
) (
    output uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output uwire id_3,
    input supply0 _id_4,
    input tri0 _id_5[id_5 : id_4  ==  1 'b0]
);
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd44
) (
    id_1,
    id_2[-1'b0 : id_3],
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  output logic [7:0] id_2;
  output wire id_1;
endmodule
module module_3 #(
    parameter id_1 = 32'd33,
    parameter id_2 = 32'd42
) (
    _id_1,
    _id_2,
    id_3#(
        .id_4(1),
        .id_5(-1),
        .id_6((-1))
    ),
    id_7,
    id_8[-1-id_2 : (id_1)],
    id_9,
    id_10,
    id_11
);
  output logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire _id_1;
  logic id_12;
  assign id_2 = id_10;
  wire id_13;
  wire id_14;
  ;
  module_2 modCall_1 (
      id_13,
      id_8,
      id_2,
      id_5,
      id_13,
      id_14,
      id_9,
      id_14,
      id_12,
      id_9
  );
  assign modCall_1.id_3 = 0;
  tri id_15 = -1, id_16;
endmodule
