/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [15:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_1z[16] ? celloutsig_0_0z[1] : celloutsig_0_0z[8]);
  assign celloutsig_0_8z = !(celloutsig_0_0z[2] ? celloutsig_0_5z[4] : celloutsig_0_0z[12]);
  assign celloutsig_1_5z = !(celloutsig_1_4z[7] ? celloutsig_1_0z[2] : celloutsig_1_4z[1]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[14] | in_data[50]) & celloutsig_0_1z[6]);
  assign celloutsig_1_19z = ~((celloutsig_1_6z[0] | celloutsig_1_6z[2]) & celloutsig_1_3z[9]);
  assign celloutsig_0_7z = celloutsig_0_5z[2] | celloutsig_0_1z[4];
  assign celloutsig_1_14z = ~(in_data[102] ^ celloutsig_1_13z[9]);
  assign celloutsig_1_6z = { celloutsig_1_0z[4:2], celloutsig_1_2z } + { celloutsig_1_4z[6:5], celloutsig_1_2z, celloutsig_1_5z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_1z[2:0], celloutsig_0_2z };
  assign celloutsig_1_16z = celloutsig_1_4z[4:0] || { celloutsig_1_4z[4:1], celloutsig_1_5z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z } < { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[66:51] * in_data[78:63];
  assign celloutsig_1_0z = in_data[100:96] * in_data[162:158];
  assign celloutsig_1_2z = in_data[108:106] * in_data[186:184];
  assign celloutsig_1_3z = { in_data[113:102], celloutsig_1_2z, celloutsig_1_1z } * { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_3z[8:3], celloutsig_1_4z } * { celloutsig_1_4z[4], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_3z[7:5] !== { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_1_4z = in_data[188:181] >> celloutsig_1_3z[8:1];
  assign celloutsig_0_5z = { in_data[11:9], celloutsig_0_2z, celloutsig_0_3z } >>> { _00_, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[65], celloutsig_0_0z } >>> { in_data[53], celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
