<root><simulation><result_generated_time />2023-05-24 01:16:52<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 4), ('OX', 7), ('OY', 7)], [('C', 2), ('C', 9), ('K', 10)], []]<I />[[('C', 4)], [('OX', 7), ('OY', 7), ('C', 2), ('C', 9), ('K', 10)], []]<O />[[('C', 4)], [('OX', 7), ('OY', 7), ('C', 2), ('C', 9), ('K', 10)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [16.0, 1.0, 10.0, 1.0], 'O': [8.0, 4, 18, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 737280, 737280], 'I': [32, 225792, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<actual_mem_utilization_individual />{'W': [0.06, 0.09, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.12, 0.0], 'I': [0.06, 0.12, 0.0], 'O': [0.02, 0.12, 0.0]}<effective_mem_size_bit />{'W': [32, 368640, 737280], 'I': [8, 225792, 225792], 'O': [8, 6272, 62720], 'O_partial': [8, 6272, 0], 'O_final': [0, 0, 62720]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4515840, 92160], [92160, 92160], [92160, 0]]<I />[[282240, 282240], [282240, 28224], [28224, 0]]<O />[[(556640, 564480), (141120, 133280)], [(133280, 141120), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(556640, 564480), (141120, 133280)], [(133280, 141120), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[564480, 11520], [5760, 5760], [360, 0]]<I />[[35280, 35280], [17640, 1764], [110, 0]]<O />[[(69580, 70560), (17640, 16660)], [(8330, 8820), (490, 0)], [(0, 31), (0, 0)]]<O_partial />[([69580, 70560], [17640, 16660]), ([8330, 8820], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [490, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />0</mac_count></basic_info><energy><total_energy />9873800.7<mem_energy_breakdown><W />[193.9, 285.4, 479.5]<I />[24.7, 505.3, 146.8]<O />[61.1, 437.0, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />0.0<total />9871626.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8242<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8242<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />42806<latency_cycle_without_data_loading />35280<ideal_computing_cycle />35280<data_loading><load_cycle_total />7526<load_cycle_individual />{'W': [32, 5760, 0], 'I': [2, 1764, 0]}<load_cycle_combined />{'W': 5760, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-35279], [-35084, -29356], [-35280, -35280]], 'I': [[-35279], [-35276, -17638], [-35280, -35280]], 'O': [[-35280], [-35280, -26460], [-34790, -35249]]}<mem_stall_cycle_shared />{'W': [[-35279], [-35084, 0], [0, 0]], 'I': [[-35279], [-35276, 0], [0, 0]], 'O': [[-35280], [-35280, -26460], [-34790, -35249]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 737280, 737280], 'I': [32, 225792, 225792], 'O': [8, 62720, 62720], 'O_partial': [8, 62720, 0], 'O_final': [0, 0, 62720]}<data_size_each_level_total />{'W': [4096, 737280, 737280], 'I': [256, 225792, 225792], 'O': [128, 62720, 62720]}<loop_cycles_each_level />{'W': [196, 35280, 35280], 'I': [4, 35280, 35280], 'O': [4, 35280, 35280]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 10, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [64.0, 6.4], [6.4, 6.4]], 'O': [[8.0, 2.0], [32.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 20.9], [20.9, 20.9]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 6.4]], 'O': [[8.0, 8.0], [128.0, 1.8], [1.8, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [20.9, 20.9], [20.9, 0]], 'I': [[8.0, 8.0], [64.0, 6.4], [6.4, 0]], 'O': [[8.0, 2.0], [32.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [118.7, 59.3], [27.3, 1.8]], 'I': [[8.0, 8.0], [118.7, 59.3], [27.3, 1.8]], 'O': [[8.0, 2.0], [118.7, 59.3], [27.3, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 35280], [196, 196, 180], [35280, 35280, 1]], 'I': [[1, 1, 35280], [4, 4, 8820], [35280, 35280, 1]], 'O': [[1, 1, 35280], [4, 4, 8820], [35280, 35280, 1]]}<trans_time_real />{'W': [[0, 1, 35280], [[0, 196, 180], [32, 196, 180]], [[5760, 35280, 1], [360, 35280, 1]]], 'I': [[0, 1, 35280], [[0, 4, 8820], [2, 4, 8820]], [[1764, 35280, 1], [110, 35280, 1]]], 'O': [[0, 1, 35280], [[0, 4, 8820], [1, 4, 8820]], [[490, 35280, 1], [31, 35280, 1]]]}<single_stall_cycle />{'W': [[-1], [-196, -164], [-29520, -34920]], 'I': [[-1], [-4, -2], [-33516, -35170]], 'O': [[-1], [-4, -3], [-34790, -35249]]}<single_stall_count />{'W': [35279, 179, 0], 'I': [35279, 8819, 0], 'O': [35280, 8820, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [490, 0]}, 1: {'W': [5728, 0], 'I': [17638, 0], 'O': [8820, 490]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-35280, -35280], [-34790, -35280]], 1: [[-3094, -35280], [-26460, -34790]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>