# Details

Date : 2020-10-02 22:53:59

Directory c:\Users\Thimble Liu\OneDrive\design\HomeBrewComputer

Total : 15 files,  559 codes, 145 comments, 85 blanks, all 789 lines

[summary](results.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [add_sub.v](/add_sub.v) | Verilog | 13 | 36 | 6 | 55 |
| [alu.v](/alu.v) | Verilog | 53 | 27 | 1 | 81 |
| [clo_clz.v](/clo_clz.v) | Verilog | 32 | 36 | 10 | 78 |
| [cpu.v](/cpu.v) | Verilog | 0 | 0 | 1 | 1 |
| [dffe32.v](/dffe32.v) | Verilog | 15 | 0 | 0 | 15 |
| [pipe_d_e_reg.v](/pipe_d_e_reg.v) | Verilog | 52 | 0 | 7 | 59 |
| [pipe_e_m_reg.v](/pipe_e_m_reg.v) | Verilog | 26 | 0 | 3 | 29 |
| [pipe_exe.v](/pipe_exe.v) | Verilog | 47 | 0 | 18 | 65 |
| [pipe_id.v](/pipe_id.v) | Verilog | 222 | 40 | 35 | 297 |
| [pipe_if.v](/pipe_if.v) | Verilog | 18 | 6 | 2 | 26 |
| [pipe_ir.v](/pipe_ir.v) | Verilog | 9 | 0 | 0 | 9 |
| [pipe_m_w_reg.v](/pipe_m_w_reg.v) | Verilog | 24 | 0 | 1 | 25 |
| [pipe_pc.v](/pipe_pc.v) | Verilog | 8 | 0 | 0 | 8 |
| [regfile.v](/regfile.v) | Verilog | 21 | 0 | 1 | 22 |
| [shifter.v](/shifter.v) | Verilog | 19 | 0 | 0 | 19 |

[summary](results.md)