
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.079959                       # Number of seconds simulated
sim_ticks                                 79959430500                       # Number of ticks simulated
final_tick                                79959430500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333363                       # Simulator instruction rate (inst/s)
host_op_rate                                   335868                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               86592180                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682856                       # Number of bytes of host memory used
host_seconds                                   923.40                       # Real time elapsed on the host
sim_insts                                   307828063                       # Number of instructions simulated
sim_ops                                     310141077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46080                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 987                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             576292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             213708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                790001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        576292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           576292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            576292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            213708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               790001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   79959406500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.902564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.596429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.728368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59     30.26%     30.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60     30.77%     61.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      9.74%     70.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      9.74%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.56%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.05%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.59%     88.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.05%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      9.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          195                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     19293500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                37818500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19527.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38277.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   80930573.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1128120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   569250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5469240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              9375360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               480960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        24723180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12166560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19166068920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            19227971910                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.471597                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          79937623500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       893500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  79851718250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     31683500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      17533500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     54221750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3317970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               324960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        14983020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6631200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      19176836040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            19208487105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.227913                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          79951283500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       666000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  79901181750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     17267250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5637250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     32858250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                82272734                       # Number of BP lookups
system.cpu.branchPred.condPredicted          73022063                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1782809                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             48676144                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                48069474                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.753661                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2416770                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          570256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             568956                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1300                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2124                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        159918862                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           52942695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      376516435                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    82272734                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           51055200                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     105130320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3568190                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  52175105                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                661004                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159857120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.372487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.756047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 75959099     47.52%     47.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6754347      4.23%     51.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13981662      8.75%     60.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6207472      3.88%     64.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 15873651      9.93%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 14284099      8.94%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9982006      6.24%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3406586      2.13%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 13408198      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159857120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.514465                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.354422                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 52346060                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              31340659                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  67896526                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6490167                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1783708                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             45526590                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   397                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              364088178                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1368                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1783708                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 55128752                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8955348                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7391                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  71231579                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              22750342                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              359057025                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                135918                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               16097736                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                8147306                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   2271                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           405044885                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             586739207                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        445456888                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             1819                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             357817197                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 47227688                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                187                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            129                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  35814035                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             63712202                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19016564                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2118818                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1186123                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  350174294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 326382759                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5554                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        40033317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     41209441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159857120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.041715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.771910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            42744560     26.74%     26.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22045402     13.79%     40.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            35308407     22.09%     62.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31518444     19.72%     82.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13821118      8.65%     90.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6862857      4.29%     95.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4140934      2.59%     97.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2602334      1.63%     99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              813064      0.51%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159857120                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  989699     78.37%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 252995     20.03%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17580      1.39%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2494      0.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                48      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             242680709     74.35%     74.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              9396290      2.88%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    33      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 14      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  116      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  205      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  192      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 139      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             58151956     17.82%     95.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16153041      4.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              326382759                       # Type of FU issued
system.cpu.iq.rate                           2.040927                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1262777                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003869                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          813888664                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         390207839                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    322030028                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads               2305                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes              1587                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses         1092                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              327644349                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                   1139                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1755350                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      8798905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        22818                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1717                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3742669                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       207613                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1783708                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4267952                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7608                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           351168438                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            713808                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              63712202                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             19016564                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                100                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7593                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1717                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1213271                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1045749                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2259020                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             324089743                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              57782165                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2293016                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        994043                       # number of nop insts executed
system.cpu.iew.exec_refs                     73812660                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 67510925                       # Number of branches executed
system.cpu.iew.exec_stores                   16030495                       # Number of stores executed
system.cpu.iew.exec_rate                     2.026589                       # Inst execution rate
system.cpu.iew.wb_sent                      323067124                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     322031120                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 197922015                       # num instructions producing a value
system.cpu.iew.wb_consumers                 355832346                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.013716                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.556223                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        40097180                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1782422                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    153806077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.022490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.214566                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51643450     33.58%     33.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     27177202     17.67%     51.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     23226536     15.10%     66.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     19488207     12.67%     79.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15317884      9.96%     88.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3784704      2.46%     91.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1981443      1.29%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2600559      1.69%     94.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8586092      5.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    153806077                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            308758244                       # Number of instructions committed
system.cpu.commit.committedOps              311071258                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       70187192                       # Number of memory references committed
system.cpu.commit.loads                      54913297                       # Number of loads committed
system.cpu.commit.membars                          53                       # Number of memory barriers committed
system.cpu.commit.branches                   64428521                       # Number of branches committed
system.cpu.commit.vec_insts                       995                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 270998716                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2088748                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           44      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        231487109     74.42%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         9396266      3.02%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               24      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            11      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             107      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             188      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             176      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            125      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        54913297     17.65%     95.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15273895      4.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         311071258                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8586092                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    496388267                       # The number of ROB reads
system.cpu.rob.rob_writes                   708460980                       # The number of ROB writes
system.cpu.timesIdled                             480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           61742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   307828063                       # Number of Instructions Simulated
system.cpu.committedOps                     310141077                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.519507                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.519507                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.924902                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.924902                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                403619287                       # number of integer regfile reads
system.cpu.int_regfile_writes               241111056                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     1430                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     808                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 129755667                       # number of cc regfile reads
system.cpu.cc_regfile_writes                130734330                       # number of cc regfile writes
system.cpu.misc_regfile_reads               229563793                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    227                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           214.971978                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            70509201                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          254545.851986                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            105000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   214.971978                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.209934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.209934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.261719                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         141020587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        141020587                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     55235787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        55235787                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15272959                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15272959                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           65                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            65                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      70508746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         70508746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     70508811                       # number of overall hits
system.cpu.dcache.overall_hits::total        70508811                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          901                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1226                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1226                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1228                       # number of overall misses
system.cpu.dcache.overall_misses::total          1228                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     25900500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25900500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     62005477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62005477                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       240000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       240000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     87905977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     87905977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     87905977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     87905977                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     55236112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     55236112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15273860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15273860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           67                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           67                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           64                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     70509972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     70509972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     70510039                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     70510039                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.029851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.029851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.046875                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.046875                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79693.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79693.846154                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68818.509434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68818.509434                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        80000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71701.449429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71701.449429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71584.671824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71584.671824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1964                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          648                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.555556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          762                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          950                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          950                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13443000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13443000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12640497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12640497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       188500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       188500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     26083497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     26083497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     26271997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     26271997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.029851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.029851                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.015625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 98124.087591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98124.087591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 90938.827338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90938.827338                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        94250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        94250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        77000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 94505.423913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94505.423913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 94503.586331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94503.586331                       # average overall mshr miss latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           374.941655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            52174864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               760                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68651.136842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   374.941655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.732308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.732308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         104350970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        104350970                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     52174104                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        52174104                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      52174104                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         52174104                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     52174104                       # number of overall hits
system.cpu.icache.overall_hits::total        52174104                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     81110999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81110999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     81110999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81110999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     81110999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81110999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     52175105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     52175105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     52175105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     52175105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     52175105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     52175105                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81029.969031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81029.969031                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81029.969031                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81029.969031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81029.969031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81029.969031                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          787                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.700000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          281                       # number of writebacks
system.cpu.icache.writebacks::total               281                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          238                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          238                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          238                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          238                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          238                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          238                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          763                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          763                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          763                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          763                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          763                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          763                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64042499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64042499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64042499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64042499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64042499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64042499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83935.123198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83935.123198                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83935.123198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83935.123198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83935.123198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83935.123198                       # average overall mshr miss latency
system.cpu.icache.replacements                    281                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   645.912870                       # Cycle average of tags in use
system.l2.tags.total_refs                        1317                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.337056                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        434.939984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        210.972886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.013273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019712                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.030060                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11577                       # Number of tag accesses
system.l2.tags.data_accesses                    11577                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                5                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          273                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              273                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     7                       # number of demand (read+write) hits
system.l2.demand_hits::total                       50                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   43                       # number of overall hits
system.l2.overall_hits::cpu.data                    7                       # number of overall hits
system.l2.overall_hits::total                      50                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 139                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              720                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             133                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 720                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 272                       # number of demand (read+write) misses
system.l2.demand_misses::total                    992                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                720                       # number of overall misses
system.l2.overall_misses::cpu.data                272                       # number of overall misses
system.l2.overall_misses::total                   992                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12427000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12427000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62499500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62499500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     13497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13497500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      25924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88424000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62499500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     25924500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88424000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          273                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          273                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               763                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               279                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1042                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              763                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              279                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1042                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.943644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.943644                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.950000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.943644                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.974910                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.952015                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.943644                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.974910                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.952015                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 89402.877698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89402.877698                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86804.861111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86804.861111                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101484.962406                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101484.962406                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86804.861111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 95310.661765                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89137.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86804.861111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 95310.661765                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89137.096774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            139                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          720                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          129                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              988                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11037000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11037000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     55319500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55319500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     11924500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11924500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55319500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     22961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78281000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55319500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     22961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78281000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.943644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.943644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.921429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921429                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.943644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.960573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.948177                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.943644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.960573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.948177                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79402.877698                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79402.877698                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76832.638889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76832.638889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92437.984496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92437.984496                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76832.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 85677.238806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79231.781377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76832.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 85677.238806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79231.781377                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                846                       # Transaction distribution
system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           849                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        63040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               988                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     988    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 988                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1209500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5203500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1332                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79959430500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          281                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           763                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  84672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1042                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019194                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1022     98.08%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     20      1.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1042                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             952000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1140000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            417496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
