/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_tuner_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:10p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:22:28 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_ds_tuner_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:10p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DS_TUNER_0_H__
#define BCHP_DS_TUNER_0_H__

/***************************************************************************
 *DS_TUNER_0 - Cable Tuner Registers 0
 ***************************************************************************/
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0          0x04c30000 /* Tuner Top Control Register */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL1          0x04c30004 /* Tuner Top Control Register */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS         0x04c30008 /* Tuner Top status Register */
#define BCHP_DS_TUNER_0_IRQSTS                   0x04c3000c /* Interrupt Status Register */
#define BCHP_DS_TUNER_0_IRQSET                   0x04c30010 /* Set Interrupt Status Register */
#define BCHP_DS_TUNER_0_IRQCLR                   0x04c30014 /* Clear Interrupt Status Register */
#define BCHP_DS_TUNER_0_IRQMSK                   0x04c30018 /* Interrupt Mask Register */
#define BCHP_DS_TUNER_0_IRQMSET                  0x04c3001c /* Set Interrupt Mask Register */
#define BCHP_DS_TUNER_0_IRQMCLR                  0x04c30020 /* Clear Interrupt Mask Register */
#define BCHP_DS_TUNER_0_TUNER0_R00               0x04c30024 /* Tuner0 read data Register */
#define BCHP_DS_TUNER_0_TUNER1_R00               0x04c30028 /* Tuner1 read data Register */
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0             0x04c30050 /* DS Top Control Register */
#define BCHP_DS_TUNER_0_DS_TOP_MUX_CNTL          0x04c30054 /* DS Top mux word register */

/***************************************************************************
 *TUNER_TOP_CNTL0 - Tuner Top Control Register
 ***************************************************************************/
/* DS_TUNER_0 :: TUNER_TOP_CNTL0 :: reserved_for_eco0 [31:17] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_reserved_for_eco0_MASK     0xfffe0000
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_reserved_for_eco0_SHIFT    17

/* DS_TUNER_0 :: TUNER_TOP_CNTL0 :: CLK_TP_SELECT [16:13] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_CLK_TP_SELECT_MASK         0x0001e000
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_CLK_TP_SELECT_SHIFT        13

/* DS_TUNER_0 :: TUNER_TOP_CNTL0 :: CORE0_TP_SELECT [12:09] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_CORE0_TP_SELECT_MASK       0x00001e00
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_CORE0_TP_SELECT_SHIFT      9

/* DS_TUNER_0 :: TUNER_TOP_CNTL0 :: reserved_for_eco1 [08:05] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_reserved_for_eco1_MASK     0x000001e0
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_reserved_for_eco1_SHIFT    5

/* DS_TUNER_0 :: TUNER_TOP_CNTL0 :: TOP_TP_SELECT [04:01] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_TOP_TP_SELECT_MASK         0x0000001e
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_TOP_TP_SELECT_SHIFT        1

/* DS_TUNER_0 :: TUNER_TOP_CNTL0 :: TPIN_EN [00:00] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_TPIN_EN_MASK               0x00000001
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL0_TPIN_EN_SHIFT              0

/***************************************************************************
 *TUNER_TOP_CNTL1 - Tuner Top Control Register
 ***************************************************************************/
/* DS_TUNER_0 :: TUNER_TOP_CNTL1 :: reserved_for_eco0 [31:02] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL1_reserved_for_eco0_MASK     0xfffffffc
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL1_reserved_for_eco0_SHIFT    2

/* DS_TUNER_0 :: TUNER_TOP_CNTL1 :: TUNER_TOP_CTRL_RESET [01:01] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL1_TUNER_TOP_CTRL_RESET_MASK  0x00000002
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL1_TUNER_TOP_CTRL_RESET_SHIFT 1

/* DS_TUNER_0 :: TUNER_TOP_CNTL1 :: TUNER_TOP_DATA_RESET [00:00] */
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL1_TUNER_TOP_DATA_RESET_MASK  0x00000001
#define BCHP_DS_TUNER_0_TUNER_TOP_CNTL1_TUNER_TOP_DATA_RESET_SHIFT 0

/***************************************************************************
 *TUNER_TOP_STATUS - Tuner Top status Register
 ***************************************************************************/
/* DS_TUNER_0 :: TUNER_TOP_STATUS :: LBIST_ENABLE_STATUS [31:31] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_LBIST_ENABLE_STATUS_MASK  0x80000000
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_LBIST_ENABLE_STATUS_SHIFT 31

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: CRC_SELECT_STATUS [30:28] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_CRC_SELECT_STATUS_MASK    0x70000000
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_CRC_SELECT_STATUS_SHIFT   28

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: reserved0 [27:07] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_reserved0_MASK            0x0fffff80
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_reserved0_SHIFT           7

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: T1_IMF_RES_COMP_STATUS [06:06] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T1_IMF_RES_COMP_STATUS_MASK 0x00000040
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T1_IMF_RES_COMP_STATUS_SHIFT 6

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: T1_MIXER_PLL_POPCAP_STATUS [05:05] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T1_MIXER_PLL_POPCAP_STATUS_MASK 0x00000020
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T1_MIXER_PLL_POPCAP_STATUS_SHIFT 5

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: T1_MIXER_PLL_LOCK_STATUS [04:04] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T1_MIXER_PLL_LOCK_STATUS_MASK 0x00000010
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T1_MIXER_PLL_LOCK_STATUS_SHIFT 4

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: T0_IMF_RES_COMP_STATUS [03:03] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T0_IMF_RES_COMP_STATUS_MASK 0x00000008
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T0_IMF_RES_COMP_STATUS_SHIFT 3

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: T0_MIXER_PLL_POPCAP_STATUS [02:02] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T0_MIXER_PLL_POPCAP_STATUS_MASK 0x00000004
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T0_MIXER_PLL_POPCAP_STATUS_SHIFT 2

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: T0_MIXER_PLL_LOCK_STATUS [01:01] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T0_MIXER_PLL_LOCK_STATUS_MASK 0x00000002
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_T0_MIXER_PLL_LOCK_STATUS_SHIFT 1

/* DS_TUNER_0 :: TUNER_TOP_STATUS :: REF_PLL_LOCK_STATUS [00:00] */
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_REF_PLL_LOCK_STATUS_MASK  0x00000001
#define BCHP_DS_TUNER_0_TUNER_TOP_STATUS_REF_PLL_LOCK_STATUS_SHIFT 0

/***************************************************************************
 *IRQSTS - Interrupt Status Register
 ***************************************************************************/
/* DS_TUNER_0 :: IRQSTS :: TUNER_QDSAFE_CLPDTR_I_IS [31:31] */
#define BCHP_DS_TUNER_0_IRQSTS_TUNER_QDSAFE_CLPDTR_I_IS_MASK       0x80000000
#define BCHP_DS_TUNER_0_IRQSTS_TUNER_QDSAFE_CLPDTR_I_IS_SHIFT      31

/* DS_TUNER_0 :: IRQSTS :: TUNER_QDSAFE_CLPDTR_Q_IS [30:30] */
#define BCHP_DS_TUNER_0_IRQSTS_TUNER_QDSAFE_CLPDTR_Q_IS_MASK       0x40000000
#define BCHP_DS_TUNER_0_IRQSTS_TUNER_QDSAFE_CLPDTR_Q_IS_SHIFT      30

/* DS_TUNER_0 :: IRQSTS :: TUNER_QDSAFE_FIFO_IS [29:29] */
#define BCHP_DS_TUNER_0_IRQSTS_TUNER_QDSAFE_FIFO_IS_MASK           0x20000000
#define BCHP_DS_TUNER_0_IRQSTS_TUNER_QDSAFE_FIFO_IS_SHIFT          29

/* DS_TUNER_0 :: IRQSTS :: CHNZ_AGF_IS [28:28] */
#define BCHP_DS_TUNER_0_IRQSTS_CHNZ_AGF_IS_MASK                    0x10000000
#define BCHP_DS_TUNER_0_IRQSTS_CHNZ_AGF_IS_SHIFT                   28

/* DS_TUNER_0 :: IRQSTS :: DS_IRQ1_IS [27:27] */
#define BCHP_DS_TUNER_0_IRQSTS_DS_IRQ1_IS_MASK                     0x08000000
#define BCHP_DS_TUNER_0_IRQSTS_DS_IRQ1_IS_SHIFT                    27

/* DS_TUNER_0 :: IRQSTS :: DS_IRQ2_IS [26:26] */
#define BCHP_DS_TUNER_0_IRQSTS_DS_IRQ2_IS_MASK                     0x04000000
#define BCHP_DS_TUNER_0_IRQSTS_DS_IRQ2_IS_SHIFT                    26

/* DS_TUNER_0 :: IRQSTS :: reserved0 [25:00] */
#define BCHP_DS_TUNER_0_IRQSTS_reserved0_MASK                      0x03ffffff
#define BCHP_DS_TUNER_0_IRQSTS_reserved0_SHIFT                     0

/***************************************************************************
 *IRQSET - Set Interrupt Status Register
 ***************************************************************************/
/* DS_TUNER_0 :: IRQSET :: TUNER_QDSAFE_CLPDTR_I_ISET [31:31] */
#define BCHP_DS_TUNER_0_IRQSET_TUNER_QDSAFE_CLPDTR_I_ISET_MASK     0x80000000
#define BCHP_DS_TUNER_0_IRQSET_TUNER_QDSAFE_CLPDTR_I_ISET_SHIFT    31

/* DS_TUNER_0 :: IRQSET :: TUNER_QDSAFE_CLPDTR_Q_ISET [30:30] */
#define BCHP_DS_TUNER_0_IRQSET_TUNER_QDSAFE_CLPDTR_Q_ISET_MASK     0x40000000
#define BCHP_DS_TUNER_0_IRQSET_TUNER_QDSAFE_CLPDTR_Q_ISET_SHIFT    30

/* DS_TUNER_0 :: IRQSET :: TUNER_QDSAFE_FIFO_ISET [29:29] */
#define BCHP_DS_TUNER_0_IRQSET_TUNER_QDSAFE_FIFO_ISET_MASK         0x20000000
#define BCHP_DS_TUNER_0_IRQSET_TUNER_QDSAFE_FIFO_ISET_SHIFT        29

/* DS_TUNER_0 :: IRQSET :: CHNZ_AGF_ISET [28:28] */
#define BCHP_DS_TUNER_0_IRQSET_CHNZ_AGF_ISET_MASK                  0x10000000
#define BCHP_DS_TUNER_0_IRQSET_CHNZ_AGF_ISET_SHIFT                 28

/* DS_TUNER_0 :: IRQSET :: DS_IRQ1_ISET [27:27] */
#define BCHP_DS_TUNER_0_IRQSET_DS_IRQ1_ISET_MASK                   0x08000000
#define BCHP_DS_TUNER_0_IRQSET_DS_IRQ1_ISET_SHIFT                  27

/* DS_TUNER_0 :: IRQSET :: DS_IRQ2_ISET [26:26] */
#define BCHP_DS_TUNER_0_IRQSET_DS_IRQ2_ISET_MASK                   0x04000000
#define BCHP_DS_TUNER_0_IRQSET_DS_IRQ2_ISET_SHIFT                  26

/* DS_TUNER_0 :: IRQSET :: reserved0 [25:00] */
#define BCHP_DS_TUNER_0_IRQSET_reserved0_MASK                      0x03ffffff
#define BCHP_DS_TUNER_0_IRQSET_reserved0_SHIFT                     0

/***************************************************************************
 *IRQCLR - Clear Interrupt Status Register
 ***************************************************************************/
/* DS_TUNER_0 :: IRQCLR :: TUNER_QDSAFE_CLPDTR_I_ICLR [31:31] */
#define BCHP_DS_TUNER_0_IRQCLR_TUNER_QDSAFE_CLPDTR_I_ICLR_MASK     0x80000000
#define BCHP_DS_TUNER_0_IRQCLR_TUNER_QDSAFE_CLPDTR_I_ICLR_SHIFT    31

/* DS_TUNER_0 :: IRQCLR :: TUNER_QDSAFE_CLPDTR_Q_ICLR [30:30] */
#define BCHP_DS_TUNER_0_IRQCLR_TUNER_QDSAFE_CLPDTR_Q_ICLR_MASK     0x40000000
#define BCHP_DS_TUNER_0_IRQCLR_TUNER_QDSAFE_CLPDTR_Q_ICLR_SHIFT    30

/* DS_TUNER_0 :: IRQCLR :: TUNER_QDSAFE_FIFO_ICLR [29:29] */
#define BCHP_DS_TUNER_0_IRQCLR_TUNER_QDSAFE_FIFO_ICLR_MASK         0x20000000
#define BCHP_DS_TUNER_0_IRQCLR_TUNER_QDSAFE_FIFO_ICLR_SHIFT        29

/* DS_TUNER_0 :: IRQCLR :: CHNZ_AGF_ICLR [28:28] */
#define BCHP_DS_TUNER_0_IRQCLR_CHNZ_AGF_ICLR_MASK                  0x10000000
#define BCHP_DS_TUNER_0_IRQCLR_CHNZ_AGF_ICLR_SHIFT                 28

/* DS_TUNER_0 :: IRQCLR :: DS_IRQ1_ICLR [27:27] */
#define BCHP_DS_TUNER_0_IRQCLR_DS_IRQ1_ICLR_MASK                   0x08000000
#define BCHP_DS_TUNER_0_IRQCLR_DS_IRQ1_ICLR_SHIFT                  27

/* DS_TUNER_0 :: IRQCLR :: DS_IRQ2_ICLR [26:26] */
#define BCHP_DS_TUNER_0_IRQCLR_DS_IRQ2_ICLR_MASK                   0x04000000
#define BCHP_DS_TUNER_0_IRQCLR_DS_IRQ2_ICLR_SHIFT                  26

/* DS_TUNER_0 :: IRQCLR :: reserved0 [25:00] */
#define BCHP_DS_TUNER_0_IRQCLR_reserved0_MASK                      0x03ffffff
#define BCHP_DS_TUNER_0_IRQCLR_reserved0_SHIFT                     0

/***************************************************************************
 *IRQMSK - Interrupt Mask Register
 ***************************************************************************/
/* DS_TUNER_0 :: IRQMSK :: TUNER_QDSAFE_CLPDTR_I_IMSK [31:31] */
#define BCHP_DS_TUNER_0_IRQMSK_TUNER_QDSAFE_CLPDTR_I_IMSK_MASK     0x80000000
#define BCHP_DS_TUNER_0_IRQMSK_TUNER_QDSAFE_CLPDTR_I_IMSK_SHIFT    31

/* DS_TUNER_0 :: IRQMSK :: TUNER_QDSAFE_CLPDTR_Q_IMSK [30:30] */
#define BCHP_DS_TUNER_0_IRQMSK_TUNER_QDSAFE_CLPDTR_Q_IMSK_MASK     0x40000000
#define BCHP_DS_TUNER_0_IRQMSK_TUNER_QDSAFE_CLPDTR_Q_IMSK_SHIFT    30

/* DS_TUNER_0 :: IRQMSK :: TUNER_QDSAFE_FIFO_IMSK [29:29] */
#define BCHP_DS_TUNER_0_IRQMSK_TUNER_QDSAFE_FIFO_IMSK_MASK         0x20000000
#define BCHP_DS_TUNER_0_IRQMSK_TUNER_QDSAFE_FIFO_IMSK_SHIFT        29

/* DS_TUNER_0 :: IRQMSK :: CHNZ_AGF_IMSK [28:28] */
#define BCHP_DS_TUNER_0_IRQMSK_CHNZ_AGF_IMSK_MASK                  0x10000000
#define BCHP_DS_TUNER_0_IRQMSK_CHNZ_AGF_IMSK_SHIFT                 28

/* DS_TUNER_0 :: IRQMSK :: DS_IRQ1_IMSK [27:27] */
#define BCHP_DS_TUNER_0_IRQMSK_DS_IRQ1_IMSK_MASK                   0x08000000
#define BCHP_DS_TUNER_0_IRQMSK_DS_IRQ1_IMSK_SHIFT                  27

/* DS_TUNER_0 :: IRQMSK :: DS_IRQ2_IMSK [26:26] */
#define BCHP_DS_TUNER_0_IRQMSK_DS_IRQ2_IMSK_MASK                   0x04000000
#define BCHP_DS_TUNER_0_IRQMSK_DS_IRQ2_IMSK_SHIFT                  26

/* DS_TUNER_0 :: IRQMSK :: reserved0 [25:00] */
#define BCHP_DS_TUNER_0_IRQMSK_reserved0_MASK                      0x03ffffff
#define BCHP_DS_TUNER_0_IRQMSK_reserved0_SHIFT                     0

/***************************************************************************
 *IRQMSET - Set Interrupt Mask Register
 ***************************************************************************/
/* DS_TUNER_0 :: IRQMSET :: TUNER_QDSAFE_CLPDTR_I_IMSET [31:31] */
#define BCHP_DS_TUNER_0_IRQMSET_TUNER_QDSAFE_CLPDTR_I_IMSET_MASK   0x80000000
#define BCHP_DS_TUNER_0_IRQMSET_TUNER_QDSAFE_CLPDTR_I_IMSET_SHIFT  31

/* DS_TUNER_0 :: IRQMSET :: TUNER_QDSAFE_CLPDTR_Q_IMSET [30:30] */
#define BCHP_DS_TUNER_0_IRQMSET_TUNER_QDSAFE_CLPDTR_Q_IMSET_MASK   0x40000000
#define BCHP_DS_TUNER_0_IRQMSET_TUNER_QDSAFE_CLPDTR_Q_IMSET_SHIFT  30

/* DS_TUNER_0 :: IRQMSET :: TUNER_QDSAFE_FIFO_IMSET [29:29] */
#define BCHP_DS_TUNER_0_IRQMSET_TUNER_QDSAFE_FIFO_IMSET_MASK       0x20000000
#define BCHP_DS_TUNER_0_IRQMSET_TUNER_QDSAFE_FIFO_IMSET_SHIFT      29

/* DS_TUNER_0 :: IRQMSET :: CHNZ_AGF_IMSET [28:28] */
#define BCHP_DS_TUNER_0_IRQMSET_CHNZ_AGF_IMSET_MASK                0x10000000
#define BCHP_DS_TUNER_0_IRQMSET_CHNZ_AGF_IMSET_SHIFT               28

/* DS_TUNER_0 :: IRQMSET :: DS_IRQ1_IMSET [27:27] */
#define BCHP_DS_TUNER_0_IRQMSET_DS_IRQ1_IMSET_MASK                 0x08000000
#define BCHP_DS_TUNER_0_IRQMSET_DS_IRQ1_IMSET_SHIFT                27

/* DS_TUNER_0 :: IRQMSET :: DS_IRQ2_IMSET [26:26] */
#define BCHP_DS_TUNER_0_IRQMSET_DS_IRQ2_IMSET_MASK                 0x04000000
#define BCHP_DS_TUNER_0_IRQMSET_DS_IRQ2_IMSET_SHIFT                26

/* DS_TUNER_0 :: IRQMSET :: reserved0 [25:00] */
#define BCHP_DS_TUNER_0_IRQMSET_reserved0_MASK                     0x03ffffff
#define BCHP_DS_TUNER_0_IRQMSET_reserved0_SHIFT                    0

/***************************************************************************
 *IRQMCLR - Clear Interrupt Mask Register
 ***************************************************************************/
/* DS_TUNER_0 :: IRQMCLR :: TUNER_QDSAFE_CLPDTR_I_IMCLR [31:31] */
#define BCHP_DS_TUNER_0_IRQMCLR_TUNER_QDSAFE_CLPDTR_I_IMCLR_MASK   0x80000000
#define BCHP_DS_TUNER_0_IRQMCLR_TUNER_QDSAFE_CLPDTR_I_IMCLR_SHIFT  31

/* DS_TUNER_0 :: IRQMCLR :: TUNER_QDSAFE_CLPDTR_Q_IMCLR [30:30] */
#define BCHP_DS_TUNER_0_IRQMCLR_TUNER_QDSAFE_CLPDTR_Q_IMCLR_MASK   0x40000000
#define BCHP_DS_TUNER_0_IRQMCLR_TUNER_QDSAFE_CLPDTR_Q_IMCLR_SHIFT  30

/* DS_TUNER_0 :: IRQMCLR :: TUNER_QDSAFE_FIFO_IMCLR [29:29] */
#define BCHP_DS_TUNER_0_IRQMCLR_TUNER_QDSAFE_FIFO_IMCLR_MASK       0x20000000
#define BCHP_DS_TUNER_0_IRQMCLR_TUNER_QDSAFE_FIFO_IMCLR_SHIFT      29

/* DS_TUNER_0 :: IRQMCLR :: CHNZ_AGF_IMCLR [28:28] */
#define BCHP_DS_TUNER_0_IRQMCLR_CHNZ_AGF_IMCLR_MASK                0x10000000
#define BCHP_DS_TUNER_0_IRQMCLR_CHNZ_AGF_IMCLR_SHIFT               28

/* DS_TUNER_0 :: IRQMCLR :: DS_IRQ1_IMCLR [27:27] */
#define BCHP_DS_TUNER_0_IRQMCLR_DS_IRQ1_IMCLR_MASK                 0x08000000
#define BCHP_DS_TUNER_0_IRQMCLR_DS_IRQ1_IMCLR_SHIFT                27

/* DS_TUNER_0 :: IRQMCLR :: DS_IRQ2_IMCLR [26:26] */
#define BCHP_DS_TUNER_0_IRQMCLR_DS_IRQ2_IMCLR_MASK                 0x04000000
#define BCHP_DS_TUNER_0_IRQMCLR_DS_IRQ2_IMCLR_SHIFT                26

/* DS_TUNER_0 :: IRQMCLR :: reserved0 [25:00] */
#define BCHP_DS_TUNER_0_IRQMCLR_reserved0_MASK                     0x03ffffff
#define BCHP_DS_TUNER_0_IRQMCLR_reserved0_SHIFT                    0

/***************************************************************************
 *TUNER0_R00 - Tuner0 read data Register
 ***************************************************************************/
/* DS_TUNER_0 :: TUNER0_R00 :: TUNER0_DATA_R00 [31:00] */
#define BCHP_DS_TUNER_0_TUNER0_R00_TUNER0_DATA_R00_MASK            0xffffffff
#define BCHP_DS_TUNER_0_TUNER0_R00_TUNER0_DATA_R00_SHIFT           0

/***************************************************************************
 *TUNER1_R00 - Tuner1 read data Register
 ***************************************************************************/
/* DS_TUNER_0 :: TUNER1_R00 :: TUNER1_DATA_R00 [31:00] */
#define BCHP_DS_TUNER_0_TUNER1_R00_TUNER1_DATA_R00_MASK            0xffffffff
#define BCHP_DS_TUNER_0_TUNER1_R00_TUNER1_DATA_R00_SHIFT           0

/***************************************************************************
 *DS_TOP_CNTL0 - DS Top Control Register
 ***************************************************************************/
/* DS_TUNER_0 :: DS_TOP_CNTL0 :: reserved_for_eco0 [31:09] */
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_reserved_for_eco0_SHIFT       9

/* DS_TUNER_0 :: DS_TOP_CNTL0 :: INT_TPS_EN [08:08] */
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_INT_TPS_EN_MASK               0x00000100
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_INT_TPS_EN_SHIFT              8

/* DS_TUNER_0 :: DS_TOP_CNTL0 :: reserved_for_eco1 [07:04] */
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_reserved_for_eco1_SHIFT       4

/* DS_TUNER_0 :: DS_TOP_CNTL0 :: DS_TOP_TPOUT_EN [03:00] */
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_DS_TOP_TPOUT_EN_MASK          0x0000000f
#define BCHP_DS_TUNER_0_DS_TOP_CNTL0_DS_TOP_TPOUT_EN_SHIFT         0

/***************************************************************************
 *DS_TOP_MUX_CNTL - DS Top mux word register
 ***************************************************************************/
/* DS_TUNER_0 :: DS_TOP_MUX_CNTL :: DS_TOP_MUX_DATA_WORD [31:08] */
#define BCHP_DS_TUNER_0_DS_TOP_MUX_CNTL_DS_TOP_MUX_DATA_WORD_MASK  0xffffff00
#define BCHP_DS_TUNER_0_DS_TOP_MUX_CNTL_DS_TOP_MUX_DATA_WORD_SHIFT 8

/* DS_TUNER_0 :: DS_TOP_MUX_CNTL :: DS_TOP_MUX_SEL [07:00] */
#define BCHP_DS_TUNER_0_DS_TOP_MUX_CNTL_DS_TOP_MUX_SEL_MASK        0x000000ff
#define BCHP_DS_TUNER_0_DS_TOP_MUX_CNTL_DS_TOP_MUX_SEL_SHIFT       0

#endif /* #ifndef BCHP_DS_TUNER_0_H__ */

/* End of File */
