
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.28    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    0.29 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.29 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.62 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.25    0.01    0.63 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.42    1.05 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.08    0.00    1.05 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    1.36 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    1.36 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    1.70 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.08    0.00    1.70 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.21    1.91 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.03                           sb_1__0_.mux_left_track_1.out (net)
                  0.12    0.00    1.91 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.25 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.25 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    2.57 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    2.57 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    2.92 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    2.92 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    3.25 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.06    0.00    3.25 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.13    3.38 v cbx_1__0_.cbx_8__0_.mux_top_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.06    0.00    3.38 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.19    0.30    3.67 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[3] (net)
                  0.20    0.00    3.68 v gfpga_pad_io_soc_out[3] (out)
                                  3.68   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.68   data arrival time
-----------------------------------------------------------------------------
                                 93.22   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.28    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    0.29 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.29 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.62 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.25    0.01    0.63 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.42    1.05 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.08    0.00    1.05 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    1.36 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    1.36 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    1.70 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.08    0.00    1.70 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.21    1.91 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.03                           sb_1__0_.mux_left_track_1.out (net)
                  0.12    0.00    1.91 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.32    2.23 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.05    0.00    2.23 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    2.53 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.05    0.00    2.53 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    2.83 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.05    0.00    2.83 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.10    0.37    3.20 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.10    0.00    3.20 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.15    3.35 v cbx_1__0_.cbx_8__0_.mux_top_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.06    0.00    3.35 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.19    0.30    3.64 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[0] (net)
                  0.20    0.00    3.65 v gfpga_pad_io_soc_out[0] (out)
                                  3.65   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.65   data arrival time
-----------------------------------------------------------------------------
                                 93.25   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.27    0.16 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.17 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.06    0.10    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.06    0.00    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.26    0.33    0.60 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.26    0.00    0.60 v sb_1__0_.mux_left_track_29.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.41    1.01 v sb_1__0_.mux_left_track_29.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    1.01 v sb_1__0_.mux_left_track_29.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    1.35 v sb_1__0_.mux_left_track_29.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.07    0.00    1.35 v sb_1__0_.mux_left_track_29.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.39    1.73 v sb_1__0_.mux_left_track_29.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.12    0.00    1.73 v sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.18    1.92 v sb_1__0_.mux_left_track_29.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           sb_1__0_.mux_left_track_29.out (net)
                  0.09    0.00    1.92 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_3_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.30    2.22 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.05    0.00    2.22 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.31    2.53 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.06    0.00    2.53 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    2.85 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.85 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    3.19 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    3.19 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.14    3.33 v cbx_1__0_.cbx_8__0_.mux_top_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.07    0.00    3.33 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.63 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[1] (net)
                  0.20    0.00    3.64 v gfpga_pad_io_soc_out[1] (out)
                                  3.64   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.64   data arrival time
-----------------------------------------------------------------------------
                                 93.26   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.27    0.16 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.16 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.06    0.09    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.06    0.00    0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.59 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.25    0.00    0.60 v sb_1__0_.mux_left_track_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.40    1.00 v sb_1__0_.mux_left_track_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.06    0.00    1.00 v sb_1__0_.mux_left_track_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.37    1.37 v sb_1__0_.mux_left_track_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__mux2_1_4_X (net)
                  0.11    0.00    1.37 v sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.17    1.54 v sb_1__0_.mux_left_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.01                           sb_1__0_.mux_left_track_3.out (net)
                  0.09    0.00    1.54 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    1.87 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    1.87 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    2.21 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    2.21 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.54 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.55 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.88 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.07    0.00    2.88 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    3.00 v cbx_1__0_.cbx_8__0_.mux_top_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cbx_1__0_.bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.05    0.00    3.01 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.30 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[2] (net)
                  0.20    0.00    3.30 v gfpga_pad_io_soc_out[2] (out)
                                  3.30   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.30   data arrival time
-----------------------------------------------------------------------------
                                 93.60   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: chanx_left_out[29] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input97/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.12    0.40   -0.10 v input97/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02                           net97 (net)
                  0.12    0.00   -0.10 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.14    0.28    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.03                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.14    0.00    0.18 ^ cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    0.29 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.29 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.25    0.33    0.62 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.25    0.01    0.63 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.42    1.05 v sb_1__0_.mux_left_track_1.mux_l1_in_3_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_3_X (net)
                  0.08    0.00    1.05 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.32    1.36 v sb_1__0_.mux_left_track_1.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.06    0.00    1.36 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    1.70 v sb_1__0_.mux_left_track_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.08    0.00    1.70 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.21    1.91 v sb_1__0_.mux_left_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.03                           sb_1__0_.mux_left_track_1.out (net)
                  0.12    0.00    1.91 v _133_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.18    2.09 v _133_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net130 (net)
                  0.07    0.00    2.09 v output130/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.18    2.27 v output130/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chanx_left_out[29] (net)
                  0.08    0.01    2.28 v chanx_left_out[29] (out)
                                  2.28   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                 94.62   slack (MET)


Startpoint: sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.56 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_7_0_prog_clk (net)
                  0.08    0.00    0.57 ^ sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.30    0.54    1.11 ^ sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     6    0.03                           sb_1__0_.mem_left_track_21.mem_out[1] (net)
                  0.30    0.00    1.11 ^ hold109/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.15    0.65    1.76 ^ hold109/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net363 (net)
                  0.15    0.00    1.77 ^ sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.77   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.51 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_7_0_prog_clk (net)
                  0.08    0.00  100.51 ^ sb_1__0_.mem_left_track_21.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.41   clock uncertainty
                          0.05  100.46   clock reconvergence pessimism
                         -0.08  100.39   library setup time
                                100.39   data required time
-----------------------------------------------------------------------------
                                100.39   data required time
                                 -1.77   data arrival time
-----------------------------------------------------------------------------
                                 98.62   slack (MET)


Startpoint: sb_1__0_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_4_15_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.22    0.58 ^ clkbuf_4_15_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    15    0.05                           clknet_4_15_0_prog_clk (net)
                  0.10    0.00    0.59 ^ sb_1__0_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.21    0.49    1.08 ^ sb_1__0_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_1__0_.mem_top_track_4.mem_out[1] (net)
                  0.21    0.00    1.08 ^ hold101/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.18    0.65    1.73 ^ hold101/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net355 (net)
                  0.18    0.00    1.73 ^ sb_1__0_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.73   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01  100.33 ^ clkbuf_4_13_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.19  100.51 ^ clkbuf_4_13_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_13_0_prog_clk (net)
                  0.08    0.00  100.51 ^ sb_1__0_.mem_top_track_4.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.41   clock uncertainty
                          0.03  100.45   clock reconvergence pessimism
                         -0.08  100.36   library setup time
                                100.36   data required time
-----------------------------------------------------------------------------
                                100.36   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                 98.63   slack (MET)


Startpoint: sb_1__0_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.55 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.55 ^ sb_1__0_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.21    0.51    1.05 ^ sb_1__0_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_2)
     8    0.04                           sb_1__0_.mem_right_track_12.mem_out[0] (net)
                  0.21    0.00    1.05 ^ hold95/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.11    0.60    1.65 ^ hold95/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net349 (net)
                  0.11    0.00    1.65 ^ sb_1__0_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.65   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_11_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.49 ^ clkbuf_4_11_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.02                           clknet_4_11_0_prog_clk (net)
                  0.06    0.00  100.50 ^ sb_1__0_.mem_right_track_12.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.40   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.07  100.36   library setup time
                                100.36   data required time
-----------------------------------------------------------------------------
                                100.36   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 98.70   slack (MET)


Startpoint: sb_1__0_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.55 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_12_0_prog_clk (net)
                  0.07    0.00    0.55 ^ sb_1__0_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.20    0.47    1.02 ^ sb_1__0_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_1__0_.mem_right_track_20.mem_out[1] (net)
                  0.20    0.00    1.02 ^ hold80/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.61    1.63 ^ hold80/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net334 (net)
                  0.13    0.00    1.63 ^ sb_1__0_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.63   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.16    0.00  100.32 ^ clkbuf_4_9_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17  100.49 ^ clkbuf_4_9_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     7    0.03                           clknet_4_9_0_prog_clk (net)
                  0.06    0.00  100.49 ^ sb_1__0_.mem_right_track_20.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.39   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.08  100.35   library setup time
                                100.35   data required time
-----------------------------------------------------------------------------
                                100.35   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 98.72   slack (MET)


Startpoint: sb_1__0_.mem_top_track_58.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_4_5_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.09    0.22    0.58 ^ clkbuf_4_5_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    13    0.05                           clknet_4_5_0_prog_clk (net)
                  0.09    0.00    0.58 ^ sb_1__0_.mem_top_track_58.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.09    0.45    1.03 v sb_1__0_.mem_top_track_58.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_1__0_.mem_right_track_0.ccff_head (net)
                  0.09    0.00    1.03 v hold61/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.55    1.58 v hold61/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.02                           net315 (net)
                  0.14    0.00    1.58 v sb_1__0_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.58   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32  100.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01  100.33 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.51 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.04                           clknet_4_7_0_prog_clk (net)
                  0.08    0.00  100.51 ^ sb_1__0_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.41   clock uncertainty
                          0.03  100.44   clock reconvergence pessimism
                         -0.15  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 98.72   slack (MET)


