WARNING | 2018-07-07 18:49:20,047 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
<Arch AMD64 (LE)>
4194424
vpermilpd_ymm_ymm_ymm.exe
IRSB {
   t0:Ity_V256 t1:Ity_V256 t2:Ity_V128 t3:Ity_V128 t4:Ity_V128 t5:Ity_V128 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64 t11:Ity_I1 t12:Ity_I64 t13:Ity_I64 t14:Ity_I1 t15:Ity_I64 t16:Ity_V128 t17:Ity_I64 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64 t22:Ity_I1 t23:Ity_I64 t24:Ity_I64 t25:Ity_I1 t26:Ity_I64 t27:Ity_V128 t28:Ity_V256 t29:Ity_I64 t30:Ity_I64 t31:Ity_I64 t32:Ity_I64

   00 | ------ IMark(0x400078, 5, 0) ------
   01 | t0 = GET:V256(ymm3)
   02 | t1 = GET:V256(ymm2)
   03 | t2 = V256toV128_1(t1)
   04 | t3 = V256toV128_0(t1)
   05 | t4 = V256toV128_1(t0)
   06 | t5 = V256toV128_0(t0)
   07 | t6 = V128to64(t2)
   08 | t7 = V128HIto64(t2)
   09 | t8 = V128to64(t4)
   10 | t9 = V128HIto64(t4)
   11 | t10 = Shr64(t8,0x01)
   12 | t11 = 64to1(t10)
   13 | t12 = ITE(t11,t7,t6)
   14 | t13 = Shr64(t9,0x01)
   15 | t14 = 64to1(t13)
   16 | t15 = ITE(t14,t7,t6)
   17 | t16 = 64HLtoV128(t15,t12)
   18 | t17 = V128to64(t3)
   19 | t18 = V128HIto64(t3)
   20 | t19 = V128to64(t5)
   21 | t20 = V128HIto64(t5)
   22 | t21 = Shr64(t19,0x01)
   23 | t22 = 64to1(t21)
   24 | t23 = ITE(t22,t18,t17)
   25 | t24 = Shr64(t20,0x01)
   26 | t25 = 64to1(t24)
   27 | t26 = ITE(t25,t18,t17)
   28 | t27 = 64HLtoV128(t26,t23)
   29 | t28 = V128HLtoV256(t16,t27)
   30 | PUT(ymm1) = t28
   31 | PUT(pc) = 0x000000000040007d
   32 | ------ IMark(0x40007d, 1, 0) ------
   33 | t29 = GET:I64(rsp)
   34 | t30 = LDle:I64(t29)
   35 | t31 = Add64(t29,0x0000000000000008)
   36 | PUT(rsp) = t31
   37 | t32 = Sub64(t31,0x0000000000000080)
   38 | ====== AbiHint(0xt32, 128, t30) ======
   NEXT: PUT(rip) = t30; Ijk_Ret
}
