{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643252637068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643252637075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 26 22:03:56 2022 " "Processing started: Wed Jan 26 22:03:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643252637075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643252637075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643252637075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643252637361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643252637361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schem_gates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schem_gates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schem_gates " "Found entity 1: schem_gates" {  } { { "schem_gates.bdf" "" { Schematic "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/schem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643252643501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643252643501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDHL_gates-simple_gates " "Found design unit 1: VDHL_gates-simple_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/VHDL_gates.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643252643867 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDHL_gates " "Found entity 1: VDHL_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/VHDL_gates.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643252643867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643252643867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polarity_gates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file polarity_gates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Polarity_gates " "Found entity 1: Polarity_gates" {  } { { "Polarity_gates.bdf" "" { Schematic "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/Polarity_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643252643868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643252643868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdhl_polarity_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vdhl_polarity_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDHL_Polarity_gates-simple_gates_1 " "Found design unit 1: VDHL_Polarity_gates-simple_gates_1" {  } { { "VDHL_Polarity_gates.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/VDHL_Polarity_gates.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643252643869 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDHL_Polarity_gates " "Found entity 1: VDHL_Polarity_gates" {  } { { "VDHL_Polarity_gates.vhd" "" { Text "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/VDHL_Polarity_gates.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643252643869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643252643869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logicalstep_lab1_top.bdf 1 1 " "Using design file logicalstep_lab1_top.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/logicalstep_lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643252643900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1643252643900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643252643901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDHL_Polarity_gates VDHL_Polarity_gates:inst3 " "Elaborating entity \"VDHL_Polarity_gates\" for hierarchy \"VDHL_Polarity_gates:inst3\"" {  } { { "logicalstep_lab1_top.bdf" "inst3" { Schematic "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/logicalstep_lab1_top.bdf" { { 104 728 952 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643252643917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDHL_gates VDHL_gates:inst1 " "Elaborating entity \"VDHL_gates\" for hierarchy \"VDHL_gates:inst1\"" {  } { { "logicalstep_lab1_top.bdf" "inst1" { Schematic "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/logicalstep_lab1_top.bdf" { { 104 352 560 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643252643923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Polarity_gates Polarity_gates:inst2 " "Elaborating entity \"Polarity_gates\" for hierarchy \"Polarity_gates:inst2\"" {  } { { "logicalstep_lab1_top.bdf" "inst2" { Schematic "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/logicalstep_lab1_top.bdf" { { -136 680 888 -8 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643252643928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schem_gates schem_gates:inst " "Elaborating entity \"schem_gates\" for hierarchy \"schem_gates:inst\"" {  } { { "logicalstep_lab1_top.bdf" "inst" { Schematic "C:/Users/Owner1/Desktop/School/ECE 124/Lab1/logicalstep_lab1_top.bdf" { { -120 360 552 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643252643933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643252644301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643252644647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643252644647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643252644670 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643252644670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643252644670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643252644670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643252644684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 26 22:04:04 2022 " "Processing ended: Wed Jan 26 22:04:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643252644684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643252644684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643252644684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643252644684 ""}
