#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff911406580 .scope module, "REG_WB_TEST" "REG_WB_TEST" 2 1;
 .timescale 0 0;
v0x7ff9114174e0_0 .var "clk_wb", 0 0;
v0x7ff911417570_0 .var "n_reg", 2 0;
v0x7ff911417600_0 .net "reg_0", 15 0, v0x7ff911416b90_0;  1 drivers
v0x7ff911417690_0 .net "reg_1", 15 0, v0x7ff911416c40_0;  1 drivers
v0x7ff911417740_0 .net "reg_2", 15 0, v0x7ff911416cf0_0;  1 drivers
v0x7ff911417810_0 .net "reg_3", 15 0, v0x7ff911416de0_0;  1 drivers
v0x7ff9114178c0_0 .net "reg_4", 15 0, v0x7ff911416e90_0;  1 drivers
v0x7ff911417970_0 .net "reg_5", 15 0, v0x7ff911416f40_0;  1 drivers
v0x7ff911417a20_0 .net "reg_6", 15 0, v0x7ff911416ff0_0;  1 drivers
v0x7ff911417b50_0 .net "reg_7", 15 0, v0x7ff911417100_0;  1 drivers
v0x7ff911417be0_0 .var "reg_in", 15 0;
v0x7ff911417c70_0 .var "reg_wen", 0 0;
v0x7ff911417d20_0 .var "reset_n", 0 0;
S_0x7ff9114066e0 .scope module, "reg_wb_inst" "reg_wb" 2 16, 3 1 0, S_0x7ff911406580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 1 "RESET_N"
    .port_info 2 /INPUT 3 "N_REG"
    .port_info 3 /INPUT 16 "REG_IN"
    .port_info 4 /INPUT 1 "REG_WEN"
    .port_info 5 /OUTPUT 16 "REG_0"
    .port_info 6 /OUTPUT 16 "REG_1"
    .port_info 7 /OUTPUT 16 "REG_2"
    .port_info 8 /OUTPUT 16 "REG_3"
    .port_info 9 /OUTPUT 16 "REG_4"
    .port_info 10 /OUTPUT 16 "REG_5"
    .port_info 11 /OUTPUT 16 "REG_6"
    .port_info 12 /OUTPUT 16 "REG_7"
v0x7ff911406a40_0 .net "CLK_WB", 0 0, v0x7ff9114174e0_0;  1 drivers
v0x7ff911416af0_0 .net "N_REG", 2 0, v0x7ff911417570_0;  1 drivers
v0x7ff911416b90_0 .var "REG_0", 15 0;
v0x7ff911416c40_0 .var "REG_1", 15 0;
v0x7ff911416cf0_0 .var "REG_2", 15 0;
v0x7ff911416de0_0 .var "REG_3", 15 0;
v0x7ff911416e90_0 .var "REG_4", 15 0;
v0x7ff911416f40_0 .var "REG_5", 15 0;
v0x7ff911416ff0_0 .var "REG_6", 15 0;
v0x7ff911417100_0 .var "REG_7", 15 0;
v0x7ff9114171b0_0 .net "REG_IN", 15 0, v0x7ff911417be0_0;  1 drivers
v0x7ff911417260_0 .net "REG_WEN", 0 0, v0x7ff911417c70_0;  1 drivers
v0x7ff911417300_0 .net "RESET_N", 0 0, v0x7ff911417d20_0;  1 drivers
E_0x7ff911406460 .event posedge, v0x7ff911406a40_0;
    .scope S_0x7ff9114066e0;
T_0 ;
    %wait E_0x7ff911406460;
    %load/vec4 v0x7ff911417300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911416b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911416c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911416cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911416de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911416e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911416f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911416ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ff911417100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff911417260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7ff911416af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911416b90_0, 0;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911416c40_0, 0;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911416cf0_0, 0;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911416de0_0, 0;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911416e90_0, 0;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911416f40_0, 0;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911416ff0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x7ff9114171b0_0;
    %assign/vec4 v0x7ff911417100_0, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff911406580;
T_1 ;
    %vpi_call 2 33 "$dumpfile", "test_reg_wb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff9114066e0 {0 0 0};
    %vpi_call 2 35 "$monitor", "%t: reset_n=%b, n_reg=%b, reg_in=%h, reg_wen=%b => REG=%h, REG=%h, reg_2=%h, reg_3=%h, reg_4=%h, reg_5=%h, reg_6=%h, reg_7=%h", $time, v0x7ff911417d20_0, v0x7ff911417570_0, v0x7ff911417be0_0, v0x7ff911417c70_0, v0x7ff911417600_0, v0x7ff911417690_0, v0x7ff911417740_0, v0x7ff911417810_0, v0x7ff9114178c0_0, v0x7ff911417970_0, v0x7ff911417a20_0, v0x7ff911417b50_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7ff911406580;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff9114174e0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7ff911406580;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7ff9114174e0_0;
    %nor/r;
    %assign/vec4 v0x7ff9114174e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff911406580;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff911417d20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff911417d20_0, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff911417d20_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7ff911417570_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7ff911417be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff911417c70_0, 0;
    %delay 10, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_reg_wb.v";
    "reg_wb.v";
