<stg><name>GBM</name>


<trans_list>

<trans id="308" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="91" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %T_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %T

]]></Node>
<StgValue><ssdm name="T_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="106" st_id="16" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="107" st_id="17" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %random_increments_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %random_increments

]]></Node>
<StgValue><ssdm name="random_increments_read"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %S_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %S

]]></Node>
<StgValue><ssdm name="S_read"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %S_read, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="59">
<![CDATA[
entry:28 %sext_ln11 = sext i59 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln11"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
entry:29 %gmem_addr = getelementptr i256 %gmem, i64 %sext_ln11

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
entry:30 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="115" st_id="19" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %S0_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %S0

]]></Node>
<StgValue><ssdm name="S0_read"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
entry:31 %empty_41 = bitcast i64 %S0_read

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="59" op_4_bw="0">
<![CDATA[
entry:32 %call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_11_1, i256 %gmem, i64 %empty_41, i59 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln8"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="59" op_4_bw="0">
<![CDATA[
entry:32 %call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_11_1, i256 %gmem, i64 %empty_41, i59 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln8"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="125" st_id="23" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="126" st_id="23" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="127" st_id="24" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="129" st_id="25" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="131" st_id="26" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="132" st_id="26" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="133" st_id="27" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="135" st_id="28" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="136" st_id="28" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="137" st_id="29" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="138" st_id="29" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="139" st_id="30" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="140" st_id="30" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="141" st_id="31" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="142" st_id="31" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="143" st_id="32" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="144" st_id="32" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %deltat = ddiv i64 %T_read, i64 50

]]></Node>
<StgValue><ssdm name="deltat"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="145" st_id="33" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="146" st_id="33" stage="57" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="147" st_id="34" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="148" st_id="34" stage="56" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="149" st_id="35" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="150" st_id="35" stage="55" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="151" st_id="36" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="152" st_id="36" stage="54" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="153" st_id="37" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="154" st_id="37" stage="53" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="155" st_id="38" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="156" st_id="38" stage="52" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="157" st_id="39" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="158" st_id="39" stage="51" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="159" st_id="40" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="160" st_id="40" stage="50" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="161" st_id="41" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="162" st_id="41" stage="49" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="163" st_id="42" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="164" st_id="42" stage="48" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="165" st_id="43" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="166" st_id="43" stage="47" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="167" st_id="44" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="168" st_id="44" stage="46" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="169" st_id="45" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="170" st_id="45" stage="45" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="171" st_id="46" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="172" st_id="46" stage="44" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="173" st_id="47" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="174" st_id="47" stage="43" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="175" st_id="48" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="176" st_id="48" stage="42" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="177" st_id="49" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="178" st_id="49" stage="41" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="179" st_id="50" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="180" st_id="50" stage="40" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="181" st_id="51" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="182" st_id="51" stage="39" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="183" st_id="52" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="184" st_id="52" stage="38" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="185" st_id="53" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="186" st_id="53" stage="37" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="187" st_id="54" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="188" st_id="54" stage="36" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="189" st_id="55" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="190" st_id="55" stage="35" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="191" st_id="56" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="192" st_id="56" stage="34" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="193" st_id="57" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="194" st_id="57" stage="33" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="195" st_id="58" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="196" st_id="58" stage="32" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="197" st_id="59" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="198" st_id="59" stage="31" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="199" st_id="60" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="200" st_id="60" stage="30" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="201" st_id="61" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="202" st_id="61" stage="29" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="203" st_id="62" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="204" st_id="62" stage="28" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="205" st_id="63" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="206" st_id="63" stage="27" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="207" st_id="64" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %sigma_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %sigma

]]></Node>
<StgValue><ssdm name="sigma_read"/></StgValue>
</operation>

<operation id="208" st_id="64" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="209" st_id="64" stage="26" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="210" st_id="65" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="211" st_id="65" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %mul = dmul i64 %sigma_read, i64 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="212" st_id="65" stage="25" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="213" st_id="66" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="214" st_id="66" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %mul = dmul i64 %sigma_read, i64 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="215" st_id="66" stage="24" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="216" st_id="67" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="217" st_id="67" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %mul = dmul i64 %sigma_read, i64 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="218" st_id="67" stage="23" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="219" st_id="68" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="220" st_id="68" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %mul = dmul i64 %sigma_read, i64 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="221" st_id="68" stage="22" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="222" st_id="69" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="223" st_id="69" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %mul = dmul i64 %sigma_read, i64 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="224" st_id="69" stage="21" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="225" st_id="70" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="226" st_id="70" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %mul = dmul i64 %sigma_read, i64 0.5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="227" st_id="70" stage="20" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="228" st_id="71" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="229" st_id="71" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %mul1 = dmul i64 %mul, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="230" st_id="71" stage="19" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="231" st_id="72" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="232" st_id="72" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %mul1 = dmul i64 %mul, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="233" st_id="72" stage="18" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="234" st_id="73" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="235" st_id="73" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %mul1 = dmul i64 %mul, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="236" st_id="73" stage="17" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="237" st_id="74" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="238" st_id="74" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %mul1 = dmul i64 %mul, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="239" st_id="74" stage="16" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="240" st_id="75" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="241" st_id="75" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %mul1 = dmul i64 %mul, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="242" st_id="75" stage="15" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="243" st_id="76" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %r_read = read i64 @_ssdm_op_Read.ap_none.double, i64 %r

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="244" st_id="76" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="245" st_id="76" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %mul1 = dmul i64 %mul, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="246" st_id="76" stage="14" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="247" st_id="77" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="248" st_id="77" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %sub = dsub i64 %r_read, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="249" st_id="77" stage="13" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="250" st_id="78" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="251" st_id="78" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %sub = dsub i64 %r_read, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="252" st_id="78" stage="12" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="253" st_id="79" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="254" st_id="79" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %sub = dsub i64 %r_read, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="255" st_id="79" stage="11" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="256" st_id="80" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="257" st_id="80" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %sub = dsub i64 %r_read, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="258" st_id="80" stage="10" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="259" st_id="81" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="260" st_id="81" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %sub = dsub i64 %r_read, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="261" st_id="81" stage="9" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="262" st_id="82" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="263" st_id="82" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %sub = dsub i64 %r_read, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="264" st_id="82" stage="8" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="265" st_id="83" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="266" st_id="83" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %mul2 = dmul i64 %sub, i64 %deltat

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="267" st_id="83" stage="7" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="268" st_id="84" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="269" st_id="84" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %mul2 = dmul i64 %sub, i64 %deltat

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="270" st_id="84" stage="6" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="271" st_id="85" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="272" st_id="85" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %mul2 = dmul i64 %sub, i64 %deltat

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="273" st_id="85" stage="5" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="274" st_id="86" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="275" st_id="86" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %mul2 = dmul i64 %sub, i64 %deltat

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="276" st_id="86" stage="4" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="277" st_id="87" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="278" st_id="87" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %mul2 = dmul i64 %sub, i64 %deltat

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="279" st_id="87" stage="3" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="280" st_id="88" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
entry:33 %empty_42 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="281" st_id="88" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %mul2 = dmul i64 %sub, i64 %deltat

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="282" st_id="88" stage="2" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="283" st_id="89" stage="1" lat="57">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %deltat

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="284" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:40 %call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_15_2, i256 %gmem, i64 %S_read, i64 %random_increments_read, i64 %sigma_read, i64 %tmp, i64 %mul2

]]></Node>
<StgValue><ssdm name="call_ln8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="285" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln7"/></StgValue>
</operation>

<operation id="286" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="287" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %S0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="292" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="293" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S0, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="295" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sigma

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="298" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigma, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %T

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="301" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %T, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %random_increments, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:40 %call_ln8 = call void @GBM_Pipeline_VITIS_LOOP_15_2, i256 %gmem, i64 %S_read, i64 %random_increments_read, i64 %sigma_read, i64 %tmp, i64 %mul2

]]></Node>
<StgValue><ssdm name="call_ln8"/></StgValue>
</operation>

<operation id="307" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
entry:41 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
