* Z:\mnt\design.r\spice\examples\8067.asc
V1 IN 0 24
C1 OUT 0 22µ Rser=30m
R1 N001 0 8.25K
Rload OUT 0 10
? Missing component
.tran 7m startup
.lib LTM8067.sub
.backanno
.end
