Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/RF_ALU_vtf_new_isim_beh.exe -prj C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/RF_ALU_vtf_new_beh.prj RF_ALU_vtf_new work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/../lab4b_ALU_Control_Logic/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/../lab4a_ALU/MIPSALU.v" into library work
Analyzing Verilog file "C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/../lab5a_RF/registerfile.v" into library work
Analyzing Verilog file "C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/../lab4c_ALUwithControl/ALUwithControl.v" into library work
Analyzing Verilog file "C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/RF_ALU.v" into library work
Analyzing Verilog file "C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/RF_ALU_vtf_new.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module registerfile
Compiling module ALUControl
Compiling module ALU
Compiling module ALUwithControl
Compiling module RF_ALU
Compiling module RF_ALU_vtf_new
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/Kurt Tito/Documents/California State University Long Beach/CSULB Spring 2018/CECS 341/CECS-341-LABS/lab5b_RF_ALU/RF_ALU_vtf_new_isim_beh.exe
Fuse Memory Usage: 28232 KB
Fuse CPU Usage: 421 ms
