# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../deocder2to4 with en and when en is absand.srcs/sources_1/new/dec2to4.vhd" \
"../../../../deocder2to4 with en and when en is absand.srcs/sim_1/new/dec2to4_tb.vhd" \

# Do not sort compile order
nosort
