<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="processor" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/ALU_16 |media|BELGELER|Workspaces|Xilinx|processor|ALU_16.v/adder - ADD</ClosedNode>
         <ClosedNode>/ALU_16 |media|BELGELER|Workspaces|Xilinx|processor|ALU_16.v/subtractor - SUB</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/fetch - IR_fetch</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/organisation_unit - organisation/ALU - ALU_16/adder - ADD</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/organisation_unit - organisation/ALU - ALU_16/subtractor - SUB</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/organisation_unit - organisation/IO_memory - IO_memory</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/organisation_unit - organisation/IO_memory - IO_memory/uart_module - uart</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/uut - processor_16/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/uut - processor_16/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 |media|BELGELER|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - Processor_16/ALU - ALU_16/adder - ADD</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 |media|BELGELER|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - Processor_16/ALU - ALU_16/subtractor - SUB</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 |media|BELGELER|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 |media|BELGELER|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 |media|BELGELER|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16/organisation_unit - organisation/IO_memory - IO_memory/uart_module - uart</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 |media|BELGELER|Workspaces|Xilinx|processor|Atlys_Spartan6.v/uut - processor_16</ClosedNode>
         <ClosedNode>/Processor_16 E:|Workspaces|Xilinx|processor|processor_16.v/instruction - IR_fetch</ClosedNode>
         <ClosedNode>/Processor_16 |media|BELGELER|Workspaces|Xilinx|processor|Processor_16.v</ClosedNode>
         <ClosedNode>/organisation E:|Workspaces|Xilinx|processor|organisation.v</ClosedNode>
         <ClosedNode>/processor_16 E:|Workspaces|Xilinx|processor|processor_16.v/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/processor_16 E:|Workspaces|Xilinx|processor|processor_16.v/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/processor_16 E:|Workspaces|Xilinx|processor|processor_16.v/organisation_unit - organisation/IO_memory - IO_memory/uart_module - uart</ClosedNode>
         <ClosedNode>/processor_16 |media|BELGELER|Workspaces|Xilinx|processor|processor_16.v/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/processor_16 |media|BELGELER|Workspaces|Xilinx|processor|processor_16.v/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/processor_16 |media|BELGELER|Workspaces|Xilinx|processor|processor_16.v/organisation_unit - organisation/IO_memory - IO_memory</ClosedNode>
         <ClosedNode>/test_processor E:|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16</ClosedNode>
         <ClosedNode>/test_processor E:|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/test_processor E:|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/organisation_unit - organisation</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Atlys_Spartan6 (E:/Workspaces/Xilinx/processor/Atlys_Spartan6.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001f2000000020000000000000000000000000200000064ffffffff000000810000000300000002000001f20000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>Atlys_Spartan6 (E:/Workspaces/Xilinx/processor/Atlys_Spartan6.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000180000000010000000100000000000000000000000064ffffffff000000810000000000000001000001800000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000000000000001000000000000000000000000000000000000027d000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000001b10000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>ADD.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design/Map</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route/Back-annotate Pin Locations</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route/Generate IBIS Model</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route/Generate Post-Place &amp; Route Static Timing</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Generate Programming File</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000016f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000016f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Generate Programming File</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_UCF" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000180000000010000000100000000000000000000000064ffffffff000000810000000000000001000001800000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011c0000017401000000050100000002</SourceProcessView>
   <CurrentView>Behavioral Simulation</CurrentView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 E:|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - processor_16</ClosedNode>
         <ClosedNode>/Atlys_Spartan6 |media|BELGELER|Workspaces|Xilinx|processor|Atlys_Spartan6.v/processor - Processor_16</ClosedNode>
         <ClosedNode>/Processor_16 E:|Workspaces|Xilinx|processor|processor_16.v/instruction - IR_fetch</ClosedNode>
         <ClosedNode>/Processor_16 |media|BELGELER|Workspaces|Xilinx|processor|Processor_16.v</ClosedNode>
         <ClosedNode>/processor_16 |media|BELGELER|Workspaces|Xilinx|processor|processor_16.v</ClosedNode>
         <ClosedNode>/processor_16 |media|BELGELER|Workspaces|Xilinx|processor|processor_16.v/organisation_unit - organisation</ClosedNode>
         <ClosedNode>/processor_16 |media|BELGELER|Workspaces|Xilinx|processor|processor_16.v/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/processor_16 |media|BELGELER|Workspaces|Xilinx|processor|processor_16.v/organisation_unit - organisation/uut - data_memory</ClosedNode>
         <ClosedNode>/test_IO_memory E:|Workspaces|Xilinx|processor|test_IO_memory.v</ClosedNode>
         <ClosedNode>/test_IO_memory E:|Workspaces|Xilinx|processor|test_IO_memory.v/uut - IO_memory</ClosedNode>
         <ClosedNode>/test_IO_memory |media|BELGELER|Workspaces|Xilinx|processor|test_IO_memory.v</ClosedNode>
         <ClosedNode>/test_IO_memory |media|BELGELER|Workspaces|Xilinx|processor|test_IO_memory.v/uut - IO_memory</ClosedNode>
         <ClosedNode>/test_add E:|Workspaces|Xilinx|processor|test_add.v</ClosedNode>
         <ClosedNode>/test_add |media|BELGELER|Workspaces|Xilinx|processor|test_add.v</ClosedNode>
         <ClosedNode>/test_alu E:|Workspaces|Xilinx|processor|test_alu.v</ClosedNode>
         <ClosedNode>/test_alu E:|Workspaces|Xilinx|processor|test_alu.v/uut - ALU_16</ClosedNode>
         <ClosedNode>/test_alu E:|Workspaces|Xilinx|processor|test_alu.v/uut - ALU_16/adder - ADD</ClosedNode>
         <ClosedNode>/test_alu E:|Workspaces|Xilinx|processor|test_alu.v/uut - ALU_16/subtractor - SUB</ClosedNode>
         <ClosedNode>/test_alu |media|BELGELER|Workspaces|Xilinx|processor|test_alu.v</ClosedNode>
         <ClosedNode>/test_alu |media|BELGELER|Workspaces|Xilinx|processor|test_alu.v/uut - ALU_16</ClosedNode>
         <ClosedNode>/test_alu |media|BELGELER|Workspaces|Xilinx|processor|test_alu.v/uut - ALU_16/adder - ADD</ClosedNode>
         <ClosedNode>/test_alu |media|BELGELER|Workspaces|Xilinx|processor|test_alu.v/uut - ALU_16/subtractor - SUB</ClosedNode>
         <ClosedNode>/test_branch E:|Workspaces|Xilinx|processor|test_branch.v</ClosedNode>
         <ClosedNode>/test_branch |media|BELGELER|Workspaces|Xilinx|processor|test_branch.v</ClosedNode>
         <ClosedNode>/test_clock_divider E:|Workspaces|Xilinx|processor|test_clock_divider.v</ClosedNode>
         <ClosedNode>/test_clock_divider |media|BELGELER|Workspaces|Xilinx|processor|test_clock_divider.v</ClosedNode>
         <ClosedNode>/test_control_unit E:|Workspaces|Xilinx|processor|test_control_unit.v</ClosedNode>
         <ClosedNode>/test_control_with_fetch E:|Workspaces|Xilinx|processor|test_control_with_fetch.v</ClosedNode>
         <ClosedNode>/test_control_with_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_control_with_fetch.v/uutfetch - IR_fetch</ClosedNode>
         <ClosedNode>/test_data_memory E:|Workspaces|Xilinx|processor|test_data_memory.v</ClosedNode>
         <ClosedNode>/test_data_memory |media|BELGELER|Workspaces|Xilinx|processor|test_data_memory.v</ClosedNode>
         <ClosedNode>/test_decode_unit E:|Workspaces|Xilinx|processor|test_decode_unit.v</ClosedNode>
         <ClosedNode>/test_decode_unit |media|BELGELER|Workspaces|Xilinx|processor|test_decode_unit.v</ClosedNode>
         <ClosedNode>/test_fetch E:|Workspaces|Xilinx|processor|test_fetch.v</ClosedNode>
         <ClosedNode>/test_fetch E:|Workspaces|Xilinx|processor|test_fetch.v/uut - IR_fetch</ClosedNode>
         <ClosedNode>/test_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_fetch.v</ClosedNode>
         <ClosedNode>/test_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_fetch.v/uut - IR_fetch</ClosedNode>
         <ClosedNode>/test_fpga E:|Workspaces|Xilinx|processor|test_fpga.v/uut - Atlys_Spartan6/processor - processor_16/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/test_fpga E:|Workspaces|Xilinx|processor|test_fpga.v/uut - Atlys_Spartan6/processor - processor_16/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/test_fpga E:|Workspaces|Xilinx|processor|test_fpga.v/uut - Atlys_Spartan6/processor - processor_16/organisation_unit - organisation/IO_memory - IO_memory</ClosedNode>
         <ClosedNode>/test_fpga E:|Workspaces|Xilinx|processor|test_fpga.v/uut - Atlys_Spartan6/processor - processor_16/organisation_unit - organisation/IO_memory - IO_memory/uart_module - uart</ClosedNode>
         <ClosedNode>/test_fpga |media|BELGELER|Workspaces|Xilinx|processor|test_fpga.v</ClosedNode>
         <ClosedNode>/test_hazard E:|Workspaces|Xilinx|processor|test_hazard.v</ClosedNode>
         <ClosedNode>/test_hazard |media|BELGELER|Workspaces|Xilinx|processor|test_hazard.v</ClosedNode>
         <ClosedNode>/test_interrupt E:|Workspaces|Xilinx|processor|test_interrupt.v</ClosedNode>
         <ClosedNode>/test_interrupt |media|BELGELER|Workspaces|Xilinx|processor|test_interrupt.v</ClosedNode>
         <ClosedNode>/test_organisation E:|Workspaces|Xilinx|processor|test_organisation.v</ClosedNode>
         <ClosedNode>/test_organisation E:|Workspaces|Xilinx|processor|test_organisation.v/uut - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/test_organisation |media|BELGELER|Workspaces|Xilinx|processor|test_organisation.v</ClosedNode>
         <ClosedNode>/test_organisation |media|BELGELER|Workspaces|Xilinx|processor|test_organisation.v/uut - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/test_organisation |media|BELGELER|Workspaces|Xilinx|processor|test_organisation.v/uut - organisation/uut - data_memory</ClosedNode>
         <ClosedNode>/test_pipeline_control_registers E:|Workspaces|Xilinx|processor|test_pipeline_control_registers.v</ClosedNode>
         <ClosedNode>/test_pipeline_control_registers |media|BELGELER|Workspaces|Xilinx|processor|test_pipeline_control_registers.v</ClosedNode>
         <ClosedNode>/test_processor E:|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/test_processor E:|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/test_processor E:|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/organisation_unit - organisation/IO_memory - IO_memory/uart_module - uart</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - Processor_16/ALU - ALU_16/adder - ADD</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - Processor_16/ALU - ALU_16/subtractor - SUB</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/fetch_unit - IR_fetch</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/memory_unit - data_memory</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/organisation_unit - organisation</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/organisation_unit - organisation/ALU - ALU_16</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v/uut - processor_16/organisation_unit - organisation/uut - data_memory</ClosedNode>
         <ClosedNode>/test_register_file E:|Workspaces|Xilinx|processor|test_register_file.v</ClosedNode>
         <ClosedNode>/test_register_file |media|BELGELER|Workspaces|Xilinx|processor|test_register_file.v</ClosedNode>
         <ClosedNode>/test_sub E:|Workspaces|Xilinx|processor|test_sub.v</ClosedNode>
         <ClosedNode>/test_sub |media|BELGELER|Workspaces|Xilinx|processor|test_sub.v</ClosedNode>
         <ClosedNode>/test_subroutine_stack E:|Workspaces|Xilinx|processor|test_subroutine_stack.v</ClosedNode>
         <ClosedNode>/tester E:|Workspaces|Xilinx|processor|tester.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>processor</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000206000000020000000000000000000000000200000064ffffffff000000810000000300000002000002060000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>processor</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000180000000010000000100000000000000000000000064ffffffff000000810000000000000001000001800000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000180000000010000000100000000000000000000000064ffffffff000000810000000000000001000001800000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000155000000010000000100000000000000000000000064ffffffff000000810000000000000001000001550000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000155000000010000000100000000000000000000000064ffffffff000000810000000000000001000001550000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" />
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="PostRouteSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/test_IO_memory E:|Workspaces|Xilinx|processor|test_IO_memory.v</ClosedNode>
         <ClosedNode>/test_IO_memory |media|BELGELER|Workspaces|Xilinx|processor|test_IO_memory.v</ClosedNode>
         <ClosedNode>/test_add E:|Workspaces|Xilinx|processor|test_add.v</ClosedNode>
         <ClosedNode>/test_add |media|BELGELER|Workspaces|Xilinx|processor|test_add.v</ClosedNode>
         <ClosedNode>/test_alu E:|Workspaces|Xilinx|processor|test_alu.v</ClosedNode>
         <ClosedNode>/test_alu |media|BELGELER|Workspaces|Xilinx|processor|test_alu.v</ClosedNode>
         <ClosedNode>/test_branch E:|Workspaces|Xilinx|processor|test_branch.v</ClosedNode>
         <ClosedNode>/test_branch |media|BELGELER|Workspaces|Xilinx|processor|test_branch.v</ClosedNode>
         <ClosedNode>/test_clock_divider E:|Workspaces|Xilinx|processor|test_clock_divider.v</ClosedNode>
         <ClosedNode>/test_clock_divider |media|BELGELER|Workspaces|Xilinx|processor|test_clock_divider.v</ClosedNode>
         <ClosedNode>/test_control_unit |media|BELGELER|Workspaces|Xilinx|processor|test_control_unit.v</ClosedNode>
         <ClosedNode>/test_control_with_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_control_with_fetch.v</ClosedNode>
         <ClosedNode>/test_data_memory |media|BELGELER|Workspaces|Xilinx|processor|test_data_memory.v</ClosedNode>
         <ClosedNode>/test_decode_unit E:|Workspaces|Xilinx|processor|test_decode_unit.v</ClosedNode>
         <ClosedNode>/test_decode_unit |media|BELGELER|Workspaces|Xilinx|processor|test_decode_unit.v</ClosedNode>
         <ClosedNode>/test_fetch E:|Workspaces|Xilinx|processor|test_fetch.v</ClosedNode>
         <ClosedNode>/test_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_fetch.v</ClosedNode>
         <ClosedNode>/test_fpga E:|Workspaces|Xilinx|processor|test_fpga.v</ClosedNode>
         <ClosedNode>/test_fpga |media|BELGELER|Workspaces|Xilinx|processor|test_fpga.v</ClosedNode>
         <ClosedNode>/test_hazard E:|Workspaces|Xilinx|processor|test_hazard.v</ClosedNode>
         <ClosedNode>/test_hazard |media|BELGELER|Workspaces|Xilinx|processor|test_hazard.v</ClosedNode>
         <ClosedNode>/test_interrupt E:|Workspaces|Xilinx|processor|test_interrupt.v</ClosedNode>
         <ClosedNode>/test_interrupt |media|BELGELER|Workspaces|Xilinx|processor|test_interrupt.v</ClosedNode>
         <ClosedNode>/test_organisation E:|Workspaces|Xilinx|processor|test_organisation.v</ClosedNode>
         <ClosedNode>/test_organisation |media|BELGELER|Workspaces|Xilinx|processor|test_organisation.v</ClosedNode>
         <ClosedNode>/test_pipeline_control_registers E:|Workspaces|Xilinx|processor|test_pipeline_control_registers.v</ClosedNode>
         <ClosedNode>/test_pipeline_control_registers |media|BELGELER|Workspaces|Xilinx|processor|test_pipeline_control_registers.v</ClosedNode>
         <ClosedNode>/test_processor E:|Workspaces|Xilinx|processor|test_processor.v</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v</ClosedNode>
         <ClosedNode>/test_register_file E:|Workspaces|Xilinx|processor|test_register_file.v</ClosedNode>
         <ClosedNode>/test_register_file |media|BELGELER|Workspaces|Xilinx|processor|test_register_file.v</ClosedNode>
         <ClosedNode>/test_sub E:|Workspaces|Xilinx|processor|test_sub.v</ClosedNode>
         <ClosedNode>/test_sub |media|BELGELER|Workspaces|Xilinx|processor|test_sub.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>test_fpga (E:/Workspaces/Xilinx/processor/test_fpga.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000194000000020000000000000000000000000200000064ffffffff000000810000000300000002000001940000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>test_fpga (E:/Workspaces/Xilinx/processor/test_fpga.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000160000000010000000100000000000000000000000064ffffffff000000810000000000000001000001600000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Post-Place &amp; Route Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000155000000010000000100000000000000000000000064ffffffff000000810000000000000001000001550000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Post-Place &amp; Route Model</CurrentItem>
   </ItemView>
   <ItemView engineview="PostMapSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/test_add |media|BELGELER|Workspaces|Xilinx|processor|test_add.v</ClosedNode>
         <ClosedNode>/test_alu |media|BELGELER|Workspaces|Xilinx|processor|test_alu.v</ClosedNode>
         <ClosedNode>/test_branch |media|BELGELER|Workspaces|Xilinx|processor|test_branch.v</ClosedNode>
         <ClosedNode>/test_control_unit |media|BELGELER|Workspaces|Xilinx|processor|test_control_unit.v</ClosedNode>
         <ClosedNode>/test_control_with_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_control_with_fetch.v</ClosedNode>
         <ClosedNode>/test_data_memory |media|BELGELER|Workspaces|Xilinx|processor|test_data_memory.v</ClosedNode>
         <ClosedNode>/test_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_fetch.v</ClosedNode>
         <ClosedNode>/test_hazard |media|BELGELER|Workspaces|Xilinx|processor|test_hazard.v</ClosedNode>
         <ClosedNode>/test_interrupt |media|BELGELER|Workspaces|Xilinx|processor|test_interrupt.v</ClosedNode>
         <ClosedNode>/test_organisation |media|BELGELER|Workspaces|Xilinx|processor|test_organisation.v</ClosedNode>
         <ClosedNode>/test_pipeline_control_registers |media|BELGELER|Workspaces|Xilinx|processor|test_pipeline_control_registers.v</ClosedNode>
         <ClosedNode>/test_processor |media|BELGELER|Workspaces|Xilinx|processor|test_processor.v</ClosedNode>
         <ClosedNode>/test_register_file |media|BELGELER|Workspaces|Xilinx|processor|test_register_file.v</ClosedNode>
         <ClosedNode>/test_sub |media|BELGELER|Workspaces|Xilinx|processor|test_sub.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Unassigned User Library Modules</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001ee000000020000000000000000000000000200000064ffffffff000000810000000300000002000001ee0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Unassigned User Library Modules</CurrentItem>
   </ItemView>
   <ItemView engineview="PostMapSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000113000000010000000100000000000000000000000064ffffffff000000810000000000000001000001130000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="PostTransSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/test_add |media|BELGELER|Workspaces|Xilinx|processor|test_add.v</ClosedNode>
         <ClosedNode>/test_alu |media|BELGELER|Workspaces|Xilinx|processor|test_alu.v</ClosedNode>
         <ClosedNode>/test_branch |media|BELGELER|Workspaces|Xilinx|processor|test_branch.v</ClosedNode>
         <ClosedNode>/test_control_unit |media|BELGELER|Workspaces|Xilinx|processor|test_control_unit.v</ClosedNode>
         <ClosedNode>/test_control_with_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_control_with_fetch.v</ClosedNode>
         <ClosedNode>/test_data_memory |media|BELGELER|Workspaces|Xilinx|processor|test_data_memory.v</ClosedNode>
         <ClosedNode>/test_fetch |media|BELGELER|Workspaces|Xilinx|processor|test_fetch.v</ClosedNode>
         <ClosedNode>/test_hazard |media|BELGELER|Workspaces|Xilinx|processor|test_hazard.v</ClosedNode>
         <ClosedNode>/test_interrupt |media|BELGELER|Workspaces|Xilinx|processor|test_interrupt.v</ClosedNode>
         <ClosedNode>/test_organisation |media|BELGELER|Workspaces|Xilinx|processor|test_organisation.v</ClosedNode>
         <ClosedNode>/test_pipeline_control_registers |media|BELGELER|Workspaces|Xilinx|processor|test_pipeline_control_registers.v</ClosedNode>
         <ClosedNode>/test_register_file |media|BELGELER|Workspaces|Xilinx|processor|test_register_file.v</ClosedNode>
         <ClosedNode>/test_sub |media|BELGELER|Workspaces|Xilinx|processor|test_sub.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>test_processor (E:/Workspaces/Xilinx/processor/test_processor.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >13</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000194000000020000000000000000000000000200000064ffffffff000000810000000300000002000001940000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>test_processor (E:/Workspaces/Xilinx/processor/test_processor.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="PostTransSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Design Utilities</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000010a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000010a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Design Utilities</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_CDC" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000010a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000010a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="PostTransSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>ISim Simulator</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000010a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000010a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>ISim Simulator</CurrentItem>
   </ItemView>
</Project>
