$date
	Sun Dec 26 11:42:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module control_tb $end
$var wire 1 ! reg_write $end
$var wire 1 " mem_write $end
$var wire 1 # mem_to_reg $end
$var wire 1 $ mem_read $end
$var wire 1 % branch $end
$var wire 1 & alu_src $end
$var wire 2 ' alu_op [1:0] $end
$var reg 7 ( instruction [6:0] $end
$scope module cntrl $end
$var wire 7 ) instruction [6:0] $end
$var reg 2 * alu_op [1:0] $end
$var reg 1 & alu_src $end
$var reg 1 % branch $end
$var reg 1 $ mem_read $end
$var reg 1 # mem_to_reg $end
$var reg 1 " mem_write $end
$var reg 1 ! reg_write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 *
b110011 )
b110011 (
b10 '
0&
0%
0$
0#
0"
1!
$end
#20
b0 '
b0 *
1$
1#
1&
b11 (
b11 )
#40
1"
0$
0!
x#
b100011 (
b100011 )
#60
b1 '
b1 *
1%
0"
0&
b1100011 (
b1100011 )
#80
