Flow report for top_seven_seg_decoder
Thu Mar 09 21:21:54 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Flow Summary                                                                           ;
+---------------------------------+------------------------------------------------------+
; Flow Status                     ; EDA Netlist Writer Failed - Thu Mar 09 21:21:54 2017 ;
; Quartus II 32-bit Version       ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition        ;
; Revision Name                   ; top_seven_seg_decoder                                ;
; Top-level Entity Name           ; sev_seg_decoder                                      ;
; Family                          ; Cyclone V                                            ;
; Device                          ; 5CGXFC7D6F31C6                                       ;
; Timing Models                   ; Preliminary                                          ;
; Logic utilization               ; < 1 %                                                ;
;     Combinational ALUTs         ; 8 / 112,960 ( < 1 % )                                ;
;     Memory ALUTs                ; 0 / 56,480 ( 0 % )                                   ;
;     Dedicated logic registers   ; 0 / 225,920 ( 0 % )                                  ;
; Total registers                 ; 0                                                    ;
; Total pins                      ; 11 / 522 ( 2 % )                                     ;
; Total virtual pins              ; 0                                                    ;
; Total block memory bits         ; 0 / 7,024,640 ( 0 % )                                ;
; DSP Blocks                      ; 0 / 156 ( 0 % )                                      ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                        ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                        ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                        ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                        ;
; Total PLLs                      ; 0 / 16 ( 0 % )                                       ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                        ;
+---------------------------------+------------------------------------------------------+


+-------------------------------------------+
; Flow Settings                             ;
+-------------------+-----------------------+
; Option            ; Setting               ;
+-------------------+-----------------------+
; Start date & time ; 03/09/2017 21:20:39   ;
; Main task         ; Compilation           ;
; Revision Name     ; top_seven_seg_decoder ;
+-------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                 ;
+-------------------------------------+---------------------------------+-----------------------+-----------------+----------------+
; Assignment Name                     ; Value                           ; Default Value         ; Entity Name     ; Section Id     ;
+-------------------------------------+---------------------------------+-----------------------+-----------------+----------------+
; COMPILER_SIGNATURE_ID               ; 273440548079862.148911963909244 ; --                    ; --              ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                     ; --                    ; --              ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)       ; <None>                ; --              ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                              ; --                    ; --              ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                               ; --                    ; --              ; --             ;
; PARTITION_COLOR                     ; 16764057                        ; --                    ; sev_seg_decoder ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING           ; --                    ; sev_seg_decoder ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                          ; --                    ; sev_seg_decoder ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                    ; --                    ; --              ; --             ;
; TOP_LEVEL_ENTITY                    ; sev_seg_decoder                 ; top_seven_seg_decoder ; --              ; --             ;
+-------------------------------------+---------------------------------+-----------------------+-----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:04     ; 1.0                     ; 308 MB              ; 00:00:02                           ;
; Fitter                    ; 00:00:38     ; 1.0                     ; 936 MB              ; 00:00:38                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 292 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:27     ; 1.0                     ; 539 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 278 MB              ; 00:00:00                           ;
; Total                     ; 00:01:10     ; --                      ; --                  ; 00:00:44                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; MS14Q0           ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; MS14Q0           ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; MS14Q0           ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; MS14Q0           ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; MS14Q0           ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top_seven_seg_decoder -c top_seven_seg_decoder
quartus_fit --read_settings_files=off --write_settings_files=off top_seven_seg_decoder -c top_seven_seg_decoder
quartus_asm --read_settings_files=off --write_settings_files=off top_seven_seg_decoder -c top_seven_seg_decoder
quartus_sta top_seven_seg_decoder -c top_seven_seg_decoder
quartus_eda --read_settings_files=off --write_settings_files=off top_seven_seg_decoder -c top_seven_seg_decoder



