

================================================================
== Synthesis Summary Report of 'smul'
================================================================
+ General Information: 
    * Date:           Sun Sep 19 13:01:27 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        streamMul
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |       Modules      | Issue|       | Latency | Latency | Iteration|         | Trip |          |         |    |           |           |     |
    |       & Loops      | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +--------------------+------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ smul              |     -|  -1.57|        -|        -|         -|        -|     -|        no|  1 (~0%)|   -|  122 (~0%)|  299 (~0%)|    -|
    | o VITIS_LOOP_9_1   |     -|  -7.30|        -|        -|         1|        1|     -|       yes|        -|   -|          -|          -|    -|
    | o VITIS_LOOP_14_2  |     -|  -7.30|       64|  640.000|         3|        1|    63|       yes|        -|   -|          -|          -|    -|
    +--------------------+------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+

