
*** Running vivado
    with args -log log_mel_spectrogram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source log_mel_spectrogram.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source log_mel_spectrogram.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 470.574 ; gain = 184.789
Command: read_checkpoint -auto_incremental -incremental C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/utils_1/imports/synth_1/log_mel_spectrogram.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/utils_1/imports/synth_1/log_mel_spectrogram.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 479.668 ; gain = 9.094
Command: synth_design -top log_mel_spectrogram -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4328
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1310.875 ; gain = 439.062
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'log_mel_spectrogram' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/log_mel.v:2]
INFO: [Synth 8-6157] synthesizing module 'input_counter' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/input_counter/input_counter.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'input_counter' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/input_counter/input_counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'framing' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/framing/framimg.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
	Parameter TOTAL_DATA bound to: 15104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'framing' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/framing/framimg.v:2]
INFO: [Synth 8-6157] synthesizing module 'hann_window' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
	Parameter FRAME_LEN bound to: 1024 - type: integer 
	Parameter TOTAL_DATA bound to: 91136 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hann_window_rom' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hann_window_rom' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hann_window' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window.v:2]
INFO: [Synth 8-6157] synthesizing module 'FFT' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/FFT.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Butterfly' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter RH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Butterfly' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'Butterfly__parameterized0' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter RH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Butterfly__parameterized0' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Butterfly.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized0' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized0' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'Twiddle' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Twiddle.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Twiddle' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Twiddle.v:5]
INFO: [Synth 8-6157] synthesizing module 'Multiply' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Multiply.v:5]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiply' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/Multiply.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized0' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 256 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized1' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized1' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized2' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized2' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized0' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized1' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized3' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized3' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized4' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized4' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized1' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized2' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized5' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized5' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized6' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized6' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized2' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit__parameterized3' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
	Parameter N bound to: 1024 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized7' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized7' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized8' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized8' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit__parameterized3' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FFT' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/FFT.v:5]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/count/count.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/count/count.v:2]
INFO: [Synth 8-6157] synthesizing module 'bit_reversal_count' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/bit_reversal_count/bit_reversal_count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bit_reversal_count' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/bit_reversal_count/bit_reversal_count.v:2]
INFO: [Synth 8-6157] synthesizing module 'select_buffer' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'select_buffer' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'squared' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/squared/squared.v:2]
	Parameter I_BW bound to: 14 - type: integer 
	Parameter O_BW bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'squared' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/squared/squared.v:2]
INFO: [Synth 8-6157] synthesizing module 'mel_filter' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter.v:2]
	Parameter I_BW bound to: 27 - type: integer 
	Parameter O_BW bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mel_filter_coef' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter_coef.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mel_filter_coef' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter_coef.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mel_filter' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/mel_filter/mel_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'log' [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/log/log.v:2]
	Parameter I_BW bound to: 30 - type: integer 
	Parameter O_BW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'log' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/log/log.v:2]
INFO: [Synth 8-6155] done synthesizing module 'log_mel_spectrogram' (0#1) [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/log_mel.v:2]
WARNING: [Synth 8-6014] Unused sequential element mu_do_re_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:264]
WARNING: [Synth 8-6014] Unused sequential element mu_do_im_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:265]
WARNING: [Synth 8-6014] Unused sequential element mu_do_en_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:271]
WARNING: [Synth 8-6014] Unused sequential element mu_en_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/fft/SdfUnit.v:248]
WARNING: [Synth 8-6014] Unused sequential element cushion_input_counter_do_en_reg was removed.  [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/log_mel.v:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1892.711 ; gain = 1020.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.711 ; gain = 1020.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.711 ; gain = 1020.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/constrs_1/new/log_mel.xdc]
Finished Parsing XDC File [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/constrs_1/new/log_mel.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/constrs_1/new/log_mel.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/log_mel_spectrogram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/log_mel_spectrogram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2603.117 ; gain = 0.672
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.890 . Memory (MB): peak = 2603.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:01:41 . Memory (MB): peak = 2606.789 ; gain = 1734.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:59 ; elapsed = 00:01:55 . Memory (MB): peak = 2606.789 ; gain = 1734.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:59 ; elapsed = 00:01:55 . Memory (MB): peak = 2606.789 ; gain = 1734.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:02:52 . Memory (MB): peak = 2606.789 ; gain = 1734.977
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 64    
	   2 Input   30 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 60    
	   3 Input   15 Bit       Adders := 60    
	   3 Input   14 Bit       Adders := 15    
	   2 Input   14 Bit       Adders := 30    
	   2 Input   10 Bit       Adders := 46    
	   2 Input    6 Bit       Adders := 2880  
	   2 Input    5 Bit       Adders := 1536  
	   2 Input    4 Bit       Adders := 768   
	   2 Input    3 Bit       Adders := 384   
+---Registers : 
	              896 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 192   
	               14 Bit    Registers := 7131  
	               10 Bit    Registers := 49    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 111   
+---ROMs : 
	                    ROMs := 30    
+---Muxes : 
	   2 Input  896 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 5765  
	   2 Input   31 Bit        Muxes := 192   
	   2 Input   30 Bit        Muxes := 978   
	   4 Input   30 Bit        Muxes := 192   
	   2 Input   29 Bit        Muxes := 192   
	   2 Input   28 Bit        Muxes := 192   
	   2 Input   27 Bit        Muxes := 192   
	   2 Input   26 Bit        Muxes := 192   
	   2 Input   25 Bit        Muxes := 192   
	   2 Input   24 Bit        Muxes := 192   
	   2 Input   23 Bit        Muxes := 192   
	   2 Input   22 Bit        Muxes := 192   
	   2 Input   21 Bit        Muxes := 192   
	   2 Input   20 Bit        Muxes := 192   
	   2 Input   19 Bit        Muxes := 192   
	   2 Input   18 Bit        Muxes := 192   
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 192   
	   2 Input   16 Bit        Muxes := 192   
	   2 Input   15 Bit        Muxes := 192   
	   2 Input   14 Bit        Muxes := 368   
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 192   
	   2 Input   12 Bit        Muxes := 192   
	   2 Input   11 Bit        Muxes := 192   
	   2 Input   10 Bit        Muxes := 238   
	   2 Input    9 Bit        Muxes := 192   
	   2 Input    8 Bit        Muxes := 192   
	   2 Input    7 Bit        Muxes := 192   
	   2 Input    6 Bit        Muxes := 192   
	   2 Input    5 Bit        Muxes := 192   
	   2 Input    4 Bit        Muxes := 192   
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 865   
	   2 Input    1 Bit        Muxes := 821   
	   4 Input    1 Bit        Muxes := 195   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multiplied2, operation Mode is: A*B.
DSP Report: operator multiplied2 is absorbed into DSP multiplied2.
DSP Report: operator multiplied2 is absorbed into DSP multiplied2.
DSP Report: Generating DSP multiplied2, operation Mode is: A*B.
DSP Report: operator multiplied2 is absorbed into DSP multiplied2.
DSP Report: operator multiplied2 is absorbed into DSP multiplied2.
DSP Report: Generating DSP multiplied2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplied2 is absorbed into DSP multiplied2.
DSP Report: operator multiplied2 is absorbed into DSP multiplied2.
DSP Report: Generating DSP multiplied1, operation Mode is: A*B.
DSP Report: operator multiplied1 is absorbed into DSP multiplied1.
DSP Report: operator multiplied1 is absorbed into DSP multiplied1.
DSP Report: Generating DSP multiplied1, operation Mode is: A*B.
DSP Report: operator multiplied1 is absorbed into DSP multiplied1.
DSP Report: operator multiplied1 is absorbed into DSP multiplied1.
DSP Report: Generating DSP multiplied1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplied1 is absorbed into DSP multiplied1.
DSP Report: operator multiplied1 is absorbed into DSP multiplied1.
DSP Report: Generating DSP windowed, operation Mode is: A*B.
DSP Report: operator windowed is absorbed into DSP windowed.
DSP Debug: swapped A/B pins for adder 000002DDD084AC10
DSP Debug: swapped A/B pins for adder 000002DDD0850850
DSP Report: Generating DSP power0/data_o0, operation Mode is: A*B.
DSP Report: operator power0/data_o0 is absorbed into DSP power0/data_o0.
DSP Report: Generating DSP power0/data_o, operation Mode is: C+A*B.
DSP Report: operator power0/data_o is absorbed into DSP power0/data_o.
DSP Report: operator power0/data_o0 is absorbed into DSP power0/data_o.
DSP Report: Generating DSP power1/data_o0, operation Mode is: A*B.
DSP Report: operator power1/data_o0 is absorbed into DSP power1/data_o0.
DSP Report: Generating DSP power1/data_o, operation Mode is: C+A*B.
DSP Report: operator power1/data_o is absorbed into DSP power1/data_o.
DSP Report: operator power1/data_o0 is absorbed into DSP power1/data_o.
DSP Report: Generating DSP power2/data_o0, operation Mode is: A*B.
DSP Report: operator power2/data_o0 is absorbed into DSP power2/data_o0.
DSP Report: Generating DSP power2/data_o, operation Mode is: C+A*B.
DSP Report: operator power2/data_o is absorbed into DSP power2/data_o.
DSP Report: operator power2/data_o0 is absorbed into DSP power2/data_o.
DSP Report: Generating DSP MU/arbr, operation Mode is: A2*B2.
DSP Report: register TW/ff_re_reg is absorbed into DSP MU/arbr.
DSP Report: register bf2_do_re_reg is absorbed into DSP MU/arbr.
DSP Report: operator MU/arbr is absorbed into DSP MU/arbr.
DSP Report: Generating DSP MU/aibi, operation Mode is: A2*B2.
DSP Report: register TW/ff_im_reg is absorbed into DSP MU/aibi.
DSP Report: register bf2_do_im_reg is absorbed into DSP MU/aibi.
DSP Report: operator MU/aibi is absorbed into DSP MU/aibi.
DSP Report: Generating DSP MU/arbi, operation Mode is: A2*B2.
DSP Report: register TW/ff_im_reg is absorbed into DSP MU/arbi.
DSP Report: register bf2_do_re_reg is absorbed into DSP MU/arbi.
DSP Report: operator MU/arbi is absorbed into DSP MU/arbi.
DSP Report: Generating DSP MU/aibr, operation Mode is: A2*B2.
DSP Report: register TW/ff_re_reg is absorbed into DSP MU/aibr.
DSP Report: register bf2_do_im_reg is absorbed into DSP MU/aibr.
DSP Report: operator MU/aibr is absorbed into DSP MU/aibr.
DSP Report: Generating DSP SU2/MU/arbr, operation Mode is: A2*B2.
DSP Report: register SU2/TW/ff_re_reg is absorbed into DSP SU2/MU/arbr.
DSP Report: register SU2/bf2_do_re_reg is absorbed into DSP SU2/MU/arbr.
DSP Report: operator SU2/MU/arbr is absorbed into DSP SU2/MU/arbr.
DSP Report: Generating DSP SU2/MU/aibi, operation Mode is: A2*B2.
DSP Report: register SU2/TW/ff_im_reg is absorbed into DSP SU2/MU/aibi.
DSP Report: register SU2/bf2_do_im_reg is absorbed into DSP SU2/MU/aibi.
DSP Report: operator SU2/MU/aibi is absorbed into DSP SU2/MU/aibi.
DSP Report: Generating DSP SU2/MU/arbi, operation Mode is: A2*B2.
DSP Report: register SU2/TW/ff_im_reg is absorbed into DSP SU2/MU/arbi.
DSP Report: register SU2/bf2_do_re_reg is absorbed into DSP SU2/MU/arbi.
DSP Report: operator SU2/MU/arbi is absorbed into DSP SU2/MU/arbi.
DSP Report: Generating DSP SU2/MU/aibr, operation Mode is: A2*B2.
DSP Report: register SU2/TW/ff_re_reg is absorbed into DSP SU2/MU/aibr.
DSP Report: register SU2/bf2_do_im_reg is absorbed into DSP SU2/MU/aibr.
DSP Report: operator SU2/MU/aibr is absorbed into DSP SU2/MU/aibr.
DSP Report: Generating DSP SU3/MU/arbr, operation Mode is: A2*B2.
DSP Report: register SU3/TW/ff_re_reg is absorbed into DSP SU3/MU/arbr.
DSP Report: register SU3/bf2_do_re_reg is absorbed into DSP SU3/MU/arbr.
DSP Report: operator SU3/MU/arbr is absorbed into DSP SU3/MU/arbr.
DSP Report: Generating DSP SU3/MU/aibi, operation Mode is: A2*B2.
DSP Report: register SU3/TW/ff_im_reg is absorbed into DSP SU3/MU/aibi.
DSP Report: register SU3/bf2_do_im_reg is absorbed into DSP SU3/MU/aibi.
DSP Report: operator SU3/MU/aibi is absorbed into DSP SU3/MU/aibi.
DSP Report: Generating DSP SU3/MU/arbi, operation Mode is: A2*B2.
DSP Report: register SU3/TW/ff_im_reg is absorbed into DSP SU3/MU/arbi.
DSP Report: register SU3/bf2_do_re_reg is absorbed into DSP SU3/MU/arbi.
DSP Report: operator SU3/MU/arbi is absorbed into DSP SU3/MU/arbi.
DSP Report: Generating DSP SU3/MU/aibr, operation Mode is: A2*B2.
DSP Report: register SU3/TW/ff_re_reg is absorbed into DSP SU3/MU/aibr.
DSP Report: register SU3/bf2_do_im_reg is absorbed into DSP SU3/MU/aibr.
DSP Report: operator SU3/MU/aibr is absorbed into DSP SU3/MU/aibr.
DSP Report: Generating DSP SU4/MU/arbr, operation Mode is: A2*B2.
DSP Report: register SU4/TW/ff_re_reg is absorbed into DSP SU4/MU/arbr.
DSP Report: register SU4/bf2_do_re_reg is absorbed into DSP SU4/MU/arbr.
DSP Report: operator SU4/MU/arbr is absorbed into DSP SU4/MU/arbr.
DSP Report: Generating DSP SU4/MU/aibi, operation Mode is: A2*B2.
DSP Report: register SU4/TW/ff_im_reg is absorbed into DSP SU4/MU/aibi.
DSP Report: register SU4/bf2_do_im_reg is absorbed into DSP SU4/MU/aibi.
DSP Report: operator SU4/MU/aibi is absorbed into DSP SU4/MU/aibi.
DSP Report: Generating DSP SU4/MU/arbi, operation Mode is: A2*B2.
DSP Report: register SU4/TW/ff_im_reg is absorbed into DSP SU4/MU/arbi.
DSP Report: register SU4/bf2_do_re_reg is absorbed into DSP SU4/MU/arbi.
DSP Report: operator SU4/MU/arbi is absorbed into DSP SU4/MU/arbi.
DSP Report: Generating DSP SU4/MU/aibr, operation Mode is: A2*B2.
DSP Report: register SU4/TW/ff_re_reg is absorbed into DSP SU4/MU/aibr.
DSP Report: register SU4/bf2_do_im_reg is absorbed into DSP SU4/MU/aibr.
DSP Report: operator SU4/MU/aibr is absorbed into DSP SU4/MU/aibr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:06:45 . Memory (MB): peak = 2606.789 ; gain = 1734.977
---------------------------------------------------------------------------------
 Sort Area is mel_filter__GBM1 multiplied1_5 : 0 0 : 2701 3995 : Used 3 time 0
 Sort Area is mel_filter__GBM1 multiplied1_5 : 0 1 : 1294 3995 : Used 3 time 0
 Sort Area is mel_filter__GBM1 multiplied2_0 : 0 0 : 2701 3995 : Used 3 time 0
 Sort Area is mel_filter__GBM1 multiplied2_0 : 0 1 : 1294 3995 : Used 3 time 0
 Sort Area is log_mel_spectrogram__GC0 power0/data_o_a : 0 0 : 1574 1574 : Used 1 time 0
 Sort Area is log_mel_spectrogram__GC0 power1/data_o_d : 0 0 : 1574 1574 : Used 1 time 0
 Sort Area is log_mel_spectrogram__GC0 power2/data_o_f : 0 0 : 1574 1574 : Used 1 time 0
 Sort Area is SdfUnit MU/aibi_0 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is SdfUnit MU/aibr_3 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is SdfUnit MU/arbi_4 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is SdfUnit MU/arbr_2 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU2/MU/aibi_3 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU2/MU/aibr_0 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU2/MU/arbi_2 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU2/MU/arbr_4 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU3/MU/aibi_7 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU3/MU/aibr_5 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU3/MU/arbi_6 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU3/MU/arbr_8 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU4/MU/aibi_9 : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU4/MU/aibr_b : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU4/MU/arbi_c : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is FFT__GBM1 SU4/MU/arbr_a : 0 0 : 1522 1522 : Used 3 time 0
 Sort Area is log_mel_spectrogram__GC0 power0/data_o0_9 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is log_mel_spectrogram__GC0 power1/data_o0_c : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is log_mel_spectrogram__GC0 power2/data_o0_e : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is log_mel_spectrogram__GC0 windowed_7 : 0 0 : 1494 1494 : Used 1 time 0
 Sort Area is mel_filter__GBM1 multiplied1_6 : 0 0 : 1330 1330 : Used 3 time 0
 Sort Area is mel_filter__GBM1 multiplied2_3 : 0 0 : 1330 1330 : Used 3 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+-------------------+---------------+----------------+
|Module Name     | RTL Object        | Depth x Width | Implemented As | 
+----------------+-------------------+---------------+----------------+
|hann_window_rom | window_rom        | 1024x14       | LUT            | 
|mel_filter_coef | non_zero_info_rom | 1024x57       | LUT            | 
|mel_filter_coef | non_zero_info_rom | 1024x57       | LUT            | 
|hann_window     | h0/window_rom     | 1024x14       | LUT            | 
+----------------+-------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mel_filter  | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B            | 18     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | (PCIN>>17)+A*B | 18     | 10     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hann_window | A*B            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | A*B            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B          | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|squared     | A*B            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B          | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|squared     | A*B            | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B          | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|SdfUnit     | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A2*B2          | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:09 ; elapsed = 00:07:15 . Memory (MB): peak = 2606.789 ; gain = 1734.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-94371.0/oG. 22601.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:08 ; elapsed = 00:10:45 . Memory (MB): peak = 2986.520 ; gain = 2114.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/hann_window/hann_window.v:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.srcs/sources_1/imports/verilog/select_buffer/select_buffer.v:22]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:53 ; elapsed = 00:13:14 . Memory (MB): peak = 2986.520 ; gain = 2114.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:25 ; elapsed = 00:14:14 . Memory (MB): peak = 3043.336 ; gain = 2171.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:26 ; elapsed = 00:14:18 . Memory (MB): peak = 3043.336 ; gain = 2171.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:56 ; elapsed = 00:15:21 . Memory (MB): peak = 3043.336 ; gain = 2171.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:56 ; elapsed = 00:15:22 . Memory (MB): peak = 3043.336 ; gain = 2171.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:03 ; elapsed = 00:15:36 . Memory (MB): peak = 3043.336 ; gain = 2171.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:03 ; elapsed = 00:15:37 . Memory (MB): peak = 3043.336 ; gain = 2171.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|log_mel_spectrogram | FFT0/SU1/DB1/buf_re_reg[511][13] | 512    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT0/SU1/DB1/buf_im_reg[511][13] | 511    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT0/SU1/DB2/buf_re_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT0/SU1/DB2/buf_im_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT0/SU2/DB1/buf_re_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT0/SU2/DB1/buf_im_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT0/SU2/DB2/buf_re_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT0/SU2/DB2/buf_im_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT0/SU3/DB1/buf_re_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT0/SU3/DB1/buf_im_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT0/SU3/DB2/buf_re_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU3/DB2/buf_im_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB1/buf_re_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB1/buf_im_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB2/buf_re_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT0/SU4/DB2/buf_im_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU1/DB1/buf_re_reg[511][13] | 512    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT1/SU1/DB1/buf_im_reg[511][13] | 511    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT1/SU1/DB2/buf_re_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT1/SU1/DB2/buf_im_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT1/SU2/DB1/buf_re_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT1/SU2/DB1/buf_im_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT1/SU2/DB2/buf_re_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT1/SU2/DB2/buf_im_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT1/SU3/DB1/buf_re_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT1/SU3/DB1/buf_im_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT1/SU3/DB2/buf_re_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU3/DB2/buf_im_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB1/buf_re_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB1/buf_im_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB2/buf_re_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT1/SU4/DB2/buf_im_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU1/DB1/buf_re_reg[511][13] | 512    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT2/SU1/DB1/buf_im_reg[511][13] | 511    | 14    | NO           | NO                 | YES               | 0      | 224     | 
|log_mel_spectrogram | FFT2/SU1/DB2/buf_re_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT2/SU1/DB2/buf_im_reg[255][13] | 256    | 14    | NO           | NO                 | YES               | 0      | 112     | 
|log_mel_spectrogram | FFT2/SU2/DB1/buf_re_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT2/SU2/DB1/buf_im_reg[127][13] | 128    | 14    | NO           | NO                 | YES               | 0      | 56      | 
|log_mel_spectrogram | FFT2/SU2/DB2/buf_re_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT2/SU2/DB2/buf_im_reg[63][13]  | 64     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|log_mel_spectrogram | FFT2/SU3/DB1/buf_re_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT2/SU3/DB1/buf_im_reg[31][13]  | 32     | 14    | NO           | NO                 | YES               | 0      | 14      | 
|log_mel_spectrogram | FFT2/SU3/DB2/buf_re_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU3/DB2/buf_im_reg[15][13]  | 16     | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB1/buf_re_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB1/buf_im_reg[7][13]   | 8      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB2/buf_re_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|log_mel_spectrogram | FFT2/SU4/DB2/buf_im_reg[3][13]   | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
+--------------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|SdfUnit     | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FFT__GBM1   | A'*B'        | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mel_filter  | PCIN>>17+A*B | 17     | 4      | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | A*B          | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B        | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|squared     | A*B          | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B        | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|squared     | A*B          | 30     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|squared     | C+A*B        | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hann_window | (A*B)'       | 13     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |BUFG    |      1|
|2     |CARRY4  |  35159|
|3     |DSP48E1 |     73|
|7     |LUT1    |   1632|
|8     |LUT2    |  61320|
|9     |LUT3    |  12612|
|10    |LUT4    | 100602|
|11    |LUT5    | 101238|
|12    |LUT6    | 100132|
|13    |MUXF7   |   4213|
|14    |MUXF8   |   1924|
|15    |SRL16E  |    252|
|16    |SRLC32E |   2604|
|17    |FDCE    |  19779|
|18    |FDRE    |   2100|
|19    |IBUF    |     18|
|20    |OBUF    |    897|
+------+--------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:04 ; elapsed = 00:15:38 . Memory (MB): peak = 3043.336 ; gain = 2171.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:19 ; elapsed = 00:14:46 . Memory (MB): peak = 3043.336 ; gain = 1457.445
Synthesis Optimization Complete : Time (s): cpu = 00:09:04 ; elapsed = 00:15:44 . Memory (MB): peak = 3043.336 ; gain = 2171.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3043.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 3070.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 18427507
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:51 ; elapsed = 00:17:30 . Memory (MB): peak = 3070.273 ; gain = 2590.605
Write ShapeDB Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3070.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kawada/log-mel-spectrogram/log-mel-spectrogram.runs/synth_1/log_mel_spectrogram.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3070.273 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file log_mel_spectrogram_utilization_synth.rpt -pb log_mel_spectrogram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 13:46:28 2024...
