
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -661 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {F:/CEDT projects/color_mixer_fpga/references/clock_divideBy3/pa.fromNetlist.tcl}
# create_project -name clock_divideBy3 -dir "F:/CEDT projects/color_mixer_fpga/references/clock_divideBy3/planAhead_run_5" -part xc3s50antqg144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "F:/CEDT projects/color_mixer_fpga/references/clock_divideBy3/clkBy3.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {F:/CEDT projects/color_mixer_fpga/references/clock_divideBy3} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "clkBy3.ucf" [current_fileset -constrset]
Adding file 'F:/CEDT projects/color_mixer_fpga/references/clock_divideBy3/clkBy3.ucf' to fileset 'constrs_1'
# add_files [list {clkBy3.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50antqg144-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design clkBy3.ngc ...
WARNING:NetListWriters:298 - No output is written to clkBy3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file clkBy3.edif ...
ngc2edif: Total memory usage is 78168 kilobytes

Parsing EDIF File [./planAhead_run_5/clock_divideBy3.data/cache/clkBy3_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/clock_divideBy3.data/cache/clkBy3_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [F:/CEDT projects/color_mixer_fpga/references/clock_divideBy3/clkBy3.ucf]
Finished Parsing UCF File [F:/CEDT projects/color_mixer_fpga/references/clock_divideBy3/clkBy3.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 64e018fd
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 483.016 ; gain = 79.531
startgroup
set_property package_pin P60 [get_ports clk_in]
endgroup
startgroup
set_property package_pin P70 [get_ports clk_out]
endgroup
set_property is_loc_fixed false [get_ports [list  clk_out]]
set_property is_loc_fixed true [get_ports [list  clk_out]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Apr 21 21:27:15 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
