19-5246; Rev 0; 4/10
           20-Bit, Single-Channel, Ultra-Low-Power,
       Delta-Sigma ADC with 2-Wire Serial Interface
                            General Description                                                                  Features
                                                                                                                                    MAX11208
The MAX11208 is an ultra-low-power (< 300FA active                  S 20-Bit Full-Scale Resolution
current), high-resolution, serial-output ADC. This device                 20-Bit Noise-Free Resolution at 13.75sps_
provides the highest resolution per unit power in the                     19-Bit Noise-Free Resolution at 120sps
industry and is optimized for applications that require             S 720nVRMS Noise (MAX11208B)
very high dynamic range with low power, such as sen-                S 3ppm INL
sors on a 4mA to 20mA industrial control loop. The                  S No Missing Codes
MAX11208 provides a high-accuracy internal oscillator               S Ultra-Low Power Dissipation
that requires no external components.                                     Operating Mode Current Drain < 300µA (max)_
When used with the specified data rates, the internal                     Sleep Mode Current Drain < 0.1µA
digital filter provides more than 80dB rejection of 50Hz or         S 2.7V to 3.6V Analog Supply Voltage Range
60Hz line noise. The MAX11208 provides a simple 2-wire              S 1.7V to 3.6V Digital and I/O Supply Voltage Range
serial interface in the space-saving, 10-pin FMAXM pack-            S Fully Differential Signal Inputs
age. The MAX11208 operates over the -40NC to +85NC
                                                                    S Fully Differential Reference Inputs
temperature range.
                                                                    S Internal System Clock
                                        Applications                      2.4576MHz (MAX11208A)_
                                                                          2.2528MHz (MAX11208B)
        Sensor Measurement (Temperature and                         S External Clock
        Pressure)
                                                                    S Serial 2-Wire Interface (Clock Input and Data
        Portable Instrumentation                                      Output)
        Battery Applications                                        S On-Demand Offset and Gain Self-Calibration
        Weigh Scales                                                S -40°C to +85°C Operating Temperature Range
                                                                    S ±2kV ESD Protection
                                                                    S Lead(Pb)-Free and RoHS-Compliant µMAX
                                                                      Package
                                                                                             Ordering Information
                                                                                                               OUTPUT RATE
                                                                            PART           PIN-PACKAGE
                                                                                                                  (sps)
                                                                     MAX11208AEUB+         10 FMAX                   120
                                                                     MAX11208BEUB+         10 FMAX                  13.75
                                                                    Note: All devices are specified over the -40NC to +85NC oper-
                                                                    ating temperature range.
                                                                    +Denotes a lead(Pb)-free/RoHS-compliant package.
                                                                                                       Selector Guide
        RESOLUTION              4-WIRE SPI, 16-PIN QSOP,         4-WIRE SPI,                         2-WIRE SERIAL,
           (BITS)                PROGRAMMABLE GAIN              16-PIN QSOP                            10-PIN μMAX
                                                                                                MAX11201 (with buffers)
               24                      MAX11210                     MAX11200
                                                                                               MAX11202 (without buffers)
               20                      MAX11206                     MAX11207                           MAX11208
               18                      MAX11209                     MAX11211                           MAX11212
               16                      MAX11213                     MAX11203                           MAX11205
µMAX is a registered trademark of Maxim Integrated Products, Inc.
                       ________________________________________________________________ Maxim Integrated Products   1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.


           20-Bit, Single-Channel, Ultra-Low-Power,
           Delta-Sigma ADC with 2-Wire Serial Interface
           ABSOLUTE MAXIMUM RATINGS
MAX11208
           Any Pin to GND.....................................................-0.3V to +3.9V      Continuous Power Dissipation (TA = +70NC)
           AVDD to GND........................................................-0.3V to +3.9V        10-Pin FMAX (derate 5.6mW/NC above +70NC)...........444mW
           DVDD to GND.......................................................-0.3V to +3.9V       Operating Temperature Range........................... -40NC to +85NC
           Analog Inputs (AINP, AINN, REFP, REFN)                                                 Junction Temperature......................................................+150NC
             to GND ............................................. -0.3V to (VAVDD + 0.3V)         Storage Temperature Range............................. -55NC to +150NC
           Digital Inputs and Digital Outputs                                                     Lead Temperature (soldering, 10s).................................+300NC
             to GND ............................................. -0.3V to (VDVDD + 0.3V)         Soldering Temperature (reflow).......................................+260NC
           ESDHB (AVDD, AINP, AINN, REFP, REFN, DVDD, CLK, CS,
             SCLK, RDY/DOUT, GND) . ............................... Q2kV (Note 1)
           Note 1: Human Body Model to specification MIL-STD-883 Method 3015.7.
           Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
           operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
           maximum rating conditions for extended periods may affect device reliability.
           ELECTRICAL CHARACTERISTICS
           (VAVDD = +3.6V, VDVDD = +1.8V, VREFP - VREFN = VAVDD; internal clock, TA = TMIN to TMAX, unless otherwise noted. Typical values
           are at TA = +25NC under normal conditions, unless otherwise noted.)
                        PARAMETER                         SYMBOL                               CONDITIONS                           MIN         TYP        MAX         UNITS
           ADC PERFORMANCE
                                                                         MAX11208A                                                               19
           Noise-Free Resolution (Notes 2, 3)                NFR                                                                                                         Bits
                                                                         MAX11208B                                                               20
                                                                         MAX11208A                                                               2.1
           Thermal Noise (Notes 2, 3)                         VN                                                                                                       FVRMS
                                                                         MAX11208B                                                              0.72
           Integral Nonlinearity                              INL        (Note 4)                                                    -10                    +10      ppmFSR
           Zero Error                                        VOFF        After calibration, VREFP - VREFN = 2.5V                     -13          1         +13      ppmFSR
           Zero Drift                                                                                                                            50                    nV/NC
                                                                         After calibration, VREFP - VREFN = 2.5V
           Full-Scale Error                                                                                                          -30          3         +30      ppmFSR
                                                                         (Note 5)
                                                                                                                                                                     ppmFSR/
           Full-Scale Error Drift                                                                                                               0.05
                                                                                                                                                                       NC
                                                                         AVDD DC rejection                                           70          80
           Power-Supply Rejection                                                                                                                                        dB
                                                                         DVDD DC Rejection                                           90         100
           ANALOG INPUTS/REFERENCE INPUTS
                                                                         DC rejection                                                90         123
           Common-Mode Rejection                             CMR         50Hz/60Hz rejection, MAX11208A                              90                                  dB
                                                                         50Hz/60Hz rejection, MAX11208B                              144
           Normal-Mode 50Hz Rejection                      NMR50         MAX11208B (Note 6)                                          65         80.5                     dB
           Normal-Mode 60Hz Rejection                      NMR60         MAX11208B (Note 6)                                          73          87                      dB
           Common-Mode Voltage Range                                                                                                GND                   VAVDD           V
                                                                                                                                               GND -
                                                                         Low input voltage
                                                                                                                                               30mV
           Absolute Input Voltage                                                                                                                                         V
                                                                                                                                             VAVDD +
                                                                         High input voltage
                                                                                                                                              30mV
           DC Input Leakage                                              Sleep mode (Note 2)                                                     ±1                      FA
           AIN Dynamic Input Current                                                                                                              5                      FA
           2   _______________________________________________________________________________________


          20-Bit, Single-Channel, Ultra-Low-Power,
      Delta-Sigma ADC with 2-Wire Serial Interface
ELECTRICAL CHARACTERISTICS (continued)
                                                                                                                                  MAX11208
(VAVDD = +3.6V, VDVDD = +1.8V, VREFP - VREFN = VAVDD; internal clock, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25NC under normal conditions, unless otherwise noted.)
          PARAMETER                SYMBOL                     CONDITIONS                    MIN      TYP      MAX     UNITS
REF Dynamic Input Current                                                                             7.5               FA
AIN Input Capacitance                                                                                 10                pF
REF Input Capacitance                                                                                 15                pF
AIN Voltage Range                             VAINP - VAINN                                -VREF             +VREF       V
REF Voltage Range                                                                                            VAVDD       V
                                              MAX11208A                                              246
Input Sampling Rate                    fS                                                                               kHz
                                              MAX11208B                                              225
                                              MAX11208A                                              246
REF Sampling Rate                                                                                                       kHz
                                              MAX11208B                                              225
LOGIC INPUTS (SCLK, CLK)
Input Current                                 Input leakage current                                   Q1                FA
                                                                                                              0.3 x
Input Low Voltage                     VIL                                                                                V
                                                                                                             VDVDD
                                                                                            0.7 x
Input High Voltage                    VIH                                                                                V
                                                                                           VDVDD
Input Hysteresis                     VHYS                                                            200                mV
                                              MAX11208A                                             2.4576
External Clock                                                                                                         MHz
                                              MAX11208B                                             2.2528
LOGIC OUTPUTS (RDY/DOUT)
Output Low Level                      VOL     IOL = 1mA, also tested for VDVDD = 3.6V                          0.4       V
                                                                                            0.9 x
Output High Level                     VOH     IOH = 1mA, also tested for VDVDD = 3.6V                                    V
                                                                                           VDVDD
Floating State Leakage Current                Output leakage current                                 Q10                FA
Floating State Output
                                                                                                       9                pF
Capacitance
POWER REQUIREMENTS
Analog Supply Voltage                AVDD                                                    2.7               3.6       V
Digital Supply Voltage               DVDD                                                    1.7               3.6       V
Total Operating Current                       (AVDD + DVDD)                                          230      300       FA
DVDD Operating Current                                                                                45       60       FA
AVDD Operating Current                                                                               185      245       FA
AVDD Sleep Current                                                                                    0.4       2       FA
DVDD Sleep Current                                                                                   0.35       2       FA
2-WIRE SERIAL-INTERFACE TIMING CHARACTERISTICS
SCLK Frequency                       fSCLK                                                                      5      MHz
SCLK Pulse Width Low                   t1     60/40 duty cycle 5MHz clock                    80                         ns
SCLK Pulse Width High                  t2     40/60 duty cycle 5MHz clock                    80                         ns
SCLK Rising Edge to Data Valid
                                       t3                                                                      40       ns
Transition Time
                     _______________________________________________________________________________________   3


           20-Bit, Single-Channel, Ultra-Low-Power,
           Delta-Sigma ADC with 2-Wire Serial Interface
MAX11208
           ELECTRICAL CHARACTERISTICS (continued)
           (VAVDD = +3.6V, VDVDD = +1.8V, VREFP - VREFN = VAVDD; internal clock, TA = TMIN to TMAX, unless otherwise noted. Typical values
           are at TA = +25NC under normal conditions, unless otherwise noted.)
                        PARAMETER                 SYMBOL                     CONDITIONS                      MIN         TYP     MAX   UNITS
           SCLK Rising Edge Data Hold
                                                      t4      Allows for positive edge data read               3                        ns
           Time
           RDY/DOUT Fall to SCLK Rising
                                                      t5                                                       0                        ns
           Edge
           Next Data Update Time; No Read                     MAX11208A                                                  155
                                                      t6                                                                                Fs
           Allowed                                            MAX11208B                                                  169
                                                              MAX11208A                                                   8.6
           Data Conversion Time                       t7                                                                                ms
                                                              MAX11208B                                                   73
           Data Ready Time After Calibration                  MAX11208A                                                  208.3
                                                      t8                                                                                ms
           Starts (CAL + CNV)                                 MAX11208B                                                  256.1
           SCLK High After RDY/DOUT Goes                      MAX11208A                                        0                 8.6
                                                      t9                                                                                ms
           Low to Activate Sleep Mode                         MAX11208B                                        0                 73
           Time from RDY/DOUT Low to                          MAX11208A                                        0                 8.6
           SCLK High for Sleep-Mode                   t10                                                                               ms
           Activation                                         MAX11208B                                        0                 73
           Data Ready Time After Wake-Up                      MAX11208A                                                   8.6
                                                      t11                                                                               ms
           from Sleep Mode                                    MAX11208B                                                   73
           Data Ready Time After Calibration                  MAX11208A                                                  208.4
           from Sleep-Mode Wake-Up (CAL               t12                                                                               ms
           + CNV)                                             MAX11208B                                                  256.2
           Note   2:   These specifications are not fully tested and are guaranteed by design and/or characterization.
           Note   3:   VAINP = VAINN.
           Note   4:   ppmFSR is parts per million of full-scale range.
           Note   5:   Positive full-scale error includes zero-scale errors.
           Note   6:   The MAX11208A has no normal-mode rejection at 50Hz or 60Hz.
           4   _______________________________________________________________________________________


                          20-Bit, Single-Channel, Ultra-Low-Power,
                      Delta-Sigma ADC with 2-Wire Serial Interface
                                                                                                                                                        Typical Operating Characteristics
                                                                                                                                                                                                                                                                                              MAX11208
(VAVDD = 3.6V, VDVDD = 1.8V, VREFP - VREFN = AVDD; internal clock; TA = TMIN to TMAX, unless otherwise specified. Typical values
are at TA = +25NC.)
                                 ANALOG ACTIVE CURRENT                                                                          ANALOG ACTIVE CURRENT                                                                        ANALOG SLEEP CURRENT vs. AVDD
                             vs. AVDD VOLTAGE (MAX11208A)                                                                   vs. AVDD VOLTAGE (MAX11208B)                                                                    VOLTAGE (MAX11208A/MAX11208B)
                240                                                                                            240                                                                                                  1.0
                                                                               MAX11208 toc01                                                                                    MAX11208 toc02                                                                              MAX11208 toc03
                            VDVDD = 1.8V                                                                                VDVDD = 1.8V                                                                                        VDVDD = 1.8V
                220                                                                                            220
                                                                                                                                                                                                                    0.8
                                            TA = +85°C                                                                                   TA = +85°C
                200                                                                                            200
 CURRENT (µA)                                                                                   CURRENT (µA)                                                                                      CURRENT (µA)
                                            TA = +25°C                                                                                   TA = +25°C                                                                 0.6
                180                                                                                            180
                160                         TA = -45°C                                                         160                       TA = -45°C                                                                 0.4
                140                                                                                            140
                                                                                                                                                                                                                                                               TA = -45°C
                                                                                                                                                                                                                    0.2                          TA = +85°C
                120                                                                                            120                                                                                                                TA = +25°C
                100                                                                                            100                                                                                                   0
                      2.70      2.85    3.00        3.15     3.30   3.45   3.60                                      2.70    2.85    3.00        3.15        3.30    3.45      3.60                                       2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 3.5 3.6
                                        AVDD VOLTAGE (V)                                                                               AVDD VOLTAGE (V)                                                                                    AVDD VOLTAGE (V)
                                 ACTIVE SUPPLY CURRENT                                                                          ACTIVE SUPPLY CURRENT                                                                           SLEEP CURRENT vs. TEMPERATURE
                             vs. TEMPERATURE (MAX11208A)                                                                    vs. TEMPERATURE (MAX11208B)                                                                             (MAX11208A/MAX11208B)
                300                                                                                            300                                                                                                  1.0
                                                                             MAX11208 toc04                                                                                      MAX11208 toc05                                                                              MAX11208 toc06
                                                                                                                                                                                                                            VAVDD = 3.6V
                                                                                                                                                                                                                            VDVDD = 1.8V
                250                                                                                            250
                                                                                                                                                                                                                    0.8
                                  TOTAL
                                                                                                                               TOTAL
                200                                                                                            200
CURRENT (µA)                                                                                    CURRENT (µA)                                                                                      CURRENT (µA)
                                 VAVDD = 3.6V                                                                                VAVDD = 3.6V                                                                           0.6
                150                                                                                            150
                                                                                                                                                                                                                    0.4
                100                                                                                            100
                                 VDVDD = 1.8V
                                                                                                                               VDVDD = 1.8V                                                                         0.2                        VDVDD      TOTAL
                 50                                                                                            50                                                                                                                VAVDD
                  0                                                                                             0                                                                                                    0
                      -45      -25     -5      15      35      55    75    95                                        -45     -25    -5      15          35      55        75   95                                         -45     -25    -5    15    35       55   75       95
                                        TEMPERATURE (°C)                                                                             TEMPERATURE (°C)                                                                                      TEMPERATURE (°C)
                                 DIGITAL ACTIVE CURRENT                                                                  DIGITAL SLEEP CURRENT vs. DVDD                                                                         INTERNAL OSCILLATOR FREQUENCY
                                    vs. DVDD VOLTAGE                                                                    VOLTAGE (MAX11208A/MAX11208B)                                                                                  vs. TEMPERATURE
                130                                                                                            3.0                                                                                                  2.6
                                                                            MAX11208 toc07                                                                                       MAX11208 toc08                                                                              MAX11208 toc09
                         VAVDD = 3.6V                                                                                   VAVDD = 3.6V                                                                                            VDVDD = 1.8V
                120      TA = +85°C, +25°C, -45°C                                                                                                                                                                               VAVDD = 3.0V
                                                                                                               2.5                                           TA = -45°C                                             2.5                             MAX11208A
                110
                                                                                                                                                                                                  FREQUENCY (MHz)
                100                         MAX11208A                                                          2.0                            TA = +25°C                                                            2.4
CURRENT (µA)                                                                                    CURRENT (µA)
                90
                                                                                                               1.5                                                                                                  2.3                             MAX11208B
                80
                70                                          MAX11208B                                          1.0                                                                                                  2.2
                                                                                                                                                                TA = +85°C
                60
                                                                                                               0.5                                                                                                  2.1
                50
                 40                                                                                             0                                                                                                   2.0
                      1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6                                                    1.7 1.9 2.1 2.3 2.5 2.7 2.9 3.1 3.3 3.5                                                              -45     -25    -5    15    35       55   75       95
                                        DVDD VOLTAGE (V)                                                                               DVDD VOLTAGE (V)                                                                                    TEMPERATURE (°C)
                                            _______________________________________________________________________________________   5


           20-Bit, Single-Channel, Ultra-Low-Power,
           Delta-Sigma ADC with 2-Wire Serial Interface
                                                                                                                                                             Typical Operating Characteristics (continued)
MAX11208
           (VAVDD = 3.6V, VDVDD = 1.8V, VREFP - VREFN = AVDD; internal clock; TA = TMIN to TMAX, unless otherwise specified. Typical values
           are at TA = +25NC.)
                                         INTERNAL OSCILLATOR FREQUENCY                                                                                                          OFFSET ERROR vs. VREF                                                                                        OFFSET ERROR vs. TEMPERATURE
                                                vs. AVDD VOLTAGE                                                                                                               (MAX11208A/MAX11208B)                                                                                            (MAX11208A/MAX11208B)
                              2.6                                                                                                                            2.0                                                                                                                 2.5
                                                                                               MAX11208 toc10                                                                                                                          MAX11208 toc11                                                                                       MAX11208 toc12
                                         VDVDD = 1.8V                                                                                                                     VREF = VREFP - VREFN                                                                                             CALIBRATED AT +25°C
                                                                                                                                                             1.5
                              2.5                                                                                                                                                                      TA = +25°C                                                                2.0
                                                                     MAX11208A
                                                                                                                OFFSET ERROR (ppmFSR)                                                                                                                   OFFSET ERROR (ppmFSR)
           FREQUENCY (MHz)
                                                                                                                                                             1.0
                              2.4                                                                                                                                                                                                                                                1.5
                                                                                                                                                             0.5
                              2.3                                                                                                                                                                                                                                                1.0
                                                                     MAX11208B                                                                                 0           TA = +85°C         TA = -45°C
                              2.2                                                                                                                                                                                                                                                0.5
                                                                                                                                                             -0.5
                              2.1                                                                                                                            -1.0                                                                                                                  0
                                    2.70      2.85     3.00       3.15        3.30    3.45   3.60                                                                   1.0       1.5       2.0      2.5         3.0         3.5        4.0                                                -45    -25     -5         15   35      55     75    95
                                                       AVDD VOLTAGE (V)                                                                                                                 VREF VOLTAGE (V)                                                                                               TEMPERATURE (°C)
                                         INTEGRAL NONLINEARITY vs. INPUT                                                                                             FULL-SCALE ERROR vs. TEMPERATURE                                                                                               PSRR vs. FREQUENCY
                                         VOLTAGE (MAX11208A/MAX11208B)                                                                                                    (MAX11208A/MAX11208B)                                                                                                        (MAX11208A)
                              10                                                                                                                              10                                                                                                                  0
                                                                                               MAX11208 toc13                                                                                                                         MAX11208 toc14                                                                                        MAX11208 toc15
                                           VAVDD = 3.0V                                                                                                                                                            VREF = 2.5V
                                                                                                                      NORMALIZED FULL-SCALE ERROR (ppmFSR)
                                8          VDVDD = 1.8V                                                                                                        8
                                                                                                                                                                                              +FS ERROR                                                                          -20
                                6          VREF = 2.5V                                                                                                         6
                                           VIN(CM) = 1.5V                                                                                                                                                                                                                        -40
                                4                                                                                                                              4
                                                        TA = +85°C
           INL (ppmFSR)
                                2                                                                                                                              2
                                                                                                                                                                                                                                                        PSRR (dB)
                                                                              TA = +25°C                                                                                                                                                                                         -60
                                0                                                                                                                              0
                                                                                                                                                                                                                                                                                 -80
                               -2                                                                                                                             -2                                                                                                                              VAVDD
                               -4                                             TA = -45°C                                                                      -4                                                                                                                -100
                               -6                                                                                                                             -6                                                                                                                              VDVDD
                                                                                                                                                                                                         -FS ERROR                                                              -120
                               -8                                                                                                                             -8
                              -10                                                                                                                            -10                                                                                                                -140
                                    -2.5 -2.0 -1.5 -1.0 -0.5 0           0.5 1.0 1.5 2.0 2.5                                                                        -45      -25     -5         15      35          55         75                                                      1        10              100    1k          10k    100k
                                                       INPUT VOLTAGE (V)                                                                                                             TEMPERATURE (°C)                                                                                                      FREQUENCY (Hz)
                                                     PSRR vs. FREQUENCY                                                                                                          CMRR vs. FREQUENCY                                                                                     NORMAL-MODE FREQUENCY RESPONSE
                                                        (MAX11208B)                                                                                                            (MAX11208A/MAX11208B)                                                                                             (MAX11208A)
                               0                                                                                                                               0                                                                                                                   0
                                                                                               MAX11208 toc16                                                                                                                         MAX11208 toc17                                                                                        MAX11208 toc18
                              -20                                                                                                                            -20                                                                                                                 -20
                              -40                                                                                                                            -40                                                                                                                 -40
           PSRR (dB)                                                                                            CMRR (dB)                                                                                                                               GAIN (dB)
                              -60                                                                                                                            -60                                                                                                                 -60
                              -80                                                                                                                            -80                                                                                                                 -80
                                             VAVDD
                                                                                                                                                                                              MAX11208A
                             -100                                                                                                                       -100                                                                                                                    -100
                                            VDVDD
                             -120                                                                                                                       -120                                  MAX11208B                                                                         -120
                             -140                                                                                                                       -140                                                                                                                    -140
                                     1           10         100          1k          10k     100k                                                                    1          10        100           1k           10k            100k                                               1                   10               100            1k
                                                        FREQUENCY (Hz)                                                                                                                   FREQUENCY (Hz)                                                                                                    FREQUENCY (Hz)
           6   _______________________________________________________________________________________


          20-Bit, Single-Channel, Ultra-Low-Power,
      Delta-Sigma ADC with 2-Wire Serial Interface
                                                                 Typical Operating Characteristics (continued)
                                                                                                                                                                                      MAX11208
(VAVDD = 3.6V, VDVDD = 1.8V, VREFP - VREFN = AVDD; internal clock; TA = TMIN to TMAX, unless otherwise specified. Typical values
are at TA = +25NC.)
                                 NORMAL-MODE FREQUENCY RESPONSE                                                        NORMAL MODE REJECTION OF 50Hz TO 60Hz
                                          (MAX11208B)                                                                             (MAX11208B)
                            0                                                                                          0
                                                                      MAX11208 toc19                                                                                 MAX11208 toc20
                           -20                                                                                        -20
                           -40                                                                                        -40
              GAIN (dB)                                                                                  GAIN (dB)
                           -60                                                                                        -60
                           -80                                                                                        -80
                          -100                                                                                       -100
                          -120                                                                                       -120
                          -140                                                                                       -140
                                 1          10          100          1k                                                     40    45     50        55    60    65   70
                                            FREQUENCY (Hz)                                                                                   FREQUENCY (Hz)
                                                                                                                                                  Functional Diagram
                                                                  TIMING                                                    CLOCK GENERATOR             CLK
                                     AVDD
                                     DVDD
                                     GND
                                     AINP
                                                                                                                             DIGITAL LOGIC              SCLK
                                                                                       DIGITAL FILTER                         AND SERIAL-
                                     AINN
                                                    3RD-ORDER                             (SINC4)                              INTERFACE
                                                   DELTA-SIGMA                                                               CONTROLLER                 RDY/DOUT
                                     REFP          MODULATOR
                                     REFN
                                                                                                        MAX11208
                            _______________________________________________________________________________________   7


           20-Bit, Single-Channel, Ultra-Low-Power,
           Delta-Sigma ADC with 2-Wire Serial Interface
MAX11208
                                                                                                           Pin Configuration
                                                     TOP VIEW
                                                             GND 1                 10 CLK
                                                            REFP   2               9   SCLK
                                                                        MAX11208
                                                            REFN   3               8   RDY/DOUT
                                                            AINN   4               7   DVDD
                                                            AINP   5               6   AVDD
                                                                         µMAX
                                                                                                              Pin Description
            PIN     NAME                                                        FUNCTION
             1       GND     Ground. Ground reference for analog and digital circuitry.
                             Differential Reference Positive Input. REFP must be more positive than REFN. Connect REFP to a
             2      REFP
                             voltage between AVDD and GND.
                             Differential Reference Negative Input. REFN must be more negative than REFP. Connect REFN to a voltage
             3      REFN
                             between AVDD and GND.
             4       AINN    Negative Fully Differential Analog Input
             5       AINP    Positive Fully Differential Analog Input
             6      AVDD     Analog Supply Voltage. Connect a supply voltage between +2.7V to +3.6V with respect to GND.
             7      DVDD     Digital Supply Voltage. Connect a digital supply voltage between +1.7V to +3.6V with respect to GND.
                           Data-Ready Output/Serial-Data Output. This output serves a dual function. In addition to the serial-data
             8    RDY/DOUT output function, the RDY/DOUT also indicates that the data is ready when the RDY is logic-low. RDY/DOUT
                           changes on the falling edge of SCLK.
             9      SCLK     Serial-Clock Input. Apply an external serial clock to SCLK.
                             External Clock Signal Input. The internal clock shuts down when CLK is driven by an external clock. Use a
             10      CLK
                             2.4576MHz oscillator (MAX11208A) or a 2.2528MHz oscillator (MAX11208B).
           8   _______________________________________________________________________________________


          20-Bit, Single-Channel, Ultra-Low-Power,
      Delta-Sigma ADC with 2-Wire Serial Interface
                        Detailed Description                                                          Analog Inputs
                                                                                                                            MAX11208
                                                              The MAX11208 accepts two analog inputs (AINP and
The MAX11208 is an ultra-low-power (< 240FA active),
                                                              AINN). The modulator input range is bipolar (-VREF to
high-resolution, low-speed, serial-output ADC. This
                                                              +VREF).
device provides the highest resolution per unit power in
the industry and is optimized for applications that require                                     Internal Oscillator
very high dynamic range with low power, such as sen-          The MAX11208 incorporates a highly stable internal
sors on a 4mA to 20mA industrial control loop.                oscillator that provides the system clock. The system
The MAX11208 provides a high-accuracy internal oscil-         clock runs the internal state machine and is trimmed to
lator, which requires no external components. When            2.4576MHz (MAX11208A) or 2.2528MHz (MAX11208B).
used with the specified data rates, the internal digital      The internal oscillator clock is divided down to run the
filter provides more than 80dB rejection of 50Hz or 60Hz      digital and analog timing.
line noise. The MAX11208 provides a simple, system-                                                        Reference
friendly, 2-wire serial interface in the space-saving,        The MAX11208 provides differential inputs REFP and
10-pin FMAX package.                                          REFN, for an external reference voltage. Connect the
                            Power-On Reset (POR)              external reference directly across the REFP and REFN
The MAX11208 utilizes power-on reset (POR) supply-            to obtain the differential reference voltage. The common-
monitoring circuitry on both the digital supply (DVDD)        mode voltage range for VREFP and VREFN is between 0
and the analog supply (AVDD). The POR circuitry               and VAVDD. The differential voltage range for REFP and
ensures proper device default conditions after either a       REFN is 1V to VAVDD.
digital or analog power-sequencing event.                                                               Digital Filter
The MAX11208 performs a self-calibration operation as         The MAX11208 contains an on-chip, digital lowpass filter
part of the startup initialization sequence whenever a        that processes the 1-bit data stream from the modulator
digital POR is triggered. It is important to have a stable    using a SINC4 (sinx/x)4 response. When the device is
reference voltage available at the REFP and REFN pins         operating in single-cycle conversion mode, the filter is
to ensure an accurate calibration cycle. If the reference     reset at the end of the conversion cycle. When operat-
voltage is not stable during a POR event, the part should     ing in continuous conversion latent mode, the filter is not
be calibrated once the reference has stabilized. The part     reset. The SINC4 filter has a -3dB frequency equal to
can be programmed for calibration by using 26 SCLKs           24% of the data rate.
as shown in Figure 3.
                                                                                          Serial-Digital Interface
The digital POR trigger threshold is approximately 1.2V       The MAX11208 communicates through a 2-wire serial
and has 100mV of hysteresis. The analog POR trigger           interface with a clock input and data output. The output
threshold is approximately 1.25V and has 100mV of hys-        rate is predetermined based on the package option
teresis. Both POR circuits have lowpass filters that pre-     (MAX11208A at 120sps and MAX11208B at 13.75sps).
vent high-frequency supply glitches from triggering the
POR. The analog supply (AVDD) and the digital supply                                                    2-Wire Interface
(DVDD) pins should be bypassed using 0.1FF capaci-            The MAX11208 is compatible with the 2-wire interface
tors placed as close as possible to the package pin.          and uses SCLK and RDY/DOUT for serial communica-
                                                              tions. In this mode, all controls are implemented by tim-
                                                              ing the high or low phase of the SCLK. The 2-wire serial
                                                              interface only allows for data to be read out through the
                                                              RDY/DOUT output. Supply the serial clock to SCLK to
                                                              shift the conversion data out.
                  _______________________________________________________________________________________   9


           20-Bit, Single-Channel, Ultra-Low-Power,
           Delta-Sigma ADC with 2-Wire Serial Interface
MAX11208
           The RDY/DOUT is used to signal data ready, as well as                              Data Read Followed by Sleep Mode
           reading the data out when SCLK pulses are applied.             The MAX11208 can be put into sleep mode to save
           RDY/DOUT is high by default. The MAX11208 pulls RDY/           power between conversions. To activate the sleep mode,
           DOUT low when data is available at the end of conver-          idle the SCLK high any time after the RDY/DOUT output
           sion, and stays low until clock pulses are applied at SCLK     goes low (that is, after conversion data is available). It is
           input; on applying the clock pulses at SCLK, the RDY/          not required to read out all 20 bits before putting the part
           DOUT outputs the conversion data on every SCLK posi-           in sleep mode. Sleep mode is activated after the SCLK is
           tive edge. To monitor data availability, pull RDY/DOUT         held high (see Figure 4). The RDY/DOUT output is pulled
           high after reading the 20 bits of data by supplying a 25th     high once the device enters sleep mode. To come out
           SCLK pulse. The different operational modes using this         of the sleep mode, pull SCLK low. After the sleep mode
           2-wire interface are described in the following sections.      is deactivated (when the device wakes up), conversion
                                                                          starts again and RDY/DOUT goes low indicating the next
                             Data Read Following Every Conversion
                                                                          conversion data is available. See Figure 4.
           The MAX11208 indicates conversion data availability,
           as well as lets the retrieval of data through the RDY/                                       Single Conversion Mode
           DOUT output. The RDY/DOUT output idles at the value            For operating the MAX11208 in single conversion mode,
           of the last bit read unless a 25th SCLK pulse is provided,     activate and deactivate sleep mode between conver-
           causing RDY/DOUT to idle high. RDY/DOUT is pulled low          sions (as described in the Data Read Followed by Sleep
           when the conversion data is available.                         Mode section). Single conversion mode reduces power
           The timing diagram for the data read is shown in Figure        consumption by shutting down the device when idle
           1. Once a low is detected on RDY/DOUT, clock pulses            between conversions. See Figure 4.
           at SCLK clock out the data. Data is shifted out MSB first                                Single Conversion Mode with
           and is in binary two’s complement format. Once all the                                      Self-Calibration at Wakeup
           data has been shifted out, a 25th SCLK is required to          The MAX11208 can be put in self-calibration mode imme-
           pull the RDY/DOUT output back to the idle high state.          diately after wake-up from sleep mode. Self-calibration at
           See Figure 2.                                                  wake-up helps to compensate for temperature or supply
           If the data is not read before the next conversion data is     changes if the device is shut down for extensive periods.
           updated, the old data is lost, as the new data overwrites      To automatically start self-calibration at the end of sleep
           the old value.                                                 mode, all the data bits must be shifted out followed by
                                                                          the 25th SCLK edge to pull RDY/DOUT high. On the 26th
                            Data Read Followed by Self-Calibration        SCLK, keep it high for as long as shutdown is desired.
           To initiate self-calibration at the end of a data read,        Once SCLK is pulled back low, the device automatically
           provide a 26th SCLK pulse. After reading the 24 bits of        performs a self-calibration, and when the data is ready,
           conversion data, a 25th positive edge on SCLK pulls the        the RDY/DOUT output goes low. See Figure 5. This also
           RDY/DOUT output back high, indicating the end of data          achieves the purpose of single conversions with self-
           read. Provide a 26th SCLK pulse to initiate a self-calibra-    calibration.
           tion routine starting on the falling edge of the 26th SCLK.
           A subsequent falling edge of RDY/DOUT indicates data
           availability at the end of calibration. The timing is illus-
           trated in Figure 3.
           10   �������������������������������������������������������������������������������������


           20-Bit, Single-Channel, Ultra-Low-Power,
       Delta-Sigma ADC with 2-Wire Serial Interface
                                                                                                                                                                   MAX11208
                 t5                                t1
                                                            t2
SCLK                          1              2              3                  24
                         t3                                                t4
RDY/DOUT
                                   D19           D18                                 0
                                                                                                                                            t6
 CONVERSION IS DONE                                                                                                                    CONVERSION IS DONE
  DATA IS AVAILABLE                                                                                                                     DATA IS AVAILABLE
                                                                 t7
Figure 1. Timing Diagram for Data Read After Conversion
SCLK                         1               2              3                  24           25
                                                                                            25TH SLK RISING EDGE
                                                                                              PULLS RDY/DOUT
RDY/DOUT                                                                                            HIGH
                                   D19           D18                                 0
 CONVERSION IS DONE                                                                                                                    CONVERSION IS DONE
  DATA IS AVAILABLE                                                                                                                     DATA IS AVAILABLE
Figure 2. Timing Diagram for Data Read Followed by RDY/DOUT Being Asserted High Using 25th SCLK
                                                                                CALIBRATION STARTS ON 26TH SCLK
SCLK                     1               2              3             24            25           26                                        1             2
                                                                                    25TH SCLK PULLS
                                                                                    RDY/DOUT HIGH
RDY/DOUT
                                  D19        D18                           0                                                                     D19         D18
 CONVERSION IS DONE                                                                                                        CONVERSION IS DONE
  DATA IS AVAILABLE                                                                                                DATA IS AVAILABLE AFTER CALIBRATION
                                                                                                                   t8
Figure 3. Timing Diagram for Data Read Followed by Two Extra Clock Cycles for Self-Calibration
                      ______________________________________________________________________________________   11


           20-Bit, Single-Channel, Ultra-Low-Power,
           Delta-Sigma ADC with 2-Wire Serial Interface
MAX11208
                                                                                                      DEVICE ENTERS           DEVICE EXITS OUT
                                                                                                        SLEEP MODE            SLEEP MODE
            SCLK                   1         2               3                               24                                                       1         2
                                                        t9                                                            SLEEP
                                                                                                                      MODE
                                                       t10
            RDY/DOUT
                                       D19       D18                                              0                                                       D19       D18
              CONVERSION IS DONE                                                                                                     CONVERSION IS DONE
               DATA IS AVAILABLE                                                                                                      DATA IS AVAILABLE
                                                                                                                                    t11
           Figure 4. Timing Diagram for Data Read Followed by Sleep-Mode Activation; Single Conversion Timing
                                                             25TH SCLK PULLS RDY/DOUT HIGH
                                                                                                      DEVICE ENTERS           DEVICE EXITS OUT SLEEP MODE
                                                                                                        SLEEP MODE            AND STARTS CALIBRATION
            SCLK                   1         2               3                         24             25       26                                     1         2
                                                                                                                      SLEEP
                                                                   t10                                                MODE
            RDY/DOUT
                                       D19       D18                                         0                                                            D19       D18
             CONVERSION IS DONE                                                                                                       CONVERSION IS DONE
              DATA IS AVAILABLE                                                                                               DATA IS AVAILABLE AFTER CALIBRATION
                                                                                                                                    t12
           Figure 5. Timing Diagram for Sleep-Mode Activation Followed by Self-Calibration at Wake-Up
           12   �������������������������������������������������������������������������������������


          20-Bit, Single-Channel, Ultra-Low-Power,
      Delta-Sigma ADC with 2-Wire Serial Interface
                                                                                                                                         MAX11208
                         Applications Information                                                      Chip Information
See Figure 6 for the RTD temperature measurement circuit               PROCESS: BiCMOS
and Figure 7 for a resistive bridge measurement circuit.
                                           IREF2
                                                                                               Package Information
                                                                       For the latest package outline information and land patterns,
                                                    REFP               go to www.maxim-ic.com/packages. Note that a “+”, “#”, or
                                                                       “-” in the package code indicates RoHS status only. Package
                                    RREF                               drawings may show a different suffix character, but the drawing
                            IREF1                                      pertains to the package regardless of RoHS status.
                                                            MAX11208
     IREF1 = K x IREF2                              REFN                PACKAGE TYPE         PACKAGE CODE         DOCUMENT NO.
                                                    AINP
                                                                             10 µMAX               U10+2               21-0061
                     RRTD
                                                    AINN
                                                    GND
Figure 6. RTD Temperature Measurement Circuit
                                     AVDD
                                                   REFP
                                                   REFN
                                                           MAX11208
                                                   AINP
                                                   AINN
Figure 7. Resistive Bridge Measurement Circuit
                            ______________________________________________________________________________________   13


           20-Bit, Single-Channel, Ultra-Low-Power,
           Delta-Sigma ADC with 2-Wire Serial Interface
                                                                                                                                     Revision History
MAX11208
               REVISION        REVISION_                                                                                                            PAGES_
                                                                                    DESCRIPTION
               NUMBER           DATE                                                                                                               CHANGED
                   0               4/10         Initial release                                                                                          —
           Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied.
           Maxim reserves the right to change the circuitry and specifications without notice at any time.
           14                              Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
           ©   2010 Maxim Integrated Products                                             Maxim is a registered trademark of Maxim Integrated Products, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX11208AEUB+ MAX11208AEUB+T MAX11208BEUB+ MAX11208BEUB+T
