In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMDWARFLinker.a_gcc_-O0:

DWARFLinkerCompileUnit.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x0
  18:	b.eq	70 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x70>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
  24:	ldr	w1, [sp, #20]
  28:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
  2c:	stp	x0, x1, [sp, #32]
  30:	add	x0, sp, #0x20
  34:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
  38:	and	w0, w0, #0xffff
  3c:	cmp	w0, #0x2e
  40:	cset	w0, eq  // eq = none
  44:	and	w0, w0, #0xff
  48:	cmp	w0, #0x0
  4c:	b.eq	58 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x58>  // b.none
  50:	mov	w0, #0x1                   	// #1
  54:	b	74 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x74>
  58:	ldr	w1, [sp, #20]
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
  64:	ldr	w0, [x0, #24]
  68:	str	w0, [sp, #20]
  6c:	b	10 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj+0x10>
  70:	mov	w0, #0x0                   	// #0
  74:	ldp	x29, x30, [sp], #48
  78:	ret

000000000000007c <_ZN4llvm11CompileUnit11getLanguageEv>:
  7c:	stp	x29, x30, [sp, #-112]!
  80:	mov	x29, sp
  84:	str	x0, [sp, #24]
  88:	ldr	x0, [sp, #24]
  8c:	ldrh	w0, [x0, #730]
  90:	cmp	w0, #0x0
  94:	b.ne	d8 <_ZN4llvm11CompileUnit11getLanguageEv+0x5c>  // b.any
  98:	ldr	x0, [sp, #24]
  9c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
  a0:	mov	w1, #0x1                   	// #1
  a4:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
  a8:	stp	x0, x1, [sp, #40]
  ac:	add	x0, sp, #0x28
  b0:	add	x1, sp, #0x38
  b4:	mov	x8, x1
  b8:	mov	w1, #0x13                  	// #19
  bc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
  c0:	add	x0, sp, #0x38
  c4:	mov	x1, #0x0                   	// #0
  c8:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
  cc:	and	w1, w0, #0xffff
  d0:	ldr	x0, [sp, #24]
  d4:	strh	w1, [x0, #730]
  d8:	ldr	x0, [sp, #24]
  dc:	ldrh	w0, [x0, #730]
  e0:	ldp	x29, x30, [sp], #112
  e4:	ret

00000000000000e8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv>:
  e8:	stp	x29, x30, [sp, #-256]!
  ec:	mov	x29, sp
  f0:	str	x19, [sp, #16]
  f4:	str	x0, [sp, #104]
  f8:	str	wzr, [sp, #252]
  fc:	ldr	x0, [sp, #104]
 100:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 104:	ldr	x0, [sp, #104]
 108:	add	x0, x0, #0x10
 10c:	str	x0, [sp, #240]
 110:	ldr	x0, [sp, #240]
 114:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 118:	str	x0, [sp, #224]
 11c:	ldr	x0, [sp, #240]
 120:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 124:	str	x0, [sp, #216]
 128:	add	x1, sp, #0xd8
 12c:	add	x0, sp, #0xe0
 130:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	38c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x2a4>  // b.none
 140:	add	x0, sp, #0xe0
 144:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 148:	str	x0, [sp, #232]
 14c:	ldr	x0, [sp, #232]
 150:	ldrb	w0, [x0, #28]
 154:	ubfx	x0, x0, #2, #1
 158:	and	w0, w0, #0xff
 15c:	eor	w0, w0, #0x1
 160:	and	w2, w0, #0xff
 164:	ldr	x1, [sp, #232]
 168:	ldrb	w0, [x1, #28]
 16c:	bfxil	w0, w2, #0, #1
 170:	strb	w0, [x1, #28]
 174:	ldr	x0, [sp, #104]
 178:	ldr	x2, [x0]
 17c:	ldr	w0, [sp, #252]
 180:	add	w1, w0, #0x1
 184:	str	w1, [sp, #252]
 188:	mov	w1, w0
 18c:	mov	x0, x2
 190:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 194:	stp	x0, x1, [sp, #200]
 198:	add	x0, sp, #0xc8
 19c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 1a0:	and	w0, w0, #0xffff
 1a4:	cmp	w0, #0x34
 1a8:	b.eq	1c8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xe0>  // b.none
 1ac:	add	x0, sp, #0xc8
 1b0:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 1b4:	and	w0, w0, #0xffff
 1b8:	cmp	w0, #0x27
 1bc:	b.eq	1c8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xe0>  // b.none
 1c0:	mov	w0, #0x1                   	// #1
 1c4:	b	1cc <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0xe4>
 1c8:	mov	w0, #0x0                   	// #0
 1cc:	cmp	w0, #0x0
 1d0:	b.ne	374 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x28c>  // b.any
 1d4:	add	x0, sp, #0x78
 1d8:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 1dc:	add	x0, sp, #0xc8
 1e0:	add	x1, sp, #0x20
 1e4:	mov	x8, x1
 1e8:	mov	w1, #0x2                   	// #2
 1ec:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 1f0:	add	x0, sp, #0x78
 1f4:	add	x1, sp, #0x20
 1f8:	ldp	x2, x3, [x1]
 1fc:	stp	x2, x3, [x0]
 200:	ldp	x2, x3, [x1, #16]
 204:	stp	x2, x3, [x0, #16]
 208:	ldp	x2, x3, [x1, #32]
 20c:	stp	x2, x3, [x0, #32]
 210:	ldr	x1, [x1, #48]
 214:	str	x1, [x0, #48]
 218:	add	x0, sp, #0x78
 21c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 220:	and	w0, w0, #0xff
 224:	eor	w0, w0, #0x1
 228:	and	w0, w0, #0xff
 22c:	cmp	w0, #0x0
 230:	b.eq	2d4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1ec>  // b.none
 234:	add	x0, sp, #0xc8
 238:	add	x1, sp, #0x20
 23c:	mov	x8, x1
 240:	mov	w1, #0x1c                  	// #28
 244:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 248:	add	x0, sp, #0x78
 24c:	add	x1, sp, #0x20
 250:	ldp	x2, x3, [x1]
 254:	stp	x2, x3, [x0]
 258:	ldp	x2, x3, [x1, #16]
 25c:	stp	x2, x3, [x0, #16]
 260:	ldp	x2, x3, [x1, #32]
 264:	stp	x2, x3, [x0, #32]
 268:	ldr	x1, [x1, #48]
 26c:	str	x1, [x0, #48]
 270:	add	x0, sp, #0x78
 274:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 278:	and	w0, w0, #0xff
 27c:	cmp	w0, #0x0
 280:	b.eq	2b4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1cc>  // b.none
 284:	ldr	x0, [sp, #232]
 288:	ldr	w0, [x0, #24]
 28c:	mov	w1, w0
 290:	ldr	x0, [sp, #104]
 294:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 298:	and	w0, w0, #0xff
 29c:	eor	w0, w0, #0x1
 2a0:	and	w0, w0, #0xff
 2a4:	cmp	w0, #0x0
 2a8:	b.eq	2b4 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1cc>  // b.none
 2ac:	mov	w0, #0x1                   	// #1
 2b0:	b	2b8 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x1d0>
 2b4:	mov	w0, #0x0                   	// #0
 2b8:	cmp	w0, #0x0
 2bc:	b.eq	37c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x294>  // b.none
 2c0:	ldr	x0, [sp, #232]
 2c4:	ldrb	w1, [x0, #28]
 2c8:	orr	w1, w1, #0x2
 2cc:	strb	w1, [x0, #28]
 2d0:	b	37c <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x294>
 2d4:	add	x0, sp, #0x78
 2d8:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 2dc:	mov	x1, x0
 2e0:	add	x0, sp, #0xb0
 2e4:	mov	x8, x0
 2e8:	mov	x0, x1
 2ec:	bl	0 <_ZNK4llvm14DWARFFormValue10getAsBlockEv>
 2f0:	add	x0, sp, #0xb0
 2f4:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 2f8:	and	w0, w0, #0xff
 2fc:	cmp	w0, #0x0
 300:	b.eq	380 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x298>  // b.none
 304:	add	x0, sp, #0xb0
 308:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 30c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 310:	mov	x19, x0
 314:	ldr	x0, [sp, #104]
 318:	ldr	x0, [x0]
 31c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 320:	and	w0, w0, #0xff
 324:	and	x0, x0, #0xff
 328:	cmp	x19, x0
 32c:	b.ls	354 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x26c>  // b.plast
 330:	add	x0, sp, #0xb0
 334:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 338:	mov	x1, #0x0                   	// #0
 33c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 340:	ldrb	w0, [x0]
 344:	cmp	w0, #0x3
 348:	b.ne	354 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x26c>  // b.any
 34c:	mov	w0, #0x1                   	// #1
 350:	b	358 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x270>
 354:	mov	w0, #0x0                   	// #0
 358:	cmp	w0, #0x0
 35c:	b.eq	380 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x298>  // b.none
 360:	ldr	x0, [sp, #232]
 364:	ldrb	w1, [x0, #28]
 368:	orr	w1, w1, #0x2
 36c:	strb	w1, [x0, #28]
 370:	b	380 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x298>
 374:	nop
 378:	b	380 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x298>
 37c:	nop
 380:	add	x0, sp, #0xe0
 384:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 388:	b	128 <_ZN4llvm11CompileUnit20markEverythingAsKeptEv+0x40>
 38c:	nop
 390:	ldr	x19, [sp, #16]
 394:	ldp	x29, x30, [sp], #256
 398:	ret

000000000000039c <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv>:
 39c:	stp	x29, x30, [sp, #-32]!
 3a0:	mov	x29, sp
 3a4:	str	x0, [sp, #24]
 3a8:	ldr	x0, [sp, #24]
 3ac:	ldr	x1, [x0, #136]
 3b0:	ldr	x0, [sp, #24]
 3b4:	str	x1, [x0, #144]
 3b8:	ldr	x0, [sp, #24]
 3bc:	add	x0, x0, #0x28
 3c0:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 3c4:	and	w0, w0, #0xff
 3c8:	cmp	w0, #0x0
 3cc:	b.eq	414 <_ZN4llvm11CompileUnit21computeNextUnitOffsetEv+0x78>  // b.none
 3d0:	ldr	x0, [sp, #24]
 3d4:	ldr	x0, [x0, #144]
 3d8:	add	x1, x0, #0xb
 3dc:	ldr	x0, [sp, #24]
 3e0:	str	x1, [x0, #144]
 3e4:	ldr	x0, [sp, #24]
 3e8:	add	x0, x0, #0x28
 3ec:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 3f0:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 3f4:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 3f8:	mov	w2, w0
 3fc:	ldr	x0, [sp, #24]
 400:	ldr	x1, [x0, #144]
 404:	mov	w0, w2
 408:	add	x1, x1, x0
 40c:	ldr	x0, [sp, #24]
 410:	str	x1, [x0, #144]
 414:	ldr	x0, [sp, #24]
 418:	ldr	x0, [x0, #144]
 41c:	ldp	x29, x30, [sp], #32
 420:	ret

0000000000000424 <_ZN4llvm11CompileUnit20noteForwardReferenceEPNS_3DIEEPKS0_PNS_11DeclContextENS_13PatchLocationE>:
 424:	stp	x29, x30, [sp, #-64]!
 428:	mov	x29, sp
 42c:	str	x0, [sp, #56]
 430:	str	x1, [sp, #48]
 434:	str	x2, [sp, #40]
 438:	str	x3, [sp, #32]
 43c:	str	x4, [sp, #24]
 440:	ldr	x0, [sp, #56]
 444:	add	x0, x0, #0xa8
 448:	add	x4, sp, #0x18
 44c:	add	x3, sp, #0x20
 450:	add	x2, sp, #0x28
 454:	add	x1, sp, #0x30
 458:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 45c:	nop
 460:	ldp	x29, x30, [sp], #64
 464:	ret

0000000000000468 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv>:
 468:	stp	x29, x30, [sp, #-144]!
 46c:	mov	x29, sp
 470:	str	x19, [sp, #16]
 474:	str	x0, [sp, #40]
 478:	ldr	x0, [sp, #40]
 47c:	add	x0, x0, #0xa8
 480:	str	x0, [sp, #136]
 484:	ldr	x0, [sp, #136]
 488:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 48c:	str	x0, [sp, #88]
 490:	ldr	x0, [sp, #136]
 494:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 498:	str	x0, [sp, #80]
 49c:	add	x1, sp, #0x50
 4a0:	add	x0, sp, #0x58
 4a4:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 4a8:	and	w0, w0, #0xff
 4ac:	cmp	w0, #0x0
 4b0:	b.eq	560 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xf8>  // b.none
 4b4:	add	x0, sp, #0x58
 4b8:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 4bc:	str	x0, [sp, #128]
 4c0:	str	xzr, [sp, #56]
 4c4:	add	x3, sp, #0x38
 4c8:	add	x2, sp, #0x30
 4cc:	add	x1, sp, #0x40
 4d0:	add	x0, sp, #0x48
 4d4:	add	x4, sp, #0x60
 4d8:	mov	x8, x4
 4dc:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 4e0:	add	x0, sp, #0x60
 4e4:	ldr	x1, [sp, #128]
 4e8:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 4ec:	ldr	x0, [sp, #48]
 4f0:	cmp	x0, #0x0
 4f4:	b.eq	510 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xa8>  // b.none
 4f8:	ldr	x0, [sp, #48]
 4fc:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 500:	cmp	w0, #0x0
 504:	b.eq	510 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xa8>  // b.none
 508:	mov	w0, #0x1                   	// #1
 50c:	b	514 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xac>
 510:	mov	w0, #0x0                   	// #0
 514:	cmp	w0, #0x0
 518:	b.eq	534 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xcc>  // b.none
 51c:	ldr	x0, [sp, #48]
 520:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 524:	mov	w1, w0
 528:	add	x0, sp, #0x38
 52c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 530:	b	554 <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0xec>
 534:	ldr	x0, [sp, #72]
 538:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 53c:	mov	w19, w0
 540:	ldr	x0, [sp, #64]
 544:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 548:	add	x1, x19, x0
 54c:	add	x0, sp, #0x38
 550:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 554:	add	x0, sp, #0x58
 558:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 55c:	b	49c <_ZN4llvm11CompileUnit22fixupForwardReferencesEv+0x34>
 560:	nop
 564:	ldr	x19, [sp, #16]
 568:	ldp	x29, x30, [sp], #144
 56c:	ret

0000000000000570 <_ZN4llvm11CompileUnit13addLabelLowPcEml>:
 570:	stp	x29, x30, [sp, #-128]!
 574:	mov	x29, sp
 578:	str	x19, [sp, #16]
 57c:	str	x0, [sp, #56]
 580:	str	x1, [sp, #48]
 584:	str	x2, [sp, #40]
 588:	ldr	x0, [sp, #56]
 58c:	add	x19, x0, #0x200
 590:	add	x2, sp, #0x28
 594:	add	x1, sp, #0x30
 598:	add	x0, sp, #0x70
 59c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 5a0:	add	x0, sp, #0x70
 5a4:	add	x1, sp, #0x48
 5a8:	mov	x8, x1
 5ac:	mov	x1, x0
 5b0:	mov	x0, x19
 5b4:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 5b8:	nop
 5bc:	ldr	x19, [sp, #16]
 5c0:	ldp	x29, x30, [sp], #128
 5c4:	ret

00000000000005c8 <_ZN4llvm11CompileUnit16addFunctionRangeEmml>:
 5c8:	stp	x29, x30, [sp, #-64]!
 5cc:	mov	x29, sp
 5d0:	str	x0, [sp, #40]
 5d4:	str	x1, [sp, #32]
 5d8:	str	x2, [sp, #24]
 5dc:	str	x3, [sp, #16]
 5e0:	ldr	x1, [sp, #24]
 5e4:	ldr	x0, [sp, #32]
 5e8:	cmp	x1, x0
 5ec:	b.eq	608 <_ZN4llvm11CompileUnit16addFunctionRangeEmml+0x40>  // b.none
 5f0:	ldr	x0, [sp, #40]
 5f4:	add	x0, x0, #0x130
 5f8:	ldr	x3, [sp, #16]
 5fc:	ldr	x2, [sp, #24]
 600:	ldr	x1, [sp, #32]
 604:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 608:	ldr	x0, [sp, #40]
 60c:	add	x2, x0, #0x98
 610:	ldr	x1, [sp, #16]
 614:	ldr	x0, [sp, #32]
 618:	add	x0, x1, x0
 61c:	str	x0, [sp, #48]
 620:	add	x0, sp, #0x30
 624:	mov	x1, x0
 628:	mov	x0, x2
 62c:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 630:	ldr	x1, [x0]
 634:	ldr	x0, [sp, #40]
 638:	str	x1, [x0, #152]
 63c:	ldr	x0, [sp, #40]
 640:	add	x2, x0, #0xa0
 644:	ldr	x1, [sp, #16]
 648:	ldr	x0, [sp, #24]
 64c:	add	x0, x1, x0
 650:	str	x0, [sp, #56]
 654:	add	x0, sp, #0x38
 658:	mov	x1, x0
 65c:	mov	x0, x2
 660:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 664:	ldr	x1, [x0]
 668:	ldr	x0, [sp, #40]
 66c:	str	x1, [x0, #160]
 670:	nop
 674:	ldp	x29, x30, [sp], #64
 678:	ret

000000000000067c <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE>:
 67c:	stp	x29, x30, [sp, #-48]!
 680:	mov	x29, sp
 684:	str	x0, [sp, #40]
 688:	str	x1, [sp, #32]
 68c:	str	x2, [sp, #24]
 690:	ldr	x0, [sp, #32]
 694:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 698:	and	w0, w0, #0xffff
 69c:	cmp	w0, #0x11
 6a0:	cset	w0, ne  // ne = any
 6a4:	and	w0, w0, #0xff
 6a8:	cmp	w0, #0x0
 6ac:	b.eq	6c4 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x48>  // b.none
 6b0:	ldr	x0, [sp, #40]
 6b4:	add	x0, x0, #0x220
 6b8:	add	x1, sp, #0x18
 6bc:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 6c0:	b	6d4 <_ZN4llvm11CompileUnit18noteRangeAttributeERKNS_3DIEENS_13PatchLocationE+0x58>
 6c4:	ldr	x0, [sp, #40]
 6c8:	add	x0, x0, #0x238
 6cc:	add	x1, sp, #0x18
 6d0:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 6d4:	nop
 6d8:	ldp	x29, x30, [sp], #48
 6dc:	ret

00000000000006e0 <_ZN4llvm11CompileUnit21noteLocationAttributeENS_13PatchLocationEl>:
 6e0:	stp	x29, x30, [sp, #-48]!
 6e4:	mov	x29, sp
 6e8:	str	x0, [sp, #40]
 6ec:	str	x1, [sp, #32]
 6f0:	str	x2, [sp, #24]
 6f4:	ldr	x0, [sp, #40]
 6f8:	add	x0, x0, #0x248
 6fc:	add	x2, sp, #0x18
 700:	add	x1, sp, #0x20
 704:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 708:	nop
 70c:	ldp	x29, x30, [sp], #48
 710:	ret

0000000000000714 <_ZN4llvm11CompileUnit23addNamespaceAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefE>:
 714:	stp	x29, x30, [sp, #-48]!
 718:	mov	x29, sp
 71c:	str	x0, [sp, #40]
 720:	str	x1, [sp, #32]
 724:	str	x2, [sp, #24]
 728:	ldr	x0, [sp, #40]
 72c:	add	x0, x0, #0x290
 730:	add	x2, sp, #0x20
 734:	add	x1, sp, #0x18
 738:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 73c:	nop
 740:	ldp	x29, x30, [sp], #48
 744:	ret

0000000000000748 <_ZN4llvm11CompileUnit18addObjCAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 748:	stp	x29, x30, [sp, #-48]!
 74c:	mov	x29, sp
 750:	str	x0, [sp, #40]
 754:	str	x1, [sp, #32]
 758:	str	x2, [sp, #24]
 75c:	strb	w3, [sp, #23]
 760:	ldr	x0, [sp, #40]
 764:	add	x0, x0, #0x2a8
 768:	add	x3, sp, #0x17
 76c:	add	x2, sp, #0x20
 770:	add	x1, sp, #0x18
 774:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 778:	nop
 77c:	ldp	x29, x30, [sp], #48
 780:	ret

0000000000000784 <_ZN4llvm11CompileUnit18addNameAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEb>:
 784:	stp	x29, x30, [sp, #-48]!
 788:	mov	x29, sp
 78c:	str	x0, [sp, #40]
 790:	str	x1, [sp, #32]
 794:	str	x2, [sp, #24]
 798:	strb	w3, [sp, #23]
 79c:	ldr	x0, [sp, #40]
 7a0:	add	x0, x0, #0x260
 7a4:	add	x3, sp, #0x17
 7a8:	add	x2, sp, #0x20
 7ac:	add	x1, sp, #0x18
 7b0:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 7b4:	nop
 7b8:	ldp	x29, x30, [sp], #48
 7bc:	ret

00000000000007c0 <_ZN4llvm11CompileUnit18addTypeAcceleratorEPKNS_3DIEENS_23DwarfStringPoolEntryRefEbj>:
 7c0:	stp	x29, x30, [sp, #-48]!
 7c4:	mov	x29, sp
 7c8:	str	x0, [sp, #40]
 7cc:	str	x1, [sp, #32]
 7d0:	str	x2, [sp, #24]
 7d4:	strb	w3, [sp, #23]
 7d8:	str	w4, [sp, #16]
 7dc:	ldr	x0, [sp, #40]
 7e0:	add	x0, x0, #0x278
 7e4:	add	x4, sp, #0x17
 7e8:	add	x3, sp, #0x10
 7ec:	add	x2, sp, #0x20
 7f0:	add	x1, sp, #0x18
 7f4:	bl	0 <_ZN4llvmL15inFunctionScopeERNS_11CompileUnitEj>
 7f8:	nop
 7fc:	ldp	x29, x30, [sp], #48
 800:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_Znwm>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZdlPvm>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm13isPowerOf2_64Em:

0000000000000000 <_ZN4llvm13isPowerOf2_64Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	cmp	x0, #0x0
  10:	b.eq	34 <_ZN4llvm13isPowerOf2_64Em+0x34>  // b.none
  14:	ldr	x0, [sp, #8]
  18:	sub	x1, x0, #0x1
  1c:	ldr	x0, [sp, #8]
  20:	and	x0, x1, x0
  24:	cmp	x0, #0x0
  28:	b.ne	34 <_ZN4llvm13isPowerOf2_64Em+0x34>  // b.any
  2c:	mov	w0, #0x1                   	// #1
  30:	b	38 <_ZN4llvm13isPowerOf2_64Em+0x38>
  34:	mov	w0, #0x0                   	// #0
  38:	add	sp, sp, #0x10
  3c:	ret

Disassembly of section .text._ZN4llvm7Log2_64Em:

0000000000000000 <_ZN4llvm7Log2_64Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	w1, #0x2                   	// #2
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm7Log2_64Em>
  18:	mov	w1, w0
  1c:	mov	w0, #0x3f                  	// #63
  20:	sub	w0, w0, w1
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	lsr	x0, x0, #1
  10:	ldr	x1, [sp, #8]
  14:	orr	x0, x1, x0
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	lsr	x0, x0, #2
  24:	ldr	x1, [sp, #8]
  28:	orr	x0, x1, x0
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #8]
  34:	lsr	x0, x0, #4
  38:	ldr	x1, [sp, #8]
  3c:	orr	x0, x1, x0
  40:	str	x0, [sp, #8]
  44:	ldr	x0, [sp, #8]
  48:	lsr	x0, x0, #8
  4c:	ldr	x1, [sp, #8]
  50:	orr	x0, x1, x0
  54:	str	x0, [sp, #8]
  58:	ldr	x0, [sp, #8]
  5c:	lsr	x0, x0, #16
  60:	ldr	x1, [sp, #8]
  64:	orr	x0, x1, x0
  68:	str	x0, [sp, #8]
  6c:	ldr	x0, [sp, #8]
  70:	lsr	x0, x0, #32
  74:	ldr	x1, [sp, #8]
  78:	orr	x0, x1, x0
  7c:	str	x0, [sp, #8]
  80:	ldr	x0, [sp, #8]
  84:	add	x0, x0, #0x1
  88:	add	sp, sp, #0x10
  8c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <malloc>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.ne	4c <_ZN4llvm11safe_mallocEm+0x4c>  // b.any
  24:	ldr	x0, [sp, #24]
  28:	cmp	x0, #0x0
  2c:	b.ne	3c <_ZN4llvm11safe_mallocEm+0x3c>  // b.any
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	b	50 <_ZN4llvm11safe_mallocEm+0x50>
  3c:	mov	w1, #0x1                   	// #1
  40:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  44:	add	x0, x0, #0x0
  48:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  4c:	ldr	x0, [sp, #40]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	cmp	w0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm5AlignC2Em:

0000000000000000 <_ZN4llvm5AlignC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	strb	wzr, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	cmp	x0, #0x0
  20:	b.ne	44 <_ZN4llvm5AlignC1Em+0x44>  // b.any
  24:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4e                  	// #78
  30:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm5AlignC1Em>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5AlignC1Em+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x4f                  	// #79
  64:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	ldr	x0, [sp, #16]
  80:	bl	0 <_ZN4llvm5AlignC1Em>
  84:	and	w1, w0, #0xff
  88:	ldr	x0, [sp, #24]
  8c:	strb	w1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldrb	w0, [x0]
  98:	cmp	w0, #0x3f
  9c:	b.ls	c0 <_ZN4llvm5AlignC1Em+0xc0>  // b.plast
  a0:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  a4:	add	x3, x0, #0x0
  a8:	mov	w2, #0x51                  	// #81
  ac:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  b0:	add	x1, x0, #0x0
  b4:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  b8:	add	x0, x0, #0x0
  bc:	bl	0 <__assert_fail>
  c0:	nop
  c4:	ldp	x29, x30, [sp], #32
  c8:	ret

Disassembly of section .text._ZNK4llvm5Align5valueEv:

0000000000000000 <_ZNK4llvm5Align5valueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	mov	w1, w0
  14:	mov	x0, #0x1                   	// #1
  18:	lsl	x0, x0, x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm7alignToEmNS_5AlignE:

0000000000000000 <_ZN4llvm7alignToEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	add	x0, sp, #0x10
  14:	bl	0 <_ZN4llvm7alignToEmNS_5AlignE>
  18:	str	x0, [sp, #40]
  1c:	ldr	x1, [sp, #24]
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x1, x0
  28:	sub	x1, x0, #0x1
  2c:	ldr	x0, [sp, #40]
  30:	neg	x0, x0
  34:	and	x0, x1, x0
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZN4llvm9alignAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm9alignAddrEPKvNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x10
  1c:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x1, x0
  2c:	sub	x0, x0, #0x1
  30:	ldr	x1, [sp, #40]
  34:	cmp	x1, x0
  38:	b.ls	5c <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x5c>  // b.plast
  3c:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  40:	add	x3, x0, #0x0
  44:	mov	w2, #0xba                  	// #186
  48:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  4c:	add	x1, x0, #0x0
  50:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  54:	add	x0, x0, #0x0
  58:	bl	0 <__assert_fail>
  5c:	nop
  60:	ldrb	w1, [sp, #16]
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm17offsetToAlignmentEmNS_5AlignE:

0000000000000000 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	ldrb	w1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #24]
  24:	sub	x0, x1, x0
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #16]
  18:	bl	0 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits16getAsVoidPointerEPv:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits16getAsVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRef25CacheAlignedPointerTraits18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRefcvbEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRefcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRefcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef4sizeEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef4sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef4sizeEv>
  14:	add	w0, w0, #0x1
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRef7setSizeEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRef7setSizeEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x2, [sp, #24]
  14:	ldr	w0, [sp, #20]
  18:	sub	w0, w0, #0x1
  1c:	mov	w1, w0
  20:	mov	x0, x2
  24:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRef7setSizeEj>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef7subtreeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef7subtreeEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef7subtreeEj>
  18:	mov	x1, x0
  1c:	ldr	w0, [sp, #20]
  20:	lsl	x0, x0, #3
  24:	add	x0, x1, x0
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path5EntryC2EPvjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path5EntryC1EPvjj>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	w2, [sp, #12]
  10:	str	w3, [sp, #8]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [sp, #16]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	ldr	w1, [sp, #12]
  28:	str	w1, [x0, #8]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	w1, [sp, #8]
  34:	str	w1, [x0, #12]
  38:	nop
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path5EntryC2ENS0_7NodeRefEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path5EntryC1ENS0_7NodeRefEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	add	x0, sp, #0x20
  18:	mov	w1, #0x0                   	// #0
  1c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5EntryC1ENS0_7NodeRefEj>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	str	x1, [x0]
  2c:	add	x0, sp, #0x20
  30:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5EntryC1ENS0_7NodeRefEj>
  34:	mov	w1, w0
  38:	ldr	x0, [sp, #40]
  3c:	str	w1, [x0, #8]
  40:	ldr	x0, [sp, #40]
  44:	ldr	w1, [sp, #28]
  48:	str	w1, [x0, #12]
  4c:	nop
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path5Entry7subtreeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path5Entry7subtreeEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	w0, [sp, #4]
  18:	lsl	x0, x0, #3
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4sizeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4sizeEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4sizeEj>
  1c:	ldr	w0, [x0, #8]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path6offsetEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path6offsetEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15IntervalMapImpl4Path6offsetEj>
  1c:	add	x0, x0, #0xc
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path8leafSizeEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path8leafSizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path8leafSizeEv>
  14:	ldr	w0, [x0, #8]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path10leafOffsetEv:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path10leafOffsetEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15IntervalMapImpl4Path10leafOffsetEv>
  14:	add	x0, x0, #0xc
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path5validEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path5validEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path5validEv>
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	54 <_ZNK4llvm15IntervalMapImpl4Path5validEv+0x54>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path5validEv>
  34:	ldr	w19, [x0, #12]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path5validEv>
  40:	ldr	w0, [x0, #8]
  44:	cmp	w19, w0
  48:	b.cs	54 <_ZNK4llvm15IntervalMapImpl4Path5validEv+0x54>  // b.hs, b.nlast
  4c:	mov	w0, #0x1                   	// #1
  50:	b	58 <_ZNK4llvm15IntervalMapImpl4Path5validEv+0x58>
  54:	mov	w0, #0x0                   	// #0
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path6heightEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path6heightEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path6heightEv>
  14:	sub	w0, w0, #0x1
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path7subtreeEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	x0, [sp, #40]
  18:	ldr	w1, [sp, #36]
  1c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #40]
  28:	ldr	w1, [sp, #36]
  2c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>
  30:	ldr	w0, [x0, #12]
  34:	mov	w1, w0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7subtreeEj>
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path5resetEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path5resetEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	w0, [sp, #36]
  18:	sub	w0, w0, #0x1
  1c:	mov	w1, w0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  28:	mov	x19, x0
  2c:	ldr	w1, [sp, #36]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  38:	ldr	w1, [x0]
  3c:	add	x0, sp, #0x30
  40:	mov	w2, w1
  44:	ldr	x1, [x19]
  48:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  4c:	ldr	x0, [sp, #40]
  50:	ldr	w1, [sp, #36]
  54:	bl	0 <_ZN4llvm15IntervalMapImpl4Path5resetEj>
  58:	mov	x2, x0
  5c:	ldp	x0, x1, [sp, #48]
  60:	stp	x0, x1, [x2]
  64:	nop
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	w2, [sp, #44]
  18:	ldr	x19, [sp, #56]
  1c:	add	x0, sp, #0x40
  20:	ldr	w2, [sp, #44]
  24:	ldr	x1, [sp, #48]
  28:	bl	0 <_ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj>
  2c:	add	x0, sp, #0x40
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm15IntervalMapImpl4Path4pushENS0_7NodeRefEj>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #80
  48:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path7setSizeEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  20:	mov	x1, x0
  24:	ldr	w0, [sp, #16]
  28:	str	w0, [x1, #8]
  2c:	ldr	w0, [sp, #20]
  30:	cmp	w0, #0x0
  34:	b.eq	54 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj+0x54>  // b.none
  38:	ldr	w0, [sp, #20]
  3c:	sub	w0, w0, #0x1
  40:	mov	w1, w0
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  4c:	ldr	w1, [sp, #16]
  50:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setSizeEjj>
  54:	nop
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path7setRootEPvjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	w2, [sp, #44]
  18:	str	w3, [sp, #40]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>
  24:	ldr	x19, [sp, #56]
  28:	add	x0, sp, #0x40
  2c:	ldr	w3, [sp, #40]
  30:	ldr	w2, [sp, #44]
  34:	ldr	x1, [sp, #48]
  38:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>
  3c:	add	x0, sp, #0x40
  40:	mov	x1, x0
  44:	mov	x0, x19
  48:	bl	0 <_ZN4llvm15IntervalMapImpl4Path7setRootEPvjj>
  4c:	nop
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #80
  58:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path7atBeginEv:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	wzr, [sp, #44]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>
  18:	str	w0, [sp, #40]
  1c:	ldr	w1, [sp, #44]
  20:	ldr	w0, [sp, #40]
  24:	cmp	w1, w0
  28:	b.eq	68 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x68>  // b.none
  2c:	ldr	x0, [sp, #24]
  30:	ldr	w1, [sp, #44]
  34:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv>
  38:	ldr	w0, [x0, #12]
  3c:	cmp	w0, #0x0
  40:	cset	w0, ne  // ne = any
  44:	and	w0, w0, #0xff
  48:	cmp	w0, #0x0
  4c:	b.eq	58 <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x58>  // b.none
  50:	mov	w0, #0x0                   	// #0
  54:	b	6c <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x6c>
  58:	ldr	w0, [sp, #44]
  5c:	add	w0, w0, #0x1
  60:	str	w0, [sp, #44]
  64:	b	1c <_ZNK4llvm15IntervalMapImpl4Path7atBeginEv+0x1c>
  68:	mov	w0, #0x1                   	// #1
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	x0, [sp, #40]
  18:	ldr	w1, [sp, #36]
  1c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>
  20:	ldr	w19, [x0, #12]
  24:	ldr	x0, [sp, #40]
  28:	ldr	w1, [sp, #36]
  2c:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path11atLastEntryEj>
  30:	ldr	w0, [x0, #8]
  34:	sub	w0, w0, #0x1
  38:	cmp	w19, w0
  3c:	cset	w0, eq  // eq = none
  40:	and	w0, w0, #0xff
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	4c <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x4c>  // b.any
  24:	ldr	w1, [sp, #20]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
  30:	ldr	x0, [sp, #24]
  34:	ldr	w1, [sp, #20]
  38:	bl	0 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj>
  3c:	ldr	w1, [x0, #12]
  40:	add	w1, w1, #0x1
  44:	str	w1, [x0, #12]
  48:	b	50 <_ZN4llvm15IntervalMapImpl4Path17legalizeForInsertEj+0x50>
  4c:	nop
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoImE11getEmptyKeyEv>:
   0:	mov	x0, #0xffffffffffffffff    	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoImE15getTombstoneKeyEv>:
   0:	mov	x0, #0xfffffffffffffffe    	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE12getHashValueERKm:

0000000000000000 <_ZN4llvm12DenseMapInfoImE12getHashValueERKm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	mov	w1, w0
  14:	mov	w0, #0x25                  	// #37
  18:	mul	w0, w1, w0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE7isEqualERKmS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoImE7isEqualERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm10DIEIntegerC2Em:

0000000000000000 <_ZN4llvm10DIEIntegerC1Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8DIEValue10destroyValEv:

0000000000000000 <_ZN4llvm8DIEValue10destroyValEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	w0, [x0]
  14:	cmp	w0, #0xb
  18:	b.eq	13c <_ZN4llvm8DIEValue10destroyValEv+0x13c>  // b.none
  1c:	cmp	w0, #0xb
  20:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  24:	cmp	w0, #0xa
  28:	b.eq	130 <_ZN4llvm8DIEValue10destroyValEv+0x130>  // b.none
  2c:	cmp	w0, #0xa
  30:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  34:	cmp	w0, #0x9
  38:	b.eq	124 <_ZN4llvm8DIEValue10destroyValEv+0x124>  // b.none
  3c:	cmp	w0, #0x9
  40:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  44:	cmp	w0, #0x8
  48:	b.eq	118 <_ZN4llvm8DIEValue10destroyValEv+0x118>  // b.none
  4c:	cmp	w0, #0x8
  50:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  54:	cmp	w0, #0x7
  58:	b.eq	10c <_ZN4llvm8DIEValue10destroyValEv+0x10c>  // b.none
  5c:	cmp	w0, #0x7
  60:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  64:	cmp	w0, #0x6
  68:	b.eq	100 <_ZN4llvm8DIEValue10destroyValEv+0x100>  // b.none
  6c:	cmp	w0, #0x6
  70:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  74:	cmp	w0, #0x5
  78:	b.eq	f4 <_ZN4llvm8DIEValue10destroyValEv+0xf4>  // b.none
  7c:	cmp	w0, #0x5
  80:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  84:	cmp	w0, #0x4
  88:	b.eq	e8 <_ZN4llvm8DIEValue10destroyValEv+0xe8>  // b.none
  8c:	cmp	w0, #0x4
  90:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  94:	cmp	w0, #0x3
  98:	b.eq	dc <_ZN4llvm8DIEValue10destroyValEv+0xdc>  // b.none
  9c:	cmp	w0, #0x3
  a0:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  a4:	cmp	w0, #0x2
  a8:	b.eq	d0 <_ZN4llvm8DIEValue10destroyValEv+0xd0>  // b.none
  ac:	cmp	w0, #0x2
  b0:	b.gt	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  b4:	cmp	w0, #0x0
  b8:	b.eq	148 <_ZN4llvm8DIEValue10destroyValEv+0x148>  // b.none
  bc:	cmp	w0, #0x1
  c0:	b.ne	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>  // b.any
  c4:	ldr	x0, [sp, #24]
  c8:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  cc:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  d0:	ldr	x0, [sp, #24]
  d4:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  d8:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  dc:	ldr	x0, [sp, #24]
  e0:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  e4:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  e8:	ldr	x0, [sp, #24]
  ec:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  f0:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
  f4:	ldr	x0, [sp, #24]
  f8:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
  fc:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
 100:	ldr	x0, [sp, #24]
 104:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
 108:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
 114:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
 118:	ldr	x0, [sp, #24]
 11c:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
 120:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
 124:	ldr	x0, [sp, #24]
 128:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
 12c:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
 130:	ldr	x0, [sp, #24]
 134:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
 138:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
 13c:	ldr	x0, [sp, #24]
 140:	bl	0 <_ZN4llvm8DIEValue10destroyValEv>
 144:	b	14c <_ZN4llvm8DIEValue10destroyValEv+0x14c>
 148:	nop
 14c:	ldp	x29, x30, [sp], #32
 150:	ret

Disassembly of section .text._ZN4llvm8DIEValue7copyValERKS0_:

0000000000000000 <_ZN4llvm8DIEValue7copyValERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w0, [x0]
  18:	cmp	w0, #0xb
  1c:	b.eq	1c8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1c8>  // b.none
  20:	cmp	w0, #0xb
  24:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  28:	cmp	w0, #0xa
  2c:	b.eq	1b0 <_ZN4llvm8DIEValue7copyValERKS0_+0x1b0>  // b.none
  30:	cmp	w0, #0xa
  34:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  38:	cmp	w0, #0x9
  3c:	b.eq	194 <_ZN4llvm8DIEValue7copyValERKS0_+0x194>  // b.none
  40:	cmp	w0, #0x9
  44:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  48:	cmp	w0, #0x8
  4c:	b.eq	178 <_ZN4llvm8DIEValue7copyValERKS0_+0x178>  // b.none
  50:	cmp	w0, #0x8
  54:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  58:	cmp	w0, #0x7
  5c:	b.eq	160 <_ZN4llvm8DIEValue7copyValERKS0_+0x160>  // b.none
  60:	cmp	w0, #0x7
  64:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  68:	cmp	w0, #0x6
  6c:	b.eq	144 <_ZN4llvm8DIEValue7copyValERKS0_+0x144>  // b.none
  70:	cmp	w0, #0x6
  74:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  78:	cmp	w0, #0x5
  7c:	b.eq	128 <_ZN4llvm8DIEValue7copyValERKS0_+0x128>  // b.none
  80:	cmp	w0, #0x5
  84:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  88:	cmp	w0, #0x4
  8c:	b.eq	110 <_ZN4llvm8DIEValue7copyValERKS0_+0x110>  // b.none
  90:	cmp	w0, #0x4
  94:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  98:	cmp	w0, #0x3
  9c:	b.eq	f8 <_ZN4llvm8DIEValue7copyValERKS0_+0xf8>  // b.none
  a0:	cmp	w0, #0x3
  a4:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  a8:	cmp	w0, #0x2
  ac:	b.eq	e0 <_ZN4llvm8DIEValue7copyValERKS0_+0xe0>  // b.none
  b0:	cmp	w0, #0x2
  b4:	b.gt	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  b8:	cmp	w0, #0x0
  bc:	b.eq	1e4 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e4>  // b.none
  c0:	cmp	w0, #0x1
  c4:	b.ne	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>  // b.any
  c8:	ldr	x0, [sp, #16]
  cc:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  d0:	ldr	x1, [x0]
  d4:	ldr	x0, [sp, #24]
  d8:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  dc:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  e0:	ldr	x0, [sp, #16]
  e4:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  e8:	ldr	x1, [x0]
  ec:	ldr	x0, [sp, #24]
  f0:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
  f4:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
  f8:	ldr	x0, [sp, #16]
  fc:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 100:	ldr	x1, [x0]
 104:	ldr	x0, [sp, #24]
 108:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 10c:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 110:	ldr	x0, [sp, #16]
 114:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 118:	ldr	x1, [x0]
 11c:	ldr	x0, [sp, #24]
 120:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 124:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 128:	ldr	x0, [sp, #16]
 12c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 130:	ldr	x0, [x0]
 134:	mov	x1, x0
 138:	ldr	x0, [sp, #24]
 13c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 140:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 144:	ldr	x0, [sp, #16]
 148:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 14c:	ldr	x0, [x0]
 150:	mov	x1, x0
 154:	ldr	x0, [sp, #24]
 158:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 15c:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 160:	ldr	x0, [sp, #16]
 164:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 168:	ldr	x1, [x0]
 16c:	ldr	x0, [sp, #24]
 170:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 174:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 178:	ldr	x0, [sp, #16]
 17c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 180:	ldr	x0, [x0]
 184:	mov	x1, x0
 188:	ldr	x0, [sp, #24]
 18c:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 190:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 194:	ldr	x0, [sp, #16]
 198:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 19c:	ldr	x0, [x0]
 1a0:	mov	x1, x0
 1a4:	ldr	x0, [sp, #24]
 1a8:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 1ac:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 1b0:	ldr	x0, [sp, #16]
 1b4:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 1b8:	ldr	x1, [x0]
 1bc:	ldr	x0, [sp, #24]
 1c0:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 1c4:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 1c8:	ldr	x0, [sp, #16]
 1cc:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 1d0:	ldr	x0, [x0]
 1d4:	mov	x1, x0
 1d8:	ldr	x0, [sp, #24]
 1dc:	bl	0 <_ZN4llvm8DIEValue7copyValERKS0_>
 1e0:	b	1e8 <_ZN4llvm8DIEValue7copyValERKS0_+0x1e8>
 1e4:	nop
 1e8:	ldp	x29, x30, [sp], #32
 1ec:	ret

Disassembly of section .text._ZN4llvm8DIEValueaSERKS0_:

0000000000000000 <_ZN4llvm8DIEValueaSERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8DIEValueaSERKS0_>
  18:	ldr	x0, [sp, #16]
  1c:	ldr	w1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	str	w1, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	ldrh	w1, [x0, #4]
  30:	ldr	x0, [sp, #24]
  34:	strh	w1, [x0, #4]
  38:	ldr	x0, [sp, #16]
  3c:	ldrh	w1, [x0, #6]
  40:	ldr	x0, [sp, #24]
  44:	strh	w1, [x0, #6]
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZN4llvm8DIEValueaSERKS0_>
  54:	ldr	x0, [sp, #24]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm8DIEValueD2Ev:

0000000000000000 <_ZN4llvm8DIEValueD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValueD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValueC2ENS_5dwarf9AttributeENS1_4FormERKNS_10DIEIntegerE:

0000000000000000 <_ZN4llvm8DIEValueC1ENS_5dwarf9AttributeENS1_4FormERKNS_10DIEIntegerE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	strh	w1, [sp, #38]
  10:	strh	w2, [sp, #36]
  14:	str	x3, [sp, #24]
  18:	ldr	x0, [sp, #40]
  1c:	mov	w1, #0x1                   	// #1
  20:	str	w1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldrh	w1, [sp, #38]
  2c:	strh	w1, [x0, #4]
  30:	ldr	x0, [sp, #40]
  34:	ldrh	w1, [sp, #36]
  38:	strh	w1, [x0, #6]
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x1, [x0]
  44:	ldr	x0, [sp, #40]
  48:	bl	0 <_ZN4llvm8DIEValueC1ENS_5dwarf9AttributeENS1_4FormERKNS_10DIEIntegerE>
  4c:	nop
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNK4llvm8DIEValue7getTypeEv:

0000000000000000 <_ZNK4llvm8DIEValue7getTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DIEValue12getAttributeEv:

0000000000000000 <_ZNK4llvm8DIEValue12getAttributeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DIEValue7getFormEv:

0000000000000000 <_ZNK4llvm8DIEValue7getFormEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #6]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12DIEValueList14value_iteratorcvbEv:

0000000000000000 <_ZNK4llvm12DIEValueList14value_iteratorcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratorcvbEv>
  14:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratorcvbEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm12DIEValueList14value_iteratordeEv:

0000000000000000 <_ZNK4llvm12DIEValueList14value_iteratordeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratordeEv>
  14:	bl	0 <_ZNK4llvm12DIEValueList14value_iteratordeEv>
  18:	add	x0, x0, #0x8
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm3DIE6getTagEv:

0000000000000000 <_ZNK4llvm3DIE6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #28]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3DIE9getOffsetEv:

0000000000000000 <_ZNK4llvm3DIE9getOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3DIE7getSizeEv:

0000000000000000 <_ZNK4llvm3DIE7getSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7DIEUnit10getUnitDieEv:

0000000000000000 <_ZN4llvm7DIEUnit10getUnitDieEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv:

0000000000000000 <_ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_:

0000000000000000 <_ZN4llvm14DebugEpochBase10HandleBaseC1EPKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp]
  10:	ldr	x0, [sp, #8]
  14:	str	x1, [x0]
  18:	ldr	x0, [sp]
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	30 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x30>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  28:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
  2c:	b	40 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x40>
  30:	add	x0, sp, #0x20
  34:	mov	w1, #0x1                   	// #1
  38:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  3c:	ldp	x0, x1, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  18:	stp	x0, x1, [sp, #32]
  1c:	add	x1, sp, #0x10
  20:	add	x0, sp, #0x20
  24:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm8DWARFDieC2EPNS_9DWARFUnitEPKNS_19DWARFDebugInfoEntryE:

0000000000000000 <_ZN4llvm8DWARFDieC1EPNS_9DWARFUnitEPKNS_19DWARFDebugInfoEntryE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie7isValidEv:

0000000000000000 <_ZNK4llvm8DWARFDie7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	cmp	x0, #0x0
  14:	b.eq	30 <_ZNK4llvm8DWARFDie7isValidEv+0x30>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x0, [x0, #8]
  20:	cmp	x0, #0x0
  24:	b.eq	30 <_ZNK4llvm8DWARFDie7isValidEv+0x30>  // b.none
  28:	mov	w0, #0x1                   	// #1
  2c:	b	34 <_ZNK4llvm8DWARFDie7isValidEv+0x34>
  30:	mov	w0, #0x0                   	// #0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x3c                  	// #60
  2c:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0, #8]
  4c:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie6getTagEv:

0000000000000000 <_ZNK4llvm8DWARFDie6getTagEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.eq	34 <_ZNK4llvm8DWARFDie6getTagEv+0x34>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  2c:	and	w0, w0, #0xffff
  30:	b	38 <_ZNK4llvm8DWARFDie6getTagEv+0x38>
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm15DWARFUnitHeader18getAddressByteSizeEv:

0000000000000000 <_ZNK4llvm15DWARFUnitHeader18getAddressByteSizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #10]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9DWARFUnit18getAddressByteSizeEv:

0000000000000000 <_ZNK4llvm9DWARFUnit18getAddressByteSizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x18
  14:	bl	0 <_ZNK4llvm9DWARFUnit18getAddressByteSizeEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm8DWARFDieC2Ev:

0000000000000000 <_ZN4llvm8DWARFDieC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit10getUnitDIEEb:

0000000000000000 <_ZN4llvm9DWARFUnit10getUnitDIEEb>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldrb	w1, [sp, #23]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
  1c:	ldr	x0, [sp, #24]
  20:	add	x0, x0, #0x220
  24:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	4c <_ZN4llvm9DWARFUnit10getUnitDIEEb+0x4c>  // b.none
  34:	str	xzr, [sp, #32]
  38:	str	xzr, [sp, #40]
  3c:	add	x0, sp, #0x20
  40:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  44:	ldp	x0, x1, [sp, #32]
  48:	b	74 <_ZN4llvm9DWARFUnit10getUnitDIEEb+0x74>
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0x220
  54:	mov	x1, #0x0                   	// #0
  58:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  5c:	mov	x1, x0
  60:	add	x0, sp, #0x30
  64:	mov	x2, x1
  68:	ldr	x1, [sp, #24]
  6c:	bl	0 <_ZN4llvm9DWARFUnit10getUnitDIEEb>
  70:	ldp	x0, x1, [sp, #48]
  74:	ldp	x29, x30, [sp], #64
  78:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit13getDIEAtIndexEj:

0000000000000000 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	w19, [sp, #36]
  18:	ldr	x0, [sp, #40]
  1c:	add	x0, x0, #0x220
  20:	bl	0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  24:	cmp	x19, x0
  28:	b.cc	4c <_ZN4llvm9DWARFUnit13getDIEAtIndexEj+0x4c>  // b.lo, b.ul, b.last
  2c:	adrp	x0, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x1e2                 	// #482
  38:	adrp	x0, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0x220
  54:	ldr	w1, [sp, #36]
  58:	bl	0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  5c:	mov	x1, x0
  60:	add	x0, sp, #0x30
  64:	mov	x2, x1
  68:	ldr	x1, [sp, #40]
  6c:	bl	0 <_ZN4llvm9DWARFUnit13getDIEAtIndexEj>
  70:	ldp	x0, x1, [sp, #48]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZNK4llvm13PatchLocation3setEm:

0000000000000000 <_ZNK4llvm13PatchLocation3setEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZNK4llvm13PatchLocation3setEm+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x24                  	// #36
  38:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #56]
  50:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  54:	str	x0, [sp, #88]
  58:	ldr	x0, [sp, #88]
  5c:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  60:	cmp	w0, #0x1
  64:	b.eq	88 <_ZNK4llvm13PatchLocation3setEm+0x88>  // b.none
  68:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  6c:	add	x3, x0, #0x0
  70:	mov	w2, #0x26                  	// #38
  74:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  78:	add	x1, x0, #0x0
  7c:	adrp	x0, 0 <_ZNK4llvm13PatchLocation3setEm>
  80:	add	x0, x0, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldr	x0, [sp, #56]
  8c:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  90:	mov	x19, x0
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  9c:	and	w20, w0, #0xffff
  a0:	ldr	x0, [sp, #88]
  a4:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  a8:	and	w21, w0, #0xffff
  ac:	add	x0, sp, #0x50
  b0:	ldr	x1, [sp, #48]
  b4:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  b8:	add	x1, sp, #0x50
  bc:	add	x0, sp, #0x40
  c0:	mov	x3, x1
  c4:	mov	w2, w21
  c8:	mov	w1, w20
  cc:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  d0:	add	x0, sp, #0x40
  d4:	mov	x1, x0
  d8:	mov	x0, x19
  dc:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  e0:	add	x0, sp, #0x40
  e4:	bl	0 <_ZNK4llvm13PatchLocation3setEm>
  e8:	nop
  ec:	ldp	x19, x20, [sp, #16]
  f0:	ldr	x21, [sp, #32]
  f4:	ldp	x29, x30, [sp], #96
  f8:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit11getOrigUnitEv:

0000000000000000 <_ZNK4llvm11CompileUnit11getOrigUnitEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11CompileUnit7getInfoEj:

0000000000000000 <_ZN4llvm11CompileUnit7getInfoEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x10
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZN4llvm11CompileUnit7getInfoEj>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit14getStartOffsetEv:

0000000000000000 <_ZNK4llvm11CompileUnit14getStartOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #136]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11CompileUnit24setHasInterestingContentEv:

0000000000000000 <_ZN4llvm11CompileUnit24setHasInterestingContentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	mov	w1, #0x1                   	// #1
  10:	strb	w1, [x0, #729]
  14:	nop
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm11CompileUnit9AccelInfoC2ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEb:

0000000000000000 <_ZN4llvm11CompileUnit9AccelInfoC1ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEb>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	strb	w3, [sp, #7]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [sp, #16]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	ldr	x1, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp, #24]
  30:	ldrb	w1, [sp, #7]
  34:	strb	w1, [x0, #20]
  38:	nop
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm11CompileUnit9AccelInfoC2ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEjb:

0000000000000000 <_ZN4llvm11CompileUnit9AccelInfoC1ENS_23DwarfStringPoolEntryRefEPKNS_3DIEEjb>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	str	w3, [sp, #4]
  14:	strb	w4, [sp, #3]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x1, [sp, #16]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x1, [sp, #8]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #24]
  34:	ldr	w1, [sp, #4]
  38:	str	w1, [x0, #16]
  3c:	ldr	x0, [sp, #24]
  40:	strb	wzr, [x0, #20]
  44:	ldr	x0, [sp, #24]
  48:	ldrb	w1, [sp, #3]
  4c:	strb	w1, [x0, #21]
  50:	nop
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZNK4llvm11DeclContext21getCanonicalDIEOffsetEv:

0000000000000000 <_ZNK4llvm11DeclContext21getCanonicalDIEOffsetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #76]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_14DWARFFormValueEEC1Ev:

0000000000000000 <_ZN4llvm8OptionalINS_14DWARFFormValueEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_14DWARFFormValueEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE14getOpaqueValueEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE14getOpaqueValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6getIntEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6getIntEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6getIntEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6setIntEj:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6setIntEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE6setIntEj>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #24]
  28:	str	x1, [x0]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNK4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE10getPointerEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x99                  	// #153
  34:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #4
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x95                  	// #149
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #4
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xab                  	// #171
  34:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  50:	sub	x0, x0, #0x10
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xa7                  	// #167
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE4backEv>
  50:	sub	x0, x0, #0x10
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xa2                  	// #162
  34:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5frontEv>
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  60:	mov	x2, x0
  64:	ldr	x0, [sp, #32]
  68:	ldp	x0, x1, [x0]
  6c:	stp	x0, x1, [x2]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE9push_backERKS3_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEE5clearEv>
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #8]
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3maxImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_10DIEIntegerEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_10DIEIntegerEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructINS_10DIEIntegerEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_9DIEStringEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_9DIEStringEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructINS_9DIEStringEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_7DIEExprEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_7DIEExprEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructINS_7DIEExprEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_8DIELabelEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_8DIELabelEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructINS_8DIELabelEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_14DIEBaseTypeRefEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_14DIEBaseTypeRefEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_14DIEBaseTypeRefEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_8DIEDeltaEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_8DIEDeltaEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_8DIEDeltaEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_8DIEEntryEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_8DIEEntryEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructINS_8DIEEntryEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_8DIEBlockEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_8DIEBlockEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_8DIEBlockEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_6DIELocEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_6DIELocEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_6DIELocEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructINS_10DIELocListEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructINS_10DIELocListEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructINS_10DIELocListEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8DIEValue8destructIPKNS_15DIEInlineStringEEEvv:

0000000000000000 <_ZN4llvm8DIEValue8destructIPKNS_15DIEInlineStringEEEvv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8DIEValue8destructIPKNS_15DIEInlineStringEEEvv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_10DIEIntegerEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_10DIEIntegerEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_10DIEIntegerEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_10DIEIntegerEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructINS_10DIEIntegerEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_9DIEStringEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_9DIEStringEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_9DIEStringEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_9DIEStringEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructINS_9DIEStringEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_7DIEExprEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_7DIEExprEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_7DIEExprEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_7DIEExprEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructINS_7DIEExprEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_8DIELabelEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_8DIELabelEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_8DIELabelEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_8DIELabelEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructINS_8DIELabelEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_14DIEBaseTypeRefEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_14DIEBaseTypeRefEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructIPKNS_14DIEBaseTypeRefEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_8DIEDeltaEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_8DIEDeltaEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructIPKNS_8DIEDeltaEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_8DIEEntryEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_8DIEEntryEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_8DIEEntryEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_8DIEEntryEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructINS_8DIEEntryEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_8DIEBlockEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_8DIEBlockEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_8DIEBlockEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_8DIEBlockEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructIPKNS_8DIEBlockEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_6DIELocEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_6DIELocEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_6DIELocEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_6DIELocEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructIPKNS_6DIELocEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getINS_10DIELocListEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getINS_10DIELocListEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructINS_10DIELocListEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructINS_10DIELocListEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructINS_10DIELocListEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPKT_v:

0000000000000000 <_ZNK4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPKT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue9constructIPKNS_15DIEInlineStringEEEvT_:

0000000000000000 <_ZN4llvm8DIEValue9constructIPKNS_15DIEInlineStringEEEvT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm8DIEValue9constructIPKNS_15DIEInlineStringEEEvT_>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #16]
  2c:	str	x0, [x1]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm21iterator_adaptor_baseINS_12DIEValueList14value_iteratorENS_17IntrusiveBackListINS1_4NodeEE8iteratorESt20forward_iterator_tagNS_8DIEValueElPS8_RS8_E7wrappedEv:

0000000000000000 <_ZNK4llvm21iterator_adaptor_baseINS_12DIEValueList14value_iteratorENS_17IntrusiveBackListINS1_4NodeEE8iteratorESt20forward_iterator_tagNS_8DIEValueElPS8_RS8_E7wrappedEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorcvbEv:

0000000000000000 <_ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorESt20forward_iterator_tagS3_lPS3_RS3_EptEv:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorESt20forward_iterator_tagS3_lPS3_RS3_EptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratorESt20forward_iterator_tagS3_lPS3_RS3_EptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8OptionalImE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalImE8hasValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalImE8hasValueEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageImLb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageImLb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalImEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalImEC1ENS_8NoneTypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8OptionalImEC1ENS_8NoneTypeE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt3minIjERKT_S2_S2_:

0000000000000000 <_ZSt3minIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.cs	2c <_ZSt3minIjERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minIjERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_:

0000000000000000 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	38 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x38>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  2c:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  30:	ldr	x0, [x0]
  34:	b	44 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x44>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x1, x0, #3
  20:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x0, #0xaaab
  28:	mul	x0, x1, x0
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>
  14:	str	x0, [sp, #32]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>
  20:	str	x0, [sp, #40]
  24:	add	x1, sp, #0x28
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5emptyEv>
  30:	and	w0, w0, #0xff
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x2, [x0]
  14:	ldr	x1, [sp]
  18:	mov	x0, x1
  1c:	lsl	x0, x0, #1
  20:	add	x0, x0, x1
  24:	lsl	x0, x0, #3
  28:	add	x0, x2, x0
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	stp	xzr, xzr, [x0]
  10:	stp	xzr, xzr, [x0, #16]
  14:	stp	xzr, xzr, [x0, #32]
  18:	stp	xzr, xzr, [x0, #48]
  1c:	stp	xzr, xzr, [x0, #64]
  20:	stp	xzr, xzr, [x0, #80]
  24:	stp	xzr, xzr, [x0, #96]
  28:	stp	xzr, xzr, [x0, #112]
  2c:	nop
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_12BasicDIEUnitEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEEcvbEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #5
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_:

0000000000000000 <_ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxneIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, ne  // ne = any
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #48]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_14DWARFFormValueEEptEv:

0000000000000000 <_ZN4llvm8OptionalINS_14DWARFFormValueEEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_14DWARFFormValueEEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_8ArrayRefIhEEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEEcvbEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_8ArrayRefIhEEEptEv:

0000000000000000 <_ZN4llvm8OptionalINS_8ArrayRefIhEEEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_8ArrayRefIhEEEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_8ArrayRefIhEEEdeEv:

0000000000000000 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEEdeEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhEixEm:

0000000000000000 <_ZNK4llvm8ArrayRefIhEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #8]
  18:	ldr	x1, [sp, #16]
  1c:	cmp	x1, x0
  20:	b.cc	44 <_ZNK4llvm8ArrayRefIhEixEm+0x44>  // b.lo, b.ul, b.last
  24:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0xfa                  	// #250
  30:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp, #16]
  50:	add	x0, x1, x0
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_12BasicDIEUnitEEptEv:

0000000000000000 <_ZN4llvm8OptionalINS_12BasicDIEUnitEEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_12BasicDIEUnitEEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	str	x0, [sp, #104]
  18:	str	x1, [sp, #96]
  1c:	str	x2, [sp, #88]
  20:	str	x3, [sp, #80]
  24:	str	x4, [sp, #72]
  28:	ldr	x0, [sp, #104]
  2c:	ldr	x1, [x0, #8]
  30:	ldr	x0, [sp, #104]
  34:	ldr	x0, [x0, #16]
  38:	cmp	x1, x0
  3c:	b.eq	ac <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_+0xac>  // b.none
  40:	ldr	x19, [sp, #104]
  44:	ldr	x0, [sp, #104]
  48:	ldr	x20, [x0, #8]
  4c:	ldr	x0, [sp, #96]
  50:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  54:	mov	x21, x0
  58:	ldr	x0, [sp, #88]
  5c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  60:	mov	x22, x0
  64:	ldr	x0, [sp, #80]
  68:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  6c:	mov	x23, x0
  70:	ldr	x0, [sp, #72]
  74:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  78:	mov	x5, x0
  7c:	mov	x4, x23
  80:	mov	x3, x22
  84:	mov	x2, x21
  88:	mov	x1, x20
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  94:	ldr	x0, [sp, #104]
  98:	ldr	x0, [x0, #8]
  9c:	add	x1, x0, #0x20
  a0:	ldr	x0, [sp, #104]
  a4:	str	x1, [x0, #8]
  a8:	b	100 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_+0x100>
  ac:	ldr	x0, [sp, #104]
  b0:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  b4:	mov	x19, x0
  b8:	ldr	x0, [sp, #96]
  bc:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  c0:	mov	x20, x0
  c4:	ldr	x0, [sp, #88]
  c8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  cc:	mov	x21, x0
  d0:	ldr	x0, [sp, #80]
  d4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  d8:	mov	x22, x0
  dc:	ldr	x0, [sp, #72]
  e0:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
  e4:	mov	x5, x0
  e8:	mov	x4, x22
  ec:	mov	x3, x21
  f0:	mov	x2, x20
  f4:	mov	x1, x19
  f8:	ldr	x0, [sp, #104]
  fc:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12emplace_backIJRS3_RS6_RS8_RS9_EEEvDpOT_>
 100:	nop
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldr	x23, [sp, #48]
 110:	ldp	x29, x30, [sp], #112
 114:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE3endEv:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_:

0000000000000000 <_ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxneIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEEbRKNS_17__normal_iteratorIT_T0_EESL_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, ne  // ne = any
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3tieIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEESt5tupleIJDpRT_EESC_:

0000000000000000 <_ZSt3tieIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEESt5tupleIJDpRT_EESC_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	str	x3, [sp, #32]
  20:	ldr	x4, [sp, #32]
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	ldr	x1, [sp, #56]
  30:	mov	x0, x19
  34:	bl	0 <_ZSt3tieIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEESt5tupleIJDpRT_EESC_>
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEaSIJS2_S6_S9_SB_EEENSt9enable_ifIXcl12__assignableIDpRKT_EEERSD_E4typeERKS_IJDpSG_EE:

0000000000000000 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEaSIJS2_S6_S9_SB_EEENSt9enable_ifIXcl12__assignableIDpRKT_EEERSD_E4typeERKS_IJDpSG_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEaSIJS2_S6_S9_SB_EEENSt9enable_ifIXcl12__assignableIDpRKT_EEERSD_E4typeERKS_IJDpSG_EE>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt7forwardIRlEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRlEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairImmEC2IRmRlLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairImmEC1IRmRlLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairImmEC1IRmRlLb1EEEOT_OT0_>
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt4pairImmEC1IRmRlLb1EEEOT_OT0_>
  30:	ldr	x0, [x0]
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #40]
  3c:	str	x1, [x0, #8]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #32]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>
  30:	mov	x8, x20
  34:	mov	x2, x0
  38:	mov	x1, x19
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E6insertEOSt4pairImmE>
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4PathD2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl4PathD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15IntervalMapImpl4PathD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorD2Ev:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorD1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorD2Ev:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	3c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x3c>  // b.any
  2c:	ldr	x0, [sp, #40]
  30:	ldr	w0, [x0, #196]
  34:	cmp	w0, #0x8
  38:	b.ne	44 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	cmp	w0, #0x0
  4c:	b.eq	84 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0x84>  // b.none
  50:	add	x0, sp, #0x38
  54:	mov	x8, x0
  58:	ldr	x1, [sp, #32]
  5c:	ldr	x0, [sp, #40]
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  64:	add	x0, sp, #0x38
  68:	ldr	x3, [sp, #16]
  6c:	ldr	x2, [sp, #24]
  70:	ldr	x1, [sp, #32]
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  78:	add	x0, sp, #0x38
  7c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  80:	b	f0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml+0xf0>
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  8c:	mov	x4, x0
  90:	ldr	x0, [sp, #40]
  94:	ldr	w0, [x0, #196]
  98:	ldr	x3, [sp, #32]
  9c:	mov	w2, w0
  a0:	mov	w1, #0x0                   	// #0
  a4:	mov	x0, x4
  a8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  ac:	str	w0, [sp, #52]
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  b8:	mov	x6, x0
  bc:	ldr	x0, [sp, #40]
  c0:	ldr	w1, [x0, #196]
  c4:	add	x0, sp, #0x34
  c8:	ldr	x5, [sp, #16]
  cc:	ldr	x4, [sp, #24]
  d0:	ldr	x3, [sp, #32]
  d4:	mov	w2, w1
  d8:	mov	x1, x0
  dc:	mov	x0, x6
  e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6insertEmml>
  e4:	mov	w1, w0
  e8:	ldr	x0, [sp, #40]
  ec:	str	w1, [x0, #196]
  f0:	ldp	x29, x30, [sp], #144
  f4:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0, #16]
  20:	cmp	x1, x0
  24:	b.eq	5c <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_+0x5c>  // b.none
  28:	ldr	x3, [sp, #24]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x0, [x0, #8]
  34:	ldr	x2, [sp, #16]
  38:	mov	x1, x0
  3c:	mov	x0, x3
  40:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0, #8]
  4c:	add	x1, x0, #0x8
  50:	ldr	x0, [sp, #24]
  54:	str	x1, [x0, #8]
  58:	b	74 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_+0x74>
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>
  64:	ldr	x2, [sp, #16]
  68:	mov	x1, x0
  6c:	ldr	x0, [sp, #24]
  70:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE9push_backERKS1_>
  74:	nop
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_13PatchLocationEEaSERKS1_:

0000000000000000 <_ZN4llvm8OptionalINS_13PatchLocationEEaSERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm8OptionalINS_13PatchLocationEEaSERKS1_>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	ldr	x0, [sp, #72]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #72]
  28:	ldr	x0, [x0, #16]
  2c:	cmp	x1, x0
  30:	b.eq	80 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_+0x80>  // b.none
  34:	ldr	x19, [sp, #72]
  38:	ldr	x0, [sp, #72]
  3c:	ldr	x20, [x0, #8]
  40:	ldr	x0, [sp, #64]
  44:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  48:	mov	x21, x0
  4c:	ldr	x0, [sp, #56]
  50:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  54:	mov	x3, x0
  58:	mov	x2, x21
  5c:	mov	x1, x20
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  68:	ldr	x0, [sp, #72]
  6c:	ldr	x0, [x0, #8]
  70:	add	x1, x0, #0x10
  74:	ldr	x0, [sp, #72]
  78:	str	x1, [x0, #8]
  7c:	b	b4 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_+0xb4>
  80:	ldr	x0, [sp, #72]
  84:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  88:	mov	x19, x0
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  94:	mov	x20, x0
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  a0:	mov	x3, x0
  a4:	mov	x2, x20
  a8:	mov	x1, x19
  ac:	ldr	x0, [sp, #72]
  b0:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12emplace_backIJRS2_RlEEEvDpOT_>
  b4:	nop
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	ldr	x0, [sp, #72]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #72]
  28:	ldr	x0, [x0, #16]
  2c:	cmp	x1, x0
  30:	b.eq	80 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_+0x80>  // b.none
  34:	ldr	x19, [sp, #72]
  38:	ldr	x0, [sp, #72]
  3c:	ldr	x20, [x0, #8]
  40:	ldr	x0, [sp, #64]
  44:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  48:	mov	x21, x0
  4c:	ldr	x0, [sp, #56]
  50:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  54:	mov	x3, x0
  58:	mov	x2, x21
  5c:	mov	x1, x20
  60:	mov	x0, x19
  64:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  68:	ldr	x0, [sp, #72]
  6c:	ldr	x0, [x0, #8]
  70:	add	x1, x0, #0x18
  74:	ldr	x0, [sp, #72]
  78:	str	x1, [x0, #8]
  7c:	b	b4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_+0xb4>
  80:	ldr	x0, [sp, #72]
  84:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  88:	mov	x19, x0
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  94:	mov	x20, x0
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  a0:	mov	x3, x0
  a4:	mov	x2, x20
  a8:	mov	x1, x19
  ac:	ldr	x0, [sp, #72]
  b0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvDpOT_>
  b4:	nop
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldr	x21, [sp, #32]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	str	x3, [sp, #48]
  20:	ldr	x0, [sp, #72]
  24:	ldr	x1, [x0, #8]
  28:	ldr	x0, [sp, #72]
  2c:	ldr	x0, [x0, #16]
  30:	cmp	x1, x0
  34:	b.eq	94 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_+0x94>  // b.none
  38:	ldr	x19, [sp, #72]
  3c:	ldr	x0, [sp, #72]
  40:	ldr	x20, [x0, #8]
  44:	ldr	x0, [sp, #64]
  48:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  4c:	mov	x21, x0
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  58:	mov	x22, x0
  5c:	ldr	x0, [sp, #48]
  60:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  64:	mov	x4, x0
  68:	mov	x3, x22
  6c:	mov	x2, x21
  70:	mov	x1, x20
  74:	mov	x0, x19
  78:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  7c:	ldr	x0, [sp, #72]
  80:	ldr	x0, [x0, #8]
  84:	add	x1, x0, #0x18
  88:	ldr	x0, [sp, #72]
  8c:	str	x1, [x0, #8]
  90:	b	d8 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_+0xd8>
  94:	ldr	x0, [sp, #72]
  98:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  9c:	mov	x19, x0
  a0:	ldr	x0, [sp, #64]
  a4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  a8:	mov	x20, x0
  ac:	ldr	x0, [sp, #56]
  b0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  b4:	mov	x21, x0
  b8:	ldr	x0, [sp, #48]
  bc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  c0:	mov	x4, x0
  c4:	mov	x3, x21
  c8:	mov	x2, x20
  cc:	mov	x1, x19
  d0:	ldr	x0, [sp, #72]
  d4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvDpOT_>
  d8:	nop
  dc:	ldp	x19, x20, [sp, #16]
  e0:	ldp	x21, x22, [sp, #32]
  e4:	ldp	x29, x30, [sp], #80
  e8:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	str	x0, [sp, #104]
  18:	str	x1, [sp, #96]
  1c:	str	x2, [sp, #88]
  20:	str	x3, [sp, #80]
  24:	str	x4, [sp, #72]
  28:	ldr	x0, [sp, #104]
  2c:	ldr	x1, [x0, #8]
  30:	ldr	x0, [sp, #104]
  34:	ldr	x0, [x0, #16]
  38:	cmp	x1, x0
  3c:	b.eq	ac <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_+0xac>  // b.none
  40:	ldr	x19, [sp, #104]
  44:	ldr	x0, [sp, #104]
  48:	ldr	x20, [x0, #8]
  4c:	ldr	x0, [sp, #96]
  50:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  54:	mov	x21, x0
  58:	ldr	x0, [sp, #88]
  5c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  60:	mov	x22, x0
  64:	ldr	x0, [sp, #80]
  68:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  6c:	mov	x23, x0
  70:	ldr	x0, [sp, #72]
  74:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  78:	mov	x5, x0
  7c:	mov	x4, x23
  80:	mov	x3, x22
  84:	mov	x2, x21
  88:	mov	x1, x20
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  94:	ldr	x0, [sp, #104]
  98:	ldr	x0, [x0, #8]
  9c:	add	x1, x0, #0x18
  a0:	ldr	x0, [sp, #104]
  a4:	str	x1, [x0, #8]
  a8:	b	100 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_+0x100>
  ac:	ldr	x0, [sp, #104]
  b0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  b4:	mov	x19, x0
  b8:	ldr	x0, [sp, #96]
  bc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  c0:	mov	x20, x0
  c4:	ldr	x0, [sp, #88]
  c8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  cc:	mov	x21, x0
  d0:	ldr	x0, [sp, #80]
  d4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  d8:	mov	x22, x0
  dc:	ldr	x0, [sp, #72]
  e0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
  e4:	mov	x5, x0
  e8:	mov	x4, x22
  ec:	mov	x3, x21
  f0:	mov	x2, x20
  f4:	mov	x1, x19
  f8:	ldr	x0, [sp, #104]
  fc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12emplace_backIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvDpOT_>
 100:	nop
 104:	ldp	x19, x20, [sp, #16]
 108:	ldp	x21, x22, [sp, #32]
 10c:	ldr	x23, [sp, #48]
 110:	ldp	x29, x30, [sp], #112
 114:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	cmp	w0, #0x0
  14:	b.eq	2c <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x2c>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	cmp	x0, #0x0
  20:	b.ne	2c <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x2c>  // b.any
  24:	mov	w0, #0x40                  	// #64
  28:	b	34 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x34>
  2c:	ldr	x0, [sp, #8]
  30:	clz	x0, x0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE6getIntEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE6getIntEl>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	and	x0, x0, #0x3f
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	and	x0, x0, #0xffffffffffffffc0
  20:	cmp	x0, #0x0
  24:	b.eq	48 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll+0x48>  // b.none
  28:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xba                  	// #186
  34:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE9updateIntEll>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	and	x1, x0, #0xffffffffffffffc0
  50:	ldr	x0, [sp, #40]
  54:	orr	x0, x1, x0
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE10getPointerEl>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	and	x0, x0, #0xffffffffffffffc0
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE10getPointerEl>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x10                  	// #16
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_10DIEIntegerEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_10DIEIntegerEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_9DIEStringEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_9DIEStringEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_7DIEExprEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_7DIEExprEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_8DIELabelEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_8DIELabelEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_14DIEBaseTypeRefEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_8DIEDeltaEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_8DIEEntryEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_8DIEEntryEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_8DIEBlockEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_8DIEBlockEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_6DIELocEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_6DIELocEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getINS_10DIELocListEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getINS_10DIELocListEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPT_v:

0000000000000000 <_ZN4llvm8DIEValue3getIPKNS_15DIEInlineStringEEEPT_v>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratordeEv:

0000000000000000 <_ZNK4llvm17IntrusiveBackListINS_12DIEValueList4NodeEE8iteratordeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x110                 	// #272
  2c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	add	x0, sp, #0x38
  44:	ldr	x1, [sp, #24]
  48:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  4c:	ldrb	w2, [sp, #56]
  50:	ldr	x1, [sp, #32]
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNR4llvm8OptionalImE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalImE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNR4llvm8OptionalImE8getValueEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5beginEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE5beginEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE3endEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE3endEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_:

0000000000000000 <_ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, eq  // eq = none
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m:

0000000000000000 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE13_M_deallocateEPSA_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_EvT_SC_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_EvT_SC_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_EvT_SC_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp, #8]
  10:	ldr	x0, [sp]
  14:	cmp	x1, x0
  18:	b.eq	2c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0x2c>  // b.none
  1c:	ldr	x0, [sp]
  20:	sub	x0, x0, #0x10
  24:	str	x0, [sp]
  28:	b	c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0xc>
  2c:	nop
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x3e0                 	// #992
  34:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	nop
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8rootLeafEv>
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE13_M_deallocateEPS1_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm13PatchLocationES1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm13PatchLocationES1_EvT_S3_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm13PatchLocationES1_EvT_S3_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE13_M_deallocateEPS3_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPSt4pairIN4llvm13PatchLocationElES3_EvT_S5_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPSt4pairIN4llvm13PatchLocationElES3_EvT_S5_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPSt4pairIN4llvm13PatchLocationElES3_EvT_S5_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE13_M_deallocateEPS2_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm11CompileUnit9AccelInfoES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm11CompileUnit9AccelInfoES2_EvT_S4_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm11CompileUnit9AccelInfoES2_EvT_S4_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_12BasicDIEUnitEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEE8hasValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_12BasicDIEUnitEE8hasValueEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  1c:	str	x0, [sp, #88]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  28:	str	w0, [sp, #84]
  2c:	ldr	w0, [sp, #84]
  30:	cmp	w0, #0x0
  34:	b.ne	48 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x48>  // b.any
  38:	ldr	x0, [sp, #24]
  3c:	str	xzr, [x0]
  40:	mov	w0, #0x0                   	// #0
  44:	b	224 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x224>
  48:	str	xzr, [sp, #104]
  4c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  50:	str	x0, [sp, #64]
  54:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  58:	str	x0, [sp, #56]
  5c:	add	x0, sp, #0x40
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  6c:	and	w0, w0, #0xff
  70:	eor	w0, w0, #0x1
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.eq	a4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xa4>  // b.none
  80:	add	x0, sp, #0x38
  84:	mov	x1, x0
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  90:	and	w0, w0, #0xff
  94:	eor	w0, w0, #0x1
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.ne	c4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xc4>  // b.any
  a4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  a8:	add	x3, x0, #0x0
  ac:	mov	w2, #0x250                 	// #592
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  b4:	add	x1, x0, #0x0
  b8:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  bc:	add	x0, x0, #0x0
  c0:	bl	0 <__assert_fail>
  c4:	nop
  c8:	ldr	x0, [sp, #32]
  cc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
  d0:	mov	w1, w0
  d4:	ldr	w0, [sp, #84]
  d8:	sub	w0, w0, #0x1
  dc:	and	w0, w1, w0
  e0:	str	w0, [sp, #100]
  e4:	mov	w0, #0x1                   	// #1
  e8:	str	w0, [sp, #96]
  ec:	ldr	w0, [sp, #100]
  f0:	lsl	x0, x0, #4
  f4:	ldr	x1, [sp, #88]
  f8:	add	x0, x1, x0
  fc:	str	x0, [sp, #72]
 100:	ldr	x0, [sp, #72]
 104:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 108:	mov	x1, x0
 10c:	ldr	x0, [sp, #32]
 110:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 114:	and	w0, w0, #0xff
 118:	and	x0, x0, #0xff
 11c:	cmp	x0, #0x0
 120:	cset	w0, ne  // ne = any
 124:	and	w0, w0, #0xff
 128:	cmp	w0, #0x0
 12c:	b.eq	144 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x144>  // b.none
 130:	ldr	x0, [sp, #24]
 134:	ldr	x1, [sp, #72]
 138:	str	x1, [x0]
 13c:	mov	w0, #0x1                   	// #1
 140:	b	224 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x224>
 144:	ldr	x0, [sp, #72]
 148:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 14c:	mov	x2, x0
 150:	add	x0, sp, #0x40
 154:	mov	x1, x0
 158:	mov	x0, x2
 15c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 160:	and	w0, w0, #0xff
 164:	and	x0, x0, #0xff
 168:	cmp	x0, #0x0
 16c:	cset	w0, ne  // ne = any
 170:	and	w0, w0, #0xff
 174:	cmp	w0, #0x0
 178:	b.eq	1a4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1a4>  // b.none
 17c:	ldr	x0, [sp, #104]
 180:	cmp	x0, #0x0
 184:	b.eq	190 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x190>  // b.none
 188:	ldr	x0, [sp, #104]
 18c:	b	194 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x194>
 190:	ldr	x0, [sp, #72]
 194:	ldr	x1, [sp, #24]
 198:	str	x0, [x1]
 19c:	mov	w0, #0x0                   	// #0
 1a0:	b	224 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x224>
 1a4:	ldr	x0, [sp, #72]
 1a8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 1ac:	mov	x2, x0
 1b0:	add	x0, sp, #0x38
 1b4:	mov	x1, x0
 1b8:	mov	x0, x2
 1bc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_>
 1c0:	and	w0, w0, #0xff
 1c4:	cmp	w0, #0x0
 1c8:	b.eq	1e0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1e0>  // b.none
 1cc:	ldr	x0, [sp, #104]
 1d0:	cmp	x0, #0x0
 1d4:	b.ne	1e0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1e0>  // b.any
 1d8:	mov	w0, #0x1                   	// #1
 1dc:	b	1e4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1e4>
 1e0:	mov	w0, #0x0                   	// #0
 1e4:	cmp	w0, #0x0
 1e8:	b.eq	1f4 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0x1f4>  // b.none
 1ec:	ldr	x0, [sp, #72]
 1f0:	str	x0, [sp, #104]
 1f4:	ldr	w0, [sp, #96]
 1f8:	add	w1, w0, #0x1
 1fc:	str	w1, [sp, #96]
 200:	ldr	w1, [sp, #100]
 204:	add	w0, w1, w0
 208:	str	w0, [sp, #100]
 20c:	ldr	w0, [sp, #84]
 210:	sub	w0, w0, #0x1
 214:	ldr	w1, [sp, #100]
 218:	and	w0, w1, w0
 21c:	str	w0, [sp, #100]
 220:	b	ec <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPKS6_+0xec>
 224:	ldp	x29, x30, [sp], #112
 228:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEEC1ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit7DIEInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv:

0000000000000000 <_ZN4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_8ArrayRefIhEEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEE8hasValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_8ArrayRefIhEEE8hasValueEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_8ArrayRefIhEEE10getPointerEv:

0000000000000000 <_ZN4llvm8OptionalINS_8ArrayRefIhEEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_8ArrayRefIhEEE10getPointerEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_8ArrayRefIhEEE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNR4llvm8OptionalINS_8ArrayRefIhEEE8getValueEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_12BasicDIEUnitEE10getPointerEv:

0000000000000000 <_ZN4llvm8OptionalINS_12BasicDIEUnitEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8OptionalINS_12BasicDIEUnitEE10getPointerEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm3DIEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm3DIEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	str	x4, [sp, #56]
  24:	str	x5, [sp, #48]
  28:	ldr	x0, [sp, #72]
  2c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #64]
  38:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  3c:	mov	x20, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  48:	mov	x21, x0
  4c:	ldr	x0, [sp, #48]
  50:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  54:	mov	x5, x0
  58:	mov	x4, x21
  5c:	mov	x3, x20
  60:	mov	x2, x19
  64:	ldr	x1, [sp, #80]
  68:	ldr	x0, [sp, #88]
  6c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JRS3_RS6_RS8_RS9_EEEvRSB_PT_DpOT0_>
  70:	nop
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #96
  80:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	str	x0, [sp, #104]
  18:	str	x1, [sp, #96]
  1c:	str	x2, [sp, #88]
  20:	str	x3, [sp, #80]
  24:	str	x4, [sp, #72]
  28:	str	x5, [sp, #64]
  2c:	adrp	x0, 0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  30:	add	x2, x0, #0x0
  34:	mov	x1, #0x1                   	// #1
  38:	ldr	x0, [sp, #104]
  3c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  40:	str	x0, [sp, #160]
  44:	ldr	x0, [sp, #104]
  48:	ldr	x0, [x0]
  4c:	str	x0, [sp, #152]
  50:	ldr	x0, [sp, #104]
  54:	ldr	x0, [x0, #8]
  58:	str	x0, [sp, #144]
  5c:	ldr	x0, [sp, #104]
  60:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  64:	str	x0, [sp, #120]
  68:	add	x1, sp, #0x78
  6c:	add	x0, sp, #0x60
  70:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  74:	str	x0, [sp, #136]
  78:	ldr	x0, [sp, #104]
  7c:	ldr	x1, [sp, #160]
  80:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  84:	str	x0, [sp, #128]
  88:	ldr	x0, [sp, #128]
  8c:	str	x0, [sp, #168]
  90:	ldr	x19, [sp, #104]
  94:	ldr	x0, [sp, #136]
  98:	lsl	x0, x0, #5
  9c:	ldr	x1, [sp, #128]
  a0:	add	x20, x1, x0
  a4:	ldr	x0, [sp, #88]
  a8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  ac:	mov	x21, x0
  b0:	ldr	x0, [sp, #80]
  b4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  b8:	mov	x22, x0
  bc:	ldr	x0, [sp, #72]
  c0:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  c4:	mov	x23, x0
  c8:	ldr	x0, [sp, #64]
  cc:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  d0:	mov	x5, x0
  d4:	mov	x4, x23
  d8:	mov	x3, x22
  dc:	mov	x2, x21
  e0:	mov	x1, x20
  e4:	mov	x0, x19
  e8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  ec:	str	xzr, [sp, #168]
  f0:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
  f4:	and	w0, w0, #0xff
  f8:	cmp	w0, #0x0
  fc:	b.eq	168 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x168>  // b.none
 100:	add	x0, sp, #0x60
 104:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 108:	ldr	x19, [x0]
 10c:	ldr	x0, [sp, #104]
 110:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 114:	mov	x3, x0
 118:	ldr	x2, [sp, #128]
 11c:	mov	x1, x19
 120:	ldr	x0, [sp, #152]
 124:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 128:	str	x0, [sp, #168]
 12c:	ldr	x0, [sp, #168]
 130:	add	x0, x0, #0x20
 134:	str	x0, [sp, #168]
 138:	add	x0, sp, #0x60
 13c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 140:	ldr	x19, [x0]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 14c:	mov	x3, x0
 150:	ldr	x2, [sp, #168]
 154:	ldr	x1, [sp, #144]
 158:	mov	x0, x19
 15c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 160:	str	x0, [sp, #168]
 164:	b	1cc <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x1cc>
 168:	add	x0, sp, #0x60
 16c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 170:	ldr	x19, [x0]
 174:	ldr	x0, [sp, #104]
 178:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 17c:	mov	x3, x0
 180:	ldr	x2, [sp, #128]
 184:	mov	x1, x19
 188:	ldr	x0, [sp, #152]
 18c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 190:	str	x0, [sp, #168]
 194:	ldr	x0, [sp, #168]
 198:	add	x0, x0, #0x20
 19c:	str	x0, [sp, #168]
 1a0:	add	x0, sp, #0x60
 1a4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1a8:	ldr	x19, [x0]
 1ac:	ldr	x0, [sp, #104]
 1b0:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1b4:	mov	x3, x0
 1b8:	ldr	x2, [sp, #168]
 1bc:	ldr	x1, [sp, #144]
 1c0:	mov	x0, x19
 1c4:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1c8:	str	x0, [sp, #168]
 1cc:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1d0:	and	w0, w0, #0xff
 1d4:	eor	w0, w0, #0x1
 1d8:	and	w0, w0, #0xff
 1dc:	cmp	w0, #0x0
 1e0:	b.eq	1fc <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_+0x1fc>  // b.none
 1e4:	ldr	x0, [sp, #104]
 1e8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1ec:	mov	x2, x0
 1f0:	ldr	x1, [sp, #144]
 1f4:	ldr	x0, [sp, #152]
 1f8:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 1fc:	ldr	x3, [sp, #104]
 200:	ldr	x0, [sp, #104]
 204:	ldr	x1, [x0, #16]
 208:	ldr	x0, [sp, #152]
 20c:	sub	x0, x1, x0
 210:	asr	x0, x0, #5
 214:	mov	x2, x0
 218:	ldr	x1, [sp, #152]
 21c:	mov	x0, x3
 220:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE17_M_realloc_insertIJRS3_RS6_RS8_RS9_EEEvN9__gnu_cxx17__normal_iteratorIPSA_SC_EEDpOT_>
 224:	ldr	x0, [sp, #104]
 228:	ldr	x1, [sp, #128]
 22c:	str	x1, [x0]
 230:	ldr	x0, [sp, #104]
 234:	ldr	x1, [sp, #168]
 238:	str	x1, [x0, #8]
 23c:	ldr	x0, [sp, #160]
 240:	lsl	x0, x0, #5
 244:	ldr	x1, [sp, #128]
 248:	add	x1, x1, x0
 24c:	ldr	x0, [sp, #104]
 250:	str	x1, [x0, #16]
 254:	nop
 258:	ldp	x19, x20, [sp, #16]
 25c:	ldp	x21, x22, [sp, #32]
 260:	ldr	x23, [sp, #48]
 264:	ldp	x29, x30, [sp], #176
 268:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEC2ERKSC_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEC1ERKSC_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2IvLb1EEES3_S7_SA_SC_:

0000000000000000 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1IvLb1EEES3_S7_SA_SC_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x4, [sp, #24]
  24:	ldr	x3, [sp, #32]
  28:	ldr	x2, [sp, #40]
  2c:	ldr	x1, [sp, #48]
  30:	bl	0 <_ZNSt5tupleIJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1IvLb1EEES3_S7_SA_SC_>
  34:	nop
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  28:	mov	x1, x0
  2c:	ldr	x0, [x19]
  30:	str	x0, [x1]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  48:	mov	x1, x0
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S6_S9_SB_EEEvRKS_ILm0EJDpT_EE>
  54:	nop
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #72]
  18:	str	x1, [sp, #64]
  1c:	str	x2, [sp, #56]
  20:	add	x0, sp, #0x58
  24:	mov	x2, x0
  28:	ldr	x1, [sp, #64]
  2c:	ldr	x0, [sp, #72]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	88 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x88>  // b.none
  40:	ldr	x20, [sp, #88]
  44:	ldr	x0, [sp, #72]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  4c:	mov	x2, x0
  50:	ldr	x0, [sp, #72]
  54:	add	x1, sp, #0x60
  58:	mov	x8, x1
  5c:	mov	w4, #0x1                   	// #1
  60:	mov	x3, x0
  64:	mov	x1, x20
  68:	ldr	x0, [sp, #72]
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  70:	strb	wzr, [sp, #135]
  74:	add	x1, sp, #0x87
  78:	add	x0, sp, #0x60
  7c:	mov	x8, x19
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  84:	b	104 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_+0x104>
  88:	ldr	x20, [sp, #88]
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  94:	mov	x21, x0
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  a0:	mov	x3, x0
  a4:	mov	x2, x21
  a8:	mov	x1, x20
  ac:	ldr	x0, [sp, #72]
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  b4:	str	x0, [sp, #88]
  b8:	ldr	x20, [sp, #88]
  bc:	ldr	x0, [sp, #72]
  c0:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  c4:	mov	x2, x0
  c8:	ldr	x0, [sp, #72]
  cc:	add	x1, sp, #0x88
  d0:	mov	x8, x1
  d4:	mov	w4, #0x1                   	// #1
  d8:	mov	x3, x0
  dc:	mov	x1, x20
  e0:	ldr	x0, [sp, #72]
  e4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
  e8:	mov	w0, #0x1                   	// #1
  ec:	strb	w0, [sp, #175]
  f0:	add	x1, sp, #0xaf
  f4:	add	x0, sp, #0x88
  f8:	mov	x8, x19
  fc:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11try_emplaceIJmEEESt4pairINS_16DenseMapIteratorImmS3_S6_Lb0EEEbEOmDpOT_>
 100:	nop
 104:	ldp	x19, x20, [sp, #16]
 108:	ldr	x21, [sp, #32]
 10c:	ldp	x29, x30, [sp], #176
 110:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8branchedEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8branchedEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #192]
  10:	cmp	w0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x1, [sp, #40]
  1c:	mov	x0, x19
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm>
  24:	mov	x0, x19
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4findEm>
  30:	nop
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.eq	48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x48>  // b.none
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	ldr	x1, [sp, #48]
  3c:	ldr	x0, [sp, #56]
  40:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  44:	b	124 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x124>
  48:	ldr	x0, [sp, #56]
  4c:	ldr	x0, [x0]
  50:	str	x0, [sp, #88]
  54:	ldr	x0, [sp, #56]
  58:	add	x0, x0, #0x8
  5c:	str	x0, [sp, #80]
  60:	ldr	x0, [sp, #88]
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  68:	mov	x19, x0
  6c:	ldr	x0, [sp, #80]
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #88]
  7c:	ldr	w0, [x0, #196]
  80:	ldr	x5, [sp, #32]
  84:	ldr	x4, [sp, #40]
  88:	ldr	x3, [sp, #48]
  8c:	mov	w2, w0
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  98:	str	w0, [sp, #76]
  9c:	ldr	w0, [sp, #76]
  a0:	cmp	w0, #0x8
  a4:	b.hi	d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0xd0>  // b.pmore
  a8:	ldr	x0, [sp, #88]
  ac:	ldr	w1, [sp, #76]
  b0:	str	w1, [x0, #196]
  b4:	ldr	x0, [sp, #88]
  b8:	ldr	w0, [x0, #196]
  bc:	mov	w2, w0
  c0:	mov	w1, #0x0                   	// #0
  c4:	ldr	x0, [sp, #80]
  c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  cc:	b	124 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml+0x124>
  d0:	ldr	x0, [sp, #80]
  d4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  d8:	ldr	w0, [x0]
  dc:	mov	w1, w0
  e0:	ldr	x0, [sp, #88]
  e4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  e8:	str	x0, [sp, #64]
  ec:	ldr	x0, [sp, #88]
  f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
  f4:	mov	x1, x0
  f8:	ldr	x0, [sp, #88]
  fc:	ldr	w0, [x0, #196]
 100:	ldr	x3, [sp, #64]
 104:	mov	w2, w0
 108:	ldr	x0, [sp, #80]
 10c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
 110:	ldr	x3, [sp, #32]
 114:	ldr	x2, [sp, #40]
 118:	ldr	x1, [sp, #48]
 11c:	ldr	x0, [sp, #56]
 120:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator6insertEmml>
 124:	ldr	x19, [sp, #16]
 128:	ldp	x29, x30, [sp], #96
 12c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	x3, [sp, #24]
  18:	ldr	w1, [sp, #36]
  1c:	ldr	w0, [sp, #32]
  20:	cmp	w1, w0
  24:	b.hi	34 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x34>  // b.pmore
  28:	ldr	w0, [sp, #32]
  2c:	cmp	w0, #0x8
  30:	b.ls	54 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x54>  // b.plast
  34:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  38:	add	x3, x0, #0x0
  3c:	mov	w2, #0x244                 	// #580
  40:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  44:	add	x1, x0, #0x0
  48:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <__assert_fail>
  54:	ldr	w0, [sp, #36]
  58:	cmp	w0, #0x0
  5c:	b.eq	b8 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>  // b.none
  60:	ldr	w0, [sp, #36]
  64:	sub	w0, w0, #0x1
  68:	mov	w1, w0
  6c:	ldr	x0, [sp, #40]
  70:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  74:	mov	x2, x0
  78:	add	x0, sp, #0x18
  7c:	mov	x1, x0
  80:	mov	x0, x2
  84:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.eq	98 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x98>  // b.none
  94:	b	b8 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
  98:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  9c:	add	x3, x0, #0x0
  a0:	mov	w2, #0x245                 	// #581
  a4:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  a8:	add	x1, x0, #0x0
  ac:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  b0:	add	x0, x0, #0x0
  b4:	bl	0 <__assert_fail>
  b8:	ldr	w1, [sp, #36]
  bc:	ldr	w0, [sp, #32]
  c0:	cmp	w1, w0
  c4:	b.eq	fc <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xfc>  // b.none
  c8:	ldr	w1, [sp, #36]
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  d4:	mov	x2, x0
  d8:	add	x0, sp, #0x18
  dc:	mov	x1, x0
  e0:	mov	x0, x2
  e4:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  e8:	and	w0, w0, #0xff
  ec:	cmp	w0, #0x0
  f0:	b.eq	fc <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xfc>  // b.none
  f4:	mov	w0, #0x1                   	// #1
  f8:	b	100 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x100>
  fc:	mov	w0, #0x0                   	// #0
 100:	cmp	w0, #0x0
 104:	b.eq	118 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x118>  // b.none
 108:	ldr	w0, [sp, #36]
 10c:	add	w0, w0, #0x1
 110:	str	w0, [sp, #36]
 114:	b	b8 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
 118:	ldr	w0, [sp, #36]
 11c:	ldp	x29, x30, [sp], #48
 120:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	str	w2, [sp, #60]
  18:	str	x3, [sp, #48]
  1c:	str	x4, [sp, #40]
  20:	str	x5, [sp, #32]
  24:	ldr	x0, [sp, #64]
  28:	ldr	w0, [x0]
  2c:	str	w0, [sp, #92]
  30:	ldr	w1, [sp, #92]
  34:	ldr	w0, [sp, #60]
  38:	cmp	w1, w0
  3c:	b.hi	4c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x4c>  // b.pmore
  40:	ldr	w0, [sp, #60]
  44:	cmp	w0, #0x8
  48:	b.ls	6c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x6c>  // b.plast
  4c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0x275                 	// #629
  58:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	add	x1, sp, #0x30
  70:	add	x0, sp, #0x28
  74:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  78:	and	w0, w0, #0xff
  7c:	eor	w0, w0, #0x1
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x0
  88:	b.ne	ac <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0xac>  // b.any
  8c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  90:	add	x3, x0, #0x0
  94:	mov	w2, #0x276                 	// #630
  98:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  9c:	add	x1, x0, #0x0
  a0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <__assert_fail>
  ac:	nop
  b0:	ldr	w0, [sp, #92]
  b4:	cmp	w0, #0x0
  b8:	b.eq	110 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x110>  // b.none
  bc:	ldr	w0, [sp, #92]
  c0:	sub	w0, w0, #0x1
  c4:	mov	w1, w0
  c8:	ldr	x0, [sp, #72]
  cc:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  d0:	mov	x2, x0
  d4:	add	x0, sp, #0x30
  d8:	mov	x1, x0
  dc:	mov	x0, x2
  e0:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.ne	110 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x110>  // b.any
  f0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
  f4:	add	x3, x0, #0x0
  f8:	mov	w2, #0x279                 	// #633
  fc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 100:	add	x1, x0, #0x0
 104:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <__assert_fail>
 110:	ldr	w1, [sp, #92]
 114:	ldr	w0, [sp, #60]
 118:	cmp	w1, w0
 11c:	b.eq	174 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x174>  // b.none
 120:	ldr	w1, [sp, #92]
 124:	ldr	x0, [sp, #72]
 128:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 12c:	mov	x2, x0
 130:	add	x0, sp, #0x30
 134:	mov	x1, x0
 138:	mov	x0, x2
 13c:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 140:	and	w0, w0, #0xff
 144:	eor	w0, w0, #0x1
 148:	and	w0, w0, #0xff
 14c:	cmp	w0, #0x0
 150:	b.ne	174 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x174>  // b.any
 154:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 158:	add	x3, x0, #0x0
 15c:	mov	w2, #0x27a                 	// #634
 160:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 164:	add	x1, x0, #0x0
 168:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 16c:	add	x0, x0, #0x0
 170:	bl	0 <__assert_fail>
 174:	ldr	w1, [sp, #92]
 178:	ldr	w0, [sp, #60]
 17c:	cmp	w1, w0
 180:	b.eq	1c8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1c8>  // b.none
 184:	ldr	w1, [sp, #92]
 188:	ldr	x0, [sp, #72]
 18c:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 190:	mov	x1, x0
 194:	add	x0, sp, #0x28
 198:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 19c:	and	w0, w0, #0xff
 1a0:	cmp	w0, #0x0
 1a4:	b.ne	1c8 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x1c8>  // b.any
 1a8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1ac:	add	x3, x0, #0x0
 1b0:	mov	w2, #0x27b                 	// #635
 1b4:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1b8:	add	x1, x0, #0x0
 1bc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1c0:	add	x0, x0, #0x0
 1c4:	bl	0 <__assert_fail>
 1c8:	nop
 1cc:	ldr	w0, [sp, #92]
 1d0:	cmp	w0, #0x0
 1d4:	b.eq	238 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x238>  // b.none
 1d8:	ldr	w0, [sp, #92]
 1dc:	sub	w0, w0, #0x1
 1e0:	mov	w1, w0
 1e4:	ldr	x0, [sp, #72]
 1e8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 1ec:	ldr	x0, [x0]
 1f0:	ldr	x1, [sp, #32]
 1f4:	cmp	x1, x0
 1f8:	b.ne	238 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x238>  // b.any
 1fc:	ldr	w0, [sp, #92]
 200:	sub	w0, w0, #0x1
 204:	mov	w1, w0
 208:	ldr	x0, [sp, #72]
 20c:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 210:	mov	x2, x0
 214:	add	x0, sp, #0x30
 218:	mov	x1, x0
 21c:	mov	x0, x2
 220:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 224:	and	w0, w0, #0xff
 228:	cmp	w0, #0x0
 22c:	b.eq	238 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x238>  // b.none
 230:	mov	w0, #0x1                   	// #1
 234:	b	23c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x23c>
 238:	mov	w0, #0x0                   	// #0
 23c:	cmp	w0, #0x0
 240:	b.eq	32c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x32c>  // b.none
 244:	ldr	w0, [sp, #92]
 248:	sub	w1, w0, #0x1
 24c:	ldr	x0, [sp, #64]
 250:	str	w1, [x0]
 254:	ldr	w1, [sp, #92]
 258:	ldr	w0, [sp, #60]
 25c:	cmp	w1, w0
 260:	b.eq	2ac <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2ac>  // b.none
 264:	ldr	w1, [sp, #92]
 268:	ldr	x0, [sp, #72]
 26c:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 270:	ldr	x0, [x0]
 274:	ldr	x1, [sp, #32]
 278:	cmp	x1, x0
 27c:	b.ne	2ac <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2ac>  // b.any
 280:	ldr	w1, [sp, #92]
 284:	ldr	x0, [sp, #72]
 288:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 28c:	mov	x1, x0
 290:	add	x0, sp, #0x28
 294:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 298:	and	w0, w0, #0xff
 29c:	cmp	w0, #0x0
 2a0:	b.eq	2ac <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2ac>  // b.none
 2a4:	mov	w0, #0x1                   	// #1
 2a8:	b	2b0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x2b0>
 2ac:	mov	w0, #0x0                   	// #0
 2b0:	cmp	w0, #0x0
 2b4:	b.eq	304 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x304>  // b.none
 2b8:	ldr	w1, [sp, #92]
 2bc:	ldr	x0, [sp, #72]
 2c0:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2c4:	mov	x19, x0
 2c8:	ldr	w0, [sp, #92]
 2cc:	sub	w0, w0, #0x1
 2d0:	mov	w1, w0
 2d4:	ldr	x0, [sp, #72]
 2d8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2dc:	mov	x1, x0
 2e0:	ldr	x0, [x19]
 2e4:	str	x0, [x1]
 2e8:	ldr	x0, [sp, #72]
 2ec:	ldr	w2, [sp, #60]
 2f0:	ldr	w1, [sp, #92]
 2f4:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 2f8:	ldr	w0, [sp, #60]
 2fc:	sub	w0, w0, #0x1
 300:	b	48c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x48c>
 304:	ldr	w0, [sp, #92]
 308:	sub	w0, w0, #0x1
 30c:	mov	w1, w0
 310:	ldr	x0, [sp, #72]
 314:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 318:	mov	x1, x0
 31c:	ldr	x0, [sp, #40]
 320:	str	x0, [x1]
 324:	ldr	w0, [sp, #60]
 328:	b	48c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x48c>
 32c:	ldr	w0, [sp, #92]
 330:	cmp	w0, #0x8
 334:	b.ne	340 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x340>  // b.any
 338:	mov	w0, #0x9                   	// #9
 33c:	b	48c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x48c>
 340:	ldr	w1, [sp, #92]
 344:	ldr	w0, [sp, #60]
 348:	cmp	w1, w0
 34c:	b.ne	3a4 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x3a4>  // b.any
 350:	ldr	w1, [sp, #92]
 354:	ldr	x0, [sp, #72]
 358:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 35c:	mov	x1, x0
 360:	ldr	x0, [sp, #48]
 364:	str	x0, [x1]
 368:	ldr	w1, [sp, #92]
 36c:	ldr	x0, [sp, #72]
 370:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 374:	mov	x1, x0
 378:	ldr	x0, [sp, #40]
 37c:	str	x0, [x1]
 380:	ldr	w1, [sp, #92]
 384:	ldr	x0, [sp, #72]
 388:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 38c:	mov	x1, x0
 390:	ldr	x0, [sp, #32]
 394:	str	x0, [x1]
 398:	ldr	w0, [sp, #60]
 39c:	add	w0, w0, #0x1
 3a0:	b	48c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x48c>
 3a4:	ldr	w1, [sp, #92]
 3a8:	ldr	x0, [sp, #72]
 3ac:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 3b0:	ldr	x0, [x0]
 3b4:	ldr	x1, [sp, #32]
 3b8:	cmp	x1, x0
 3bc:	b.ne	3ec <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x3ec>  // b.any
 3c0:	ldr	w1, [sp, #92]
 3c4:	ldr	x0, [sp, #72]
 3c8:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 3cc:	mov	x1, x0
 3d0:	add	x0, sp, #0x28
 3d4:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 3d8:	and	w0, w0, #0xff
 3dc:	cmp	w0, #0x0
 3e0:	b.eq	3ec <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x3ec>  // b.none
 3e4:	mov	w0, #0x1                   	// #1
 3e8:	b	3f0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x3f0>
 3ec:	mov	w0, #0x0                   	// #0
 3f0:	cmp	w0, #0x0
 3f4:	b.eq	418 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x418>  // b.none
 3f8:	ldr	w1, [sp, #92]
 3fc:	ldr	x0, [sp, #72]
 400:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 404:	mov	x1, x0
 408:	ldr	x0, [sp, #48]
 40c:	str	x0, [x1]
 410:	ldr	w0, [sp, #60]
 414:	b	48c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x48c>
 418:	ldr	w0, [sp, #60]
 41c:	cmp	w0, #0x8
 420:	b.ne	42c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x42c>  // b.any
 424:	mov	w0, #0x9                   	// #9
 428:	b	48c <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml+0x48c>
 42c:	ldr	x0, [sp, #72]
 430:	ldr	w2, [sp, #60]
 434:	ldr	w1, [sp, #92]
 438:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 43c:	ldr	w1, [sp, #92]
 440:	ldr	x0, [sp, #72]
 444:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 448:	mov	x1, x0
 44c:	ldr	x0, [sp, #48]
 450:	str	x0, [x1]
 454:	ldr	w1, [sp, #92]
 458:	ldr	x0, [sp, #72]
 45c:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 460:	mov	x1, x0
 464:	ldr	x0, [sp, #40]
 468:	str	x0, [x1]
 46c:	ldr	w1, [sp, #92]
 470:	ldr	x0, [sp, #72]
 474:	bl	0 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10insertFromERjjmml>
 478:	mov	x1, x0
 47c:	ldr	x0, [sp, #32]
 480:	str	x0, [x1]
 484:	ldr	w0, [sp, #60]
 488:	add	w0, w0, #0x1
 48c:	ldr	x19, [sp, #16]
 490:	ldp	x29, x30, [sp], #96
 494:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x0, [sp, #88]
  84:	lsl	x0, x0, #3
  88:	ldr	x1, [sp, #80]
  8c:	add	x20, x1, x0
  90:	ldr	x0, [sp, #40]
  94:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  98:	mov	x2, x0
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  a8:	str	xzr, [sp, #120]
  ac:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	124 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x124>  // b.none
  bc:	add	x0, sp, #0x30
  c0:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  c4:	ldr	x19, [x0]
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  d0:	mov	x3, x0
  d4:	ldr	x2, [sp, #80]
  d8:	mov	x1, x19
  dc:	ldr	x0, [sp, #104]
  e0:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  e4:	str	x0, [sp, #120]
  e8:	ldr	x0, [sp, #120]
  ec:	add	x0, x0, #0x8
  f0:	str	x0, [sp, #120]
  f4:	add	x0, sp, #0x30
  f8:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  fc:	ldr	x19, [x0]
 100:	ldr	x0, [sp, #56]
 104:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 108:	mov	x3, x0
 10c:	ldr	x2, [sp, #120]
 110:	ldr	x1, [sp, #96]
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 11c:	str	x0, [sp, #120]
 120:	b	188 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x188>
 124:	add	x0, sp, #0x30
 128:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 12c:	ldr	x19, [x0]
 130:	ldr	x0, [sp, #56]
 134:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 138:	mov	x3, x0
 13c:	ldr	x2, [sp, #80]
 140:	mov	x1, x19
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 14c:	str	x0, [sp, #120]
 150:	ldr	x0, [sp, #120]
 154:	add	x0, x0, #0x8
 158:	str	x0, [sp, #120]
 15c:	add	x0, sp, #0x30
 160:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 164:	ldr	x19, [x0]
 168:	ldr	x0, [sp, #56]
 16c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 170:	mov	x3, x0
 174:	ldr	x2, [sp, #120]
 178:	ldr	x1, [sp, #96]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 184:	str	x0, [sp, #120]
 188:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 18c:	and	w0, w0, #0xff
 190:	eor	w0, w0, #0x1
 194:	and	w0, w0, #0xff
 198:	cmp	w0, #0x0
 19c:	b.eq	1b8 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1b8>  // b.none
 1a0:	ldr	x0, [sp, #56]
 1a4:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1a8:	mov	x2, x0
 1ac:	ldr	x1, [sp, #96]
 1b0:	ldr	x0, [sp, #104]
 1b4:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1b8:	ldr	x3, [sp, #56]
 1bc:	ldr	x0, [sp, #56]
 1c0:	ldr	x1, [x0, #16]
 1c4:	ldr	x0, [sp, #104]
 1c8:	sub	x0, x1, x0
 1cc:	asr	x0, x0, #3
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #104]
 1d8:	mov	x0, x3
 1dc:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	ldr	x1, [sp, #80]
 1e8:	str	x1, [x0]
 1ec:	ldr	x0, [sp, #56]
 1f0:	ldr	x1, [sp, #120]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x0, [sp, #112]
 1fc:	lsl	x0, x0, #3
 200:	ldr	x1, [sp, #80]
 204:	add	x1, x1, x0
 208:	ldr	x0, [sp, #56]
 20c:	str	x1, [x0, #16]
 210:	nop
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x29, x30, [sp], #128
 21c:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	38 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_+0x38>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x1, [x1]
  30:	str	x1, [x0]
  34:	b	68 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_+0x68>
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_>
  40:	mov	x1, x0
  44:	mov	x0, #0x8                   	// #8
  48:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EEaSERKS2_>
  4c:	mov	x1, x0
  50:	ldr	x0, [sp, #16]
  54:	ldr	x0, [x0]
  58:	str	x0, [x1]
  5c:	ldr	x0, [sp, #24]
  60:	mov	w1, #0x1                   	// #1
  64:	strb	w1, [x0, #8]
  68:	ldr	x0, [sp, #24]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>
  30:	mov	x3, x0
  34:	mov	x2, x19
  38:	ldr	x1, [sp, #48]
  3c:	ldr	x0, [sp, #56]
  40:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JRS2_RlEEEvRS4_PT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE3endEv:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	str	x3, [sp, #48]
  20:	adrp	x0, 0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  24:	add	x2, x0, #0x0
  28:	mov	x1, #0x1                   	// #1
  2c:	ldr	x0, [sp, #72]
  30:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  34:	str	x0, [sp, #128]
  38:	ldr	x0, [sp, #72]
  3c:	ldr	x0, [x0]
  40:	str	x0, [sp, #120]
  44:	ldr	x0, [sp, #72]
  48:	ldr	x0, [x0, #8]
  4c:	str	x0, [sp, #112]
  50:	ldr	x0, [sp, #72]
  54:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  58:	str	x0, [sp, #88]
  5c:	add	x1, sp, #0x58
  60:	add	x0, sp, #0x40
  64:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  68:	str	x0, [sp, #104]
  6c:	ldr	x0, [sp, #72]
  70:	ldr	x1, [sp, #128]
  74:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  78:	str	x0, [sp, #96]
  7c:	ldr	x0, [sp, #96]
  80:	str	x0, [sp, #136]
  84:	ldr	x19, [sp, #72]
  88:	ldr	x0, [sp, #104]
  8c:	lsl	x0, x0, #4
  90:	ldr	x1, [sp, #96]
  94:	add	x20, x1, x0
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  a0:	mov	x21, x0
  a4:	ldr	x0, [sp, #48]
  a8:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  ac:	mov	x3, x0
  b0:	mov	x2, x21
  b4:	mov	x1, x20
  b8:	mov	x0, x19
  bc:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  c0:	str	xzr, [sp, #136]
  c4:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  c8:	and	w0, w0, #0xff
  cc:	cmp	w0, #0x0
  d0:	b.eq	13c <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x13c>  // b.none
  d4:	add	x0, sp, #0x40
  d8:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  dc:	ldr	x19, [x0]
  e0:	ldr	x0, [sp, #72]
  e4:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  e8:	mov	x3, x0
  ec:	ldr	x2, [sp, #96]
  f0:	mov	x1, x19
  f4:	ldr	x0, [sp, #120]
  f8:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  fc:	str	x0, [sp, #136]
 100:	ldr	x0, [sp, #136]
 104:	add	x0, x0, #0x10
 108:	str	x0, [sp, #136]
 10c:	add	x0, sp, #0x40
 110:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 114:	ldr	x19, [x0]
 118:	ldr	x0, [sp, #72]
 11c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 120:	mov	x3, x0
 124:	ldr	x2, [sp, #136]
 128:	ldr	x1, [sp, #112]
 12c:	mov	x0, x19
 130:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 134:	str	x0, [sp, #136]
 138:	b	1a0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1a0>
 13c:	add	x0, sp, #0x40
 140:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 144:	ldr	x19, [x0]
 148:	ldr	x0, [sp, #72]
 14c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 150:	mov	x3, x0
 154:	ldr	x2, [sp, #96]
 158:	mov	x1, x19
 15c:	ldr	x0, [sp, #120]
 160:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 164:	str	x0, [sp, #136]
 168:	ldr	x0, [sp, #136]
 16c:	add	x0, x0, #0x10
 170:	str	x0, [sp, #136]
 174:	add	x0, sp, #0x40
 178:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 17c:	ldr	x19, [x0]
 180:	ldr	x0, [sp, #72]
 184:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 188:	mov	x3, x0
 18c:	ldr	x2, [sp, #136]
 190:	ldr	x1, [sp, #112]
 194:	mov	x0, x19
 198:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 19c:	str	x0, [sp, #136]
 1a0:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1a4:	and	w0, w0, #0xff
 1a8:	eor	w0, w0, #0x1
 1ac:	and	w0, w0, #0xff
 1b0:	cmp	w0, #0x0
 1b4:	b.eq	1d0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1d0>  // b.none
 1b8:	ldr	x0, [sp, #72]
 1bc:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1c0:	mov	x2, x0
 1c4:	ldr	x1, [sp, #112]
 1c8:	ldr	x0, [sp, #120]
 1cc:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1d0:	ldr	x3, [sp, #72]
 1d4:	ldr	x0, [sp, #72]
 1d8:	ldr	x1, [x0, #16]
 1dc:	ldr	x0, [sp, #120]
 1e0:	sub	x0, x1, x0
 1e4:	asr	x0, x0, #4
 1e8:	mov	x2, x0
 1ec:	ldr	x1, [sp, #120]
 1f0:	mov	x0, x3
 1f4:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE17_M_realloc_insertIJRS2_RlEEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1f8:	ldr	x0, [sp, #72]
 1fc:	ldr	x1, [sp, #96]
 200:	str	x1, [x0]
 204:	ldr	x0, [sp, #72]
 208:	ldr	x1, [sp, #136]
 20c:	str	x1, [x0, #8]
 210:	ldr	x0, [sp, #128]
 214:	lsl	x0, x0, #4
 218:	ldr	x1, [sp, #96]
 21c:	add	x1, x1, x0
 220:	ldr	x0, [sp, #72]
 224:	str	x1, [x0, #16]
 228:	nop
 22c:	ldp	x19, x20, [sp, #16]
 230:	ldr	x21, [sp, #32]
 234:	ldp	x29, x30, [sp], #144
 238:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm23DwarfStringPoolEntryRefEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm23DwarfStringPoolEntryRefEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm3DIEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm3DIEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>
  30:	mov	x3, x0
  34:	mov	x2, x19
  38:	ldr	x1, [sp, #48]
  3c:	ldr	x0, [sp, #56]
  40:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvRS3_PT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	str	x3, [sp, #48]
  20:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  24:	add	x2, x0, #0x0
  28:	mov	x1, #0x1                   	// #1
  2c:	ldr	x0, [sp, #72]
  30:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  34:	str	x0, [sp, #128]
  38:	ldr	x0, [sp, #72]
  3c:	ldr	x0, [x0]
  40:	str	x0, [sp, #120]
  44:	ldr	x0, [sp, #72]
  48:	ldr	x0, [x0, #8]
  4c:	str	x0, [sp, #112]
  50:	ldr	x0, [sp, #72]
  54:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  58:	str	x0, [sp, #88]
  5c:	add	x1, sp, #0x58
  60:	add	x0, sp, #0x40
  64:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  68:	str	x0, [sp, #104]
  6c:	ldr	x0, [sp, #72]
  70:	ldr	x1, [sp, #128]
  74:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  78:	str	x0, [sp, #96]
  7c:	ldr	x0, [sp, #96]
  80:	str	x0, [sp, #136]
  84:	ldr	x19, [sp, #72]
  88:	ldr	x1, [sp, #104]
  8c:	mov	x0, x1
  90:	lsl	x0, x0, #1
  94:	add	x0, x0, x1
  98:	lsl	x0, x0, #3
  9c:	mov	x1, x0
  a0:	ldr	x0, [sp, #96]
  a4:	add	x20, x0, x1
  a8:	ldr	x0, [sp, #56]
  ac:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  b0:	mov	x21, x0
  b4:	ldr	x0, [sp, #48]
  b8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  bc:	mov	x3, x0
  c0:	mov	x2, x21
  c4:	mov	x1, x20
  c8:	mov	x0, x19
  cc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d0:	str	xzr, [sp, #136]
  d4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d8:	and	w0, w0, #0xff
  dc:	cmp	w0, #0x0
  e0:	b.eq	14c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x14c>  // b.none
  e4:	add	x0, sp, #0x40
  e8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  ec:	ldr	x19, [x0]
  f0:	ldr	x0, [sp, #72]
  f4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  f8:	mov	x3, x0
  fc:	ldr	x2, [sp, #96]
 100:	mov	x1, x19
 104:	ldr	x0, [sp, #120]
 108:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 10c:	str	x0, [sp, #136]
 110:	ldr	x0, [sp, #136]
 114:	add	x0, x0, #0x18
 118:	str	x0, [sp, #136]
 11c:	add	x0, sp, #0x40
 120:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 124:	ldr	x19, [x0]
 128:	ldr	x0, [sp, #72]
 12c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 130:	mov	x3, x0
 134:	ldr	x2, [sp, #136]
 138:	ldr	x1, [sp, #112]
 13c:	mov	x0, x19
 140:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 144:	str	x0, [sp, #136]
 148:	b	1b0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1b0>
 14c:	add	x0, sp, #0x40
 150:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 154:	ldr	x19, [x0]
 158:	ldr	x0, [sp, #72]
 15c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 160:	mov	x3, x0
 164:	ldr	x2, [sp, #96]
 168:	mov	x1, x19
 16c:	ldr	x0, [sp, #120]
 170:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 174:	str	x0, [sp, #136]
 178:	ldr	x0, [sp, #136]
 17c:	add	x0, x0, #0x18
 180:	str	x0, [sp, #136]
 184:	add	x0, sp, #0x40
 188:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 18c:	ldr	x19, [x0]
 190:	ldr	x0, [sp, #72]
 194:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 198:	mov	x3, x0
 19c:	ldr	x2, [sp, #136]
 1a0:	ldr	x1, [sp, #112]
 1a4:	mov	x0, x19
 1a8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1ac:	str	x0, [sp, #136]
 1b0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1b4:	and	w0, w0, #0xff
 1b8:	eor	w0, w0, #0x1
 1bc:	and	w0, w0, #0xff
 1c0:	cmp	w0, #0x0
 1c4:	b.eq	1e0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1e0>  // b.none
 1c8:	ldr	x0, [sp, #72]
 1cc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #112]
 1d8:	ldr	x0, [sp, #120]
 1dc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1e0:	ldr	x3, [sp, #72]
 1e4:	ldr	x0, [sp, #72]
 1e8:	ldr	x1, [x0, #16]
 1ec:	ldr	x0, [sp, #120]
 1f0:	sub	x0, x1, x0
 1f4:	asr	x1, x0, #3
 1f8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 1fc:	movk	x0, #0xaaab
 200:	mul	x0, x1, x0
 204:	mov	x2, x0
 208:	ldr	x1, [sp, #120]
 20c:	mov	x0, x3
 210:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEEEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 214:	ldr	x0, [sp, #72]
 218:	ldr	x1, [sp, #96]
 21c:	str	x1, [x0]
 220:	ldr	x0, [sp, #72]
 224:	ldr	x1, [sp, #136]
 228:	str	x1, [x0, #8]
 22c:	ldr	x1, [sp, #128]
 230:	mov	x0, x1
 234:	lsl	x0, x0, #1
 238:	add	x0, x0, x1
 23c:	lsl	x0, x0, #3
 240:	mov	x1, x0
 244:	ldr	x0, [sp, #96]
 248:	add	x1, x0, x1
 24c:	ldr	x0, [sp, #72]
 250:	str	x1, [x0, #16]
 254:	nop
 258:	ldp	x19, x20, [sp, #16]
 25c:	ldr	x21, [sp, #32]
 260:	ldp	x29, x30, [sp], #144
 264:	ret

Disassembly of section .text._ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	str	x4, [sp, #40]
  20:	ldr	x0, [sp, #56]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  28:	mov	x19, x0
  2c:	ldr	x0, [sp, #48]
  30:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  34:	mov	x20, x0
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  40:	mov	x4, x0
  44:	mov	x3, x20
  48:	mov	x2, x19
  4c:	ldr	x1, [sp, #64]
  50:	ldr	x0, [sp, #72]
  54:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvRS3_PT_DpOT0_>
  58:	nop
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #80
  64:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	str	x4, [sp, #56]
  24:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  28:	add	x2, x0, #0x0
  2c:	mov	x1, #0x1                   	// #1
  30:	ldr	x0, [sp, #88]
  34:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  38:	str	x0, [sp, #144]
  3c:	ldr	x0, [sp, #88]
  40:	ldr	x0, [x0]
  44:	str	x0, [sp, #136]
  48:	ldr	x0, [sp, #88]
  4c:	ldr	x0, [x0, #8]
  50:	str	x0, [sp, #128]
  54:	ldr	x0, [sp, #88]
  58:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  5c:	str	x0, [sp, #104]
  60:	add	x1, sp, #0x68
  64:	add	x0, sp, #0x50
  68:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  6c:	str	x0, [sp, #120]
  70:	ldr	x0, [sp, #88]
  74:	ldr	x1, [sp, #144]
  78:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  7c:	str	x0, [sp, #112]
  80:	ldr	x0, [sp, #112]
  84:	str	x0, [sp, #152]
  88:	ldr	x19, [sp, #88]
  8c:	ldr	x1, [sp, #120]
  90:	mov	x0, x1
  94:	lsl	x0, x0, #1
  98:	add	x0, x0, x1
  9c:	lsl	x0, x0, #3
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #112]
  a8:	add	x20, x0, x1
  ac:	ldr	x0, [sp, #72]
  b0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  b4:	mov	x21, x0
  b8:	ldr	x0, [sp, #64]
  bc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  c0:	mov	x22, x0
  c4:	ldr	x0, [sp, #56]
  c8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  cc:	mov	x4, x0
  d0:	mov	x3, x22
  d4:	mov	x2, x21
  d8:	mov	x1, x20
  dc:	mov	x0, x19
  e0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  e4:	str	xzr, [sp, #152]
  e8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  ec:	and	w0, w0, #0xff
  f0:	cmp	w0, #0x0
  f4:	b.eq	160 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x160>  // b.none
  f8:	add	x0, sp, #0x50
  fc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 100:	ldr	x19, [x0]
 104:	ldr	x0, [sp, #88]
 108:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 10c:	mov	x3, x0
 110:	ldr	x2, [sp, #112]
 114:	mov	x1, x19
 118:	ldr	x0, [sp, #136]
 11c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 120:	str	x0, [sp, #152]
 124:	ldr	x0, [sp, #152]
 128:	add	x0, x0, #0x18
 12c:	str	x0, [sp, #152]
 130:	add	x0, sp, #0x50
 134:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 138:	ldr	x19, [x0]
 13c:	ldr	x0, [sp, #88]
 140:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 144:	mov	x3, x0
 148:	ldr	x2, [sp, #152]
 14c:	ldr	x1, [sp, #128]
 150:	mov	x0, x19
 154:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 158:	str	x0, [sp, #152]
 15c:	b	1c4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1c4>
 160:	add	x0, sp, #0x50
 164:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 168:	ldr	x19, [x0]
 16c:	ldr	x0, [sp, #88]
 170:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 174:	mov	x3, x0
 178:	ldr	x2, [sp, #112]
 17c:	mov	x1, x19
 180:	ldr	x0, [sp, #136]
 184:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 188:	str	x0, [sp, #152]
 18c:	ldr	x0, [sp, #152]
 190:	add	x0, x0, #0x18
 194:	str	x0, [sp, #152]
 198:	add	x0, sp, #0x50
 19c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1a0:	ldr	x19, [x0]
 1a4:	ldr	x0, [sp, #88]
 1a8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1ac:	mov	x3, x0
 1b0:	ldr	x2, [sp, #152]
 1b4:	ldr	x1, [sp, #128]
 1b8:	mov	x0, x19
 1bc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1c0:	str	x0, [sp, #152]
 1c4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1c8:	and	w0, w0, #0xff
 1cc:	eor	w0, w0, #0x1
 1d0:	and	w0, w0, #0xff
 1d4:	cmp	w0, #0x0
 1d8:	b.eq	1f4 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1f4>  // b.none
 1dc:	ldr	x0, [sp, #88]
 1e0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1e4:	mov	x2, x0
 1e8:	ldr	x1, [sp, #128]
 1ec:	ldr	x0, [sp, #136]
 1f0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1f4:	ldr	x3, [sp, #88]
 1f8:	ldr	x0, [sp, #88]
 1fc:	ldr	x1, [x0, #16]
 200:	ldr	x0, [sp, #136]
 204:	sub	x0, x1, x0
 208:	asr	x1, x0, #3
 20c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 210:	movk	x0, #0xaaab
 214:	mul	x0, x1, x0
 218:	mov	x2, x0
 21c:	ldr	x1, [sp, #136]
 220:	mov	x0, x3
 224:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 228:	ldr	x0, [sp, #88]
 22c:	ldr	x1, [sp, #112]
 230:	str	x1, [x0]
 234:	ldr	x0, [sp, #88]
 238:	ldr	x1, [sp, #152]
 23c:	str	x1, [x0, #8]
 240:	ldr	x1, [sp, #144]
 244:	mov	x0, x1
 248:	lsl	x0, x0, #1
 24c:	add	x0, x0, x1
 250:	lsl	x0, x0, #3
 254:	mov	x1, x0
 258:	ldr	x0, [sp, #112]
 25c:	add	x1, x0, x1
 260:	ldr	x0, [sp, #88]
 264:	str	x1, [x0, #16]
 268:	nop
 26c:	ldp	x19, x20, [sp, #16]
 270:	ldp	x21, x22, [sp, #32]
 274:	ldp	x29, x30, [sp], #160
 278:	ret

Disassembly of section .text._ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	str	x4, [sp, #56]
  24:	str	x5, [sp, #48]
  28:	ldr	x0, [sp, #72]
  2c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #64]
  38:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  3c:	mov	x20, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  48:	mov	x21, x0
  4c:	ldr	x0, [sp, #48]
  50:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  54:	mov	x5, x0
  58:	mov	x4, x21
  5c:	mov	x3, x20
  60:	mov	x2, x19
  64:	ldr	x1, [sp, #80]
  68:	ldr	x0, [sp, #88]
  6c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvRS3_PT_DpOT0_>
  70:	nop
  74:	ldp	x19, x20, [sp, #16]
  78:	ldr	x21, [sp, #32]
  7c:	ldp	x29, x30, [sp], #96
  80:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	str	x0, [sp, #104]
  18:	str	x1, [sp, #96]
  1c:	str	x2, [sp, #88]
  20:	str	x3, [sp, #80]
  24:	str	x4, [sp, #72]
  28:	str	x5, [sp, #64]
  2c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  30:	add	x2, x0, #0x0
  34:	mov	x1, #0x1                   	// #1
  38:	ldr	x0, [sp, #104]
  3c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  40:	str	x0, [sp, #160]
  44:	ldr	x0, [sp, #104]
  48:	ldr	x0, [x0]
  4c:	str	x0, [sp, #152]
  50:	ldr	x0, [sp, #104]
  54:	ldr	x0, [x0, #8]
  58:	str	x0, [sp, #144]
  5c:	ldr	x0, [sp, #104]
  60:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  64:	str	x0, [sp, #120]
  68:	add	x1, sp, #0x78
  6c:	add	x0, sp, #0x60
  70:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  74:	str	x0, [sp, #136]
  78:	ldr	x0, [sp, #104]
  7c:	ldr	x1, [sp, #160]
  80:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  84:	str	x0, [sp, #128]
  88:	ldr	x0, [sp, #128]
  8c:	str	x0, [sp, #168]
  90:	ldr	x19, [sp, #104]
  94:	ldr	x1, [sp, #136]
  98:	mov	x0, x1
  9c:	lsl	x0, x0, #1
  a0:	add	x0, x0, x1
  a4:	lsl	x0, x0, #3
  a8:	mov	x1, x0
  ac:	ldr	x0, [sp, #128]
  b0:	add	x20, x0, x1
  b4:	ldr	x0, [sp, #88]
  b8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  bc:	mov	x21, x0
  c0:	ldr	x0, [sp, #80]
  c4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  c8:	mov	x22, x0
  cc:	ldr	x0, [sp, #72]
  d0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d4:	mov	x23, x0
  d8:	ldr	x0, [sp, #64]
  dc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  e0:	mov	x5, x0
  e4:	mov	x4, x23
  e8:	mov	x3, x22
  ec:	mov	x2, x21
  f0:	mov	x1, x20
  f4:	mov	x0, x19
  f8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  fc:	str	xzr, [sp, #168]
 100:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 104:	and	w0, w0, #0xff
 108:	cmp	w0, #0x0
 10c:	b.eq	178 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x178>  // b.none
 110:	add	x0, sp, #0x60
 114:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 118:	ldr	x19, [x0]
 11c:	ldr	x0, [sp, #104]
 120:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 124:	mov	x3, x0
 128:	ldr	x2, [sp, #128]
 12c:	mov	x1, x19
 130:	ldr	x0, [sp, #152]
 134:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 138:	str	x0, [sp, #168]
 13c:	ldr	x0, [sp, #168]
 140:	add	x0, x0, #0x18
 144:	str	x0, [sp, #168]
 148:	add	x0, sp, #0x60
 14c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 150:	ldr	x19, [x0]
 154:	ldr	x0, [sp, #104]
 158:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 15c:	mov	x3, x0
 160:	ldr	x2, [sp, #168]
 164:	ldr	x1, [sp, #144]
 168:	mov	x0, x19
 16c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 170:	str	x0, [sp, #168]
 174:	b	1dc <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1dc>
 178:	add	x0, sp, #0x60
 17c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 180:	ldr	x19, [x0]
 184:	ldr	x0, [sp, #104]
 188:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 18c:	mov	x3, x0
 190:	ldr	x2, [sp, #128]
 194:	mov	x1, x19
 198:	ldr	x0, [sp, #152]
 19c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1a0:	str	x0, [sp, #168]
 1a4:	ldr	x0, [sp, #168]
 1a8:	add	x0, x0, #0x18
 1ac:	str	x0, [sp, #168]
 1b0:	add	x0, sp, #0x60
 1b4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1b8:	ldr	x19, [x0]
 1bc:	ldr	x0, [sp, #104]
 1c0:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1c4:	mov	x3, x0
 1c8:	ldr	x2, [sp, #168]
 1cc:	ldr	x1, [sp, #144]
 1d0:	mov	x0, x19
 1d4:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1d8:	str	x0, [sp, #168]
 1dc:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1e0:	and	w0, w0, #0xff
 1e4:	eor	w0, w0, #0x1
 1e8:	and	w0, w0, #0xff
 1ec:	cmp	w0, #0x0
 1f0:	b.eq	20c <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x20c>  // b.none
 1f4:	ldr	x0, [sp, #104]
 1f8:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1fc:	mov	x2, x0
 200:	ldr	x1, [sp, #144]
 204:	ldr	x0, [sp, #152]
 208:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 20c:	ldr	x3, [sp, #104]
 210:	ldr	x0, [sp, #104]
 214:	ldr	x1, [x0, #16]
 218:	ldr	x0, [sp, #152]
 21c:	sub	x0, x1, x0
 220:	asr	x1, x0, #3
 224:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 228:	movk	x0, #0xaaab
 22c:	mul	x0, x1, x0
 230:	mov	x2, x0
 234:	ldr	x1, [sp, #152]
 238:	mov	x0, x3
 23c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE17_M_realloc_insertIJRNS0_23DwarfStringPoolEntryRefERPKNS0_3DIEERjRbEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 240:	ldr	x0, [sp, #104]
 244:	ldr	x1, [sp, #128]
 248:	str	x1, [x0]
 24c:	ldr	x0, [sp, #104]
 250:	ldr	x1, [sp, #168]
 254:	str	x1, [x0, #8]
 258:	ldr	x1, [sp, #160]
 25c:	mov	x0, x1
 260:	lsl	x0, x0, #1
 264:	add	x0, x0, x1
 268:	lsl	x0, x0, #3
 26c:	mov	x1, x0
 270:	ldr	x0, [sp, #128]
 274:	add	x1, x0, x1
 278:	ldr	x0, [sp, #104]
 27c:	str	x1, [x0, #16]
 280:	nop
 284:	ldp	x19, x20, [sp, #16]
 288:	ldp	x21, x22, [sp, #32]
 28c:	ldr	x23, [sp, #48]
 290:	ldp	x29, x30, [sp], #176
 294:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	strb	w2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x1, [x0, #80]
  20:	ldr	x0, [sp, #48]
  24:	add	x1, x1, x0
  28:	ldr	x0, [sp, #56]
  2c:	str	x1, [x0, #80]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	ldrb	w1, [sp, #40]
  3c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  40:	str	x0, [sp, #152]
  44:	ldr	x1, [sp, #152]
  48:	ldr	x0, [sp, #48]
  4c:	add	x0, x1, x0
  50:	ldr	x1, [sp, #48]
  54:	cmp	x1, x0
  58:	b.ls	7c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x7c>  // b.plast
  5c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  60:	add	x3, x0, #0x0
  64:	mov	w2, #0xdc                  	// #220
  68:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  6c:	add	x1, x0, #0x0
  70:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  74:	add	x0, x0, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	x0, [sp, #48]
  80:	str	x0, [sp, #144]
  84:	ldr	x1, [sp, #152]
  88:	ldr	x0, [sp, #144]
  8c:	add	x0, x1, x0
  90:	ldr	x1, [sp, #56]
  94:	ldr	x2, [x1, #8]
  98:	ldr	x1, [sp, #56]
  9c:	ldr	x1, [x1]
  a0:	sub	x1, x2, x1
  a4:	cmp	x0, x1
  a8:	b.hi	dc <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xdc>  // b.pmore
  ac:	ldr	x0, [sp, #56]
  b0:	ldr	x1, [x0]
  b4:	ldr	x0, [sp, #152]
  b8:	add	x0, x1, x0
  bc:	str	x0, [sp, #104]
  c0:	ldr	x1, [sp, #104]
  c4:	ldr	x0, [sp, #144]
  c8:	add	x1, x1, x0
  cc:	ldr	x0, [sp, #56]
  d0:	str	x1, [x0]
  d4:	ldr	x0, [sp, #104]
  d8:	b	220 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x220>
  dc:	add	x0, sp, #0x28
  e0:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  e4:	mov	x1, x0
  e8:	ldr	x0, [sp, #144]
  ec:	add	x0, x1, x0
  f0:	sub	x0, x0, #0x1
  f4:	str	x0, [sp, #80]
  f8:	ldr	x0, [sp, #80]
  fc:	cmp	x0, #0x1, lsl #12
 100:	b.ls	1a8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1a8>  // b.plast
 104:	ldr	x0, [sp, #56]
 108:	add	x0, x0, #0x60
 10c:	ldr	x1, [sp, #80]
 110:	mov	x2, #0x0                   	// #0
 114:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 118:	str	x0, [sp, #72]
 11c:	ldr	x0, [sp, #56]
 120:	add	x19, x0, #0x40
 124:	add	x1, sp, #0x50
 128:	add	x0, sp, #0x48
 12c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 130:	stp	x0, x1, [sp, #88]
 134:	add	x0, sp, #0x58
 138:	mov	x1, x0
 13c:	mov	x0, x19
 140:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 144:	ldr	x0, [sp, #72]
 148:	ldrb	w1, [sp, #40]
 14c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 150:	str	x0, [sp, #120]
 154:	ldr	x1, [sp, #120]
 158:	ldr	x0, [sp, #48]
 15c:	add	x1, x1, x0
 160:	ldr	x0, [sp, #72]
 164:	mov	x2, x0
 168:	ldr	x0, [sp, #80]
 16c:	add	x0, x2, x0
 170:	cmp	x1, x0
 174:	b.ls	198 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x198>  // b.plast
 178:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 17c:	add	x3, x0, #0x0
 180:	mov	w2, #0xfb                  	// #251
 184:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 188:	add	x1, x0, #0x0
 18c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 190:	add	x0, x0, #0x0
 194:	bl	0 <__assert_fail>
 198:	ldr	x0, [sp, #120]
 19c:	str	x0, [sp, #112]
 1a0:	ldr	x0, [sp, #112]
 1a4:	b	220 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x220>
 1a8:	ldr	x0, [sp, #56]
 1ac:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1b0:	ldr	x0, [sp, #56]
 1b4:	ldr	x0, [x0]
 1b8:	ldrb	w1, [sp, #40]
 1bc:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1c0:	str	x0, [sp, #136]
 1c4:	ldr	x1, [sp, #136]
 1c8:	ldr	x0, [sp, #144]
 1cc:	add	x0, x1, x0
 1d0:	ldr	x1, [sp, #56]
 1d4:	ldr	x1, [x1, #8]
 1d8:	cmp	x0, x1
 1dc:	b.ls	200 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x200>  // b.plast
 1e0:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1e4:	add	x3, x0, #0x0
 1e8:	mov	w2, #0x105                 	// #261
 1ec:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1f0:	add	x1, x0, #0x0
 1f4:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1f8:	add	x0, x0, #0x0
 1fc:	bl	0 <__assert_fail>
 200:	ldr	x0, [sp, #136]
 204:	str	x0, [sp, #128]
 208:	ldr	x1, [sp, #128]
 20c:	ldr	x0, [sp, #144]
 210:	add	x1, x1, x0
 214:	ldr	x0, [sp, #56]
 218:	str	x1, [x0]
 21c:	ldr	x0, [sp, #128]
 220:	ldr	x19, [sp, #16]
 224:	ldp	x29, x30, [sp], #160
 228:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #48]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv:

0000000000000000 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #48]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0xb1                  	// #177
  28:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0xad                  	// #173
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEEC1ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm19DWARFDebugInfoEntryESt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE10deallocateERSB_PSA_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE10deallocateERSB_PSA_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE10deallocateERSB_PSA_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEvT_SC_:

0000000000000000 <_ZSt8_DestroyIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEvT_SC_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEvT_SC_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	mov	x0, #0x1e                  	// #30
  10:	str	x0, [sp, #32]
  14:	ldr	w0, [sp, #28]
  18:	lsr	w0, w0, #7
  1c:	mov	w0, w0
  20:	str	x0, [sp, #40]
  24:	add	x1, sp, #0x28
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>
  30:	ldr	x0, [x0]
  34:	mov	w1, w0
  38:	mov	x0, #0x1000                	// #4096
  3c:	lsl	x0, x0, x1
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEERT_v:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEERT_v>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	x0, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEERT_v>
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>
  14:	ldr	x0, [sp, #24]
  18:	str	wzr, [x0, #192]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>
  24:	mov	x1, x0
  28:	mov	x0, #0xc0                  	// #192
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>
  30:	stp	xzr, xzr, [x0]
  34:	stp	xzr, xzr, [x0, #16]
  38:	stp	xzr, xzr, [x0, #32]
  3c:	stp	xzr, xzr, [x0, #48]
  40:	stp	xzr, xzr, [x0, #64]
  44:	stp	xzr, xzr, [x0, #80]
  48:	stp	xzr, xzr, [x0, #96]
  4c:	stp	xzr, xzr, [x0, #112]
  50:	stp	xzr, xzr, [x0, #128]
  54:	stp	xzr, xzr, [x0, #144]
  58:	stp	xzr, xzr, [x0, #160]
  5c:	stp	xzr, xzr, [x0, #176]
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE16switchRootToLeafEv>
  64:	nop
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x1
  18:	b.hi	3c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj+0x3c>  // b.pmore
  1c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x47d                 	// #1149
  28:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	w0, [sp, #20]
  40:	lsl	x0, x0, #4
  44:	mov	x1, #0x8                   	// #8
  48:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE15allocateBucketsEj>
  4c:	str	x0, [sp, #32]
  50:	ldr	w0, [sp, #20]
  54:	str	w0, [sp, #40]
  58:	ldp	x0, x1, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	w1, #0x0                   	// #0
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  1c:	mov	w1, #0x0                   	// #0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  30:	mov	w19, w0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  3c:	sub	w0, w0, #0x1
  40:	and	w0, w19, w0
  44:	cmp	w0, #0x0
  48:	b.eq	6c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x6c>  // b.none
  4c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0x15b                 	// #347
  58:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  74:	str	x0, [sp, #64]
  78:	ldr	x0, [sp, #40]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  80:	str	x0, [sp, #72]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  8c:	str	x0, [sp, #56]
  90:	ldr	x1, [sp, #72]
  94:	ldr	x0, [sp, #56]
  98:	cmp	x1, x0
  9c:	b.eq	d0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0xd0>  // b.none
  a0:	ldr	x0, [sp, #72]
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  a8:	mov	x1, x0
  ac:	mov	x0, #0x8                   	// #8
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #64]
  bc:	str	x0, [x1]
  c0:	ldr	x0, [sp, #72]
  c4:	add	x0, x0, #0x10
  c8:	str	x0, [sp, #72]
  cc:	b	90 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E9initEmptyEv+0x90>
  d0:	nop
  d4:	ldr	x19, [sp, #16]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getBucketsEndEv>
  24:	mov	w0, w0
  28:	lsl	x0, x0, #4
  2c:	add	x0, x19, x0
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairImmE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairImmE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairImmE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairImmE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE10deallocateERS2_PS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE10deallocateERS2_PS1_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm13PatchLocationEEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPN4llvm13PatchLocationEEvT_S3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPN4llvm13PatchLocationEEvT_S3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE10deallocateERS4_PS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE10deallocateERS4_PS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE10deallocateERS4_PS3_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPSt4pairIN4llvm13PatchLocationElEEvT_S5_:

0000000000000000 <_ZSt8_DestroyIPSt4pairIN4llvm13PatchLocationElEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPSt4pairIN4llvm13PatchLocationElEEvT_S5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE10deallocateERS3_PS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE10deallocateERS3_PS2_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm11CompileUnit9AccelInfoEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPN4llvm11CompileUnit9AccelInfoEEvT_S4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPN4llvm11CompileUnit9AccelInfoEEvT_S4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #80]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12getHashValueERKm:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12getHashValueERKm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12getHashValueERKm>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseMapPairImmE8getFirstEv:

0000000000000000 <_ZNK4llvm6detail12DenseMapPairImmE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #48]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0xad                  	// #173
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #16]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0xad                  	// #173
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_8ArrayRefIhEELb1EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #80]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x49                  	// #73
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_12BasicDIEUnitELb0EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	str	x4, [sp, #56]
  24:	str	x5, [sp, #48]
  28:	ldr	x0, [sp, #72]
  2c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #64]
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  3c:	mov	x20, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  48:	mov	x21, x0
  4c:	ldr	x0, [sp, #48]
  50:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  54:	mov	x22, x0
  58:	ldr	x0, [sp, #80]
  5c:	mov	x1, x0
  60:	mov	x0, #0x20                  	// #32
  64:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  68:	mov	x4, x22
  6c:	mov	x3, x21
  70:	mov	x2, x20
  74:	mov	x1, x19
  78:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JRS4_RS7_RS9_RSA_EEEvPT_DpOT0_>
  7c:	nop
  80:	ldp	x19, x20, [sp, #16]
  84:	ldp	x21, x22, [sp, #32]
  88:	ldp	x29, x30, [sp], #96
  8c:	ret

Disassembly of section .text._ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEESt6vectorISB_SaISB_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSJ_SM_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #5
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_relocateEPSA_SD_SD_RSB_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_relocateEPSA_SD_SD_RSB_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_relocateEPSA_SD_SD_RSB_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE7destroyISA_EEvRSB_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE7destroyISA_EEvRSB_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE7destroyISA_EEvRSB_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES3_S7_SA_SC_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1ES3_S7_SA_SC_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x3, [sp, #24]
  24:	ldr	x2, [sp, #32]
  28:	ldr	x1, [sp, #40]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1ES3_S7_SA_SC_>
  30:	ldr	x0, [sp, #56]
  34:	add	x0, x0, #0x18
  38:	ldr	x1, [sp, #48]
  3c:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1ES3_S7_SA_SC_>
  40:	nop
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSD_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSD_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSD_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x18
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJRPN4llvm3DIEERPKNS0_11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSD_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EEC2ES3_:

0000000000000000 <_ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x18
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS9_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  28:	mov	x1, x0
  2c:	ldr	x0, [x19]
  30:	str	x0, [x1]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  48:	mov	x1, x0
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS3_S6_S8_EEEvRKS_ILm1EJDpT_EE>
  54:	nop
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPS6_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPS6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	add	x0, sp, #0x30
  18:	mov	x2, x0
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E15LookupBucketForImEEbRKT_RPS6_>
  28:	strb	w0, [sp, #63]
  2c:	ldr	x1, [sp, #48]
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0]
  38:	ldrb	w0, [sp, #63]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	str	x3, [sp, #48]
  20:	strb	w4, [sp, #47]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x80>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #64]
  44:	cmp	x0, x1
  48:	b.ne	58 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x58>  // b.any
  4c:	ldr	x0, [sp, #72]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  54:	b	60 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x60>
  58:	ldr	x0, [sp, #64]
  5c:	add	x0, x0, #0x10
  60:	str	x0, [sp, #88]
  64:	ldrb	w4, [sp, #47]
  68:	ldr	x3, [sp, #48]
  6c:	ldr	x2, [sp, #56]
  70:	ldr	x1, [sp, #88]
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  7c:	b	98 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb+0x98>
  80:	ldrb	w4, [sp, #47]
  84:	ldr	x3, [sp, #48]
  88:	ldr	x2, [sp, #56]
  8c:	ldr	x1, [sp, #64]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E12makeIteratorEPS6_S9_RNS_14DebugEpochBaseEb>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_:

0000000000000000 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS9_IT0_E6__typeEEOSA_OSD_>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x3, [sp, #48]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #40]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  30:	str	x0, [sp, #48]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #48]
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  48:	mov	x1, x0
  4c:	ldr	x0, [x19]
  50:	str	x0, [x1]
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  5c:	ldr	x19, [x0]
  60:	ldr	x0, [sp, #48]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  68:	mov	x1, x0
  6c:	mov	x0, #0x8                   	// #8
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16InsertIntoBucketImJmEEEPS6_SA_OT_DpOT0_>
  74:	str	x19, [x0]
  78:	ldr	x0, [sp, #48]
  7c:	ldr	x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorC2ERS3_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorC1ERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iteratorC1ERS3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	34 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x34>  // b.none
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  30:	b	70 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm+0x70>
  34:	ldr	x0, [sp, #24]
  38:	ldr	x0, [x0]
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  40:	mov	x4, x0
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0]
  4c:	ldr	w0, [x0, #196]
  50:	ldr	x3, [sp, #16]
  54:	mov	w2, w0
  58:	mov	w1, #0x0                   	// #0
  5c:	mov	x0, x4
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  64:	mov	w1, w0
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator4findEm>
  70:	nop
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x521                 	// #1313
  28:	adrp	x0, 0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8branchedEv>
  48:	and	w0, w0, #0xff
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	add	x0, x0, #0x8
  24:	str	x0, [sp, #96]
  28:	ldr	x0, [sp, #96]
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  30:	and	w0, w0, #0xff
  34:	eor	w0, w0, #0x1
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.eq	5c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x5c>  // b.none
  44:	ldr	x0, [sp, #56]
  48:	ldr	x0, [x0]
  4c:	ldr	w0, [x0, #192]
  50:	mov	w1, w0
  54:	ldr	x0, [sp, #96]
  58:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  5c:	ldr	x0, [sp, #96]
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  64:	ldr	w0, [x0]
  68:	cmp	w0, #0x0
  6c:	b.ne	a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xa0>  // b.any
  70:	ldr	x0, [sp, #96]
  74:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  78:	mov	w1, #0x0                   	// #0
  7c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  80:	mov	x1, x0
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  8c:	and	w0, w0, #0xff
  90:	cmp	w0, #0x0
  94:	b.eq	a0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xa0>  // b.none
  98:	mov	w0, #0x1                   	// #1
  9c:	b	a4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0xa4>
  a0:	mov	w0, #0x0                   	// #0
  a4:	cmp	w0, #0x0
  a8:	b.eq	264 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x264>  // b.none
  ac:	ldr	x0, [sp, #96]
  b0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  b4:	mov	w1, w0
  b8:	ldr	x0, [sp, #96]
  bc:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  c0:	str	x0, [sp, #64]
  c4:	add	x0, sp, #0x40
  c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  cc:	and	w0, w0, #0xff
  d0:	cmp	w0, #0x0
  d4:	b.eq	24c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x24c>  // b.none
  d8:	add	x0, sp, #0x40
  dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  e0:	str	x0, [sp, #88]
  e4:	add	x0, sp, #0x40
  e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
  ec:	sub	w0, w0, #0x1
  f0:	str	w0, [sp, #84]
  f4:	ldr	w1, [sp, #84]
  f8:	ldr	x0, [sp, #88]
  fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 100:	ldr	x0, [x0]
 104:	ldr	x1, [sp, #32]
 108:	cmp	x1, x0
 10c:	b.ne	144 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x144>  // b.any
 110:	ldr	w1, [sp, #84]
 114:	ldr	x0, [sp, #88]
 118:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 11c:	mov	x2, x0
 120:	add	x0, sp, #0x30
 124:	mov	x1, x0
 128:	mov	x0, x2
 12c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 130:	and	w0, w0, #0xff
 134:	cmp	w0, #0x0
 138:	b.eq	144 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x144>  // b.none
 13c:	mov	w0, #0x1                   	// #1
 140:	b	148 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x148>
 144:	mov	w0, #0x0                   	// #0
 148:	cmp	w0, #0x0
 14c:	b.eq	264 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x264>  // b.none
 150:	ldr	x0, [sp, #96]
 154:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 158:	str	x0, [sp, #72]
 15c:	ldr	x0, [sp, #96]
 160:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 164:	mov	w1, w0
 168:	ldr	x0, [sp, #96]
 16c:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 170:	mov	w1, #0x0                   	// #0
 174:	ldr	x0, [sp, #72]
 178:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 17c:	mov	x1, x0
 180:	add	x0, sp, #0x28
 184:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 188:	and	w0, w0, #0xff
 18c:	cmp	w0, #0x0
 190:	b.eq	1e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1e4>  // b.none
 194:	mov	w1, #0x0                   	// #0
 198:	ldr	x0, [sp, #72]
 19c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1a0:	ldr	x0, [x0]
 1a4:	ldr	x1, [sp, #32]
 1a8:	cmp	x1, x0
 1ac:	b.ne	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1dc>  // b.any
 1b0:	mov	w1, #0x0                   	// #0
 1b4:	ldr	x0, [sp, #72]
 1b8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1bc:	mov	x1, x0
 1c0:	add	x0, sp, #0x28
 1c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1c8:	and	w0, w0, #0xff
 1cc:	eor	w0, w0, #0x1
 1d0:	and	w0, w0, #0xff
 1d4:	cmp	w0, #0x0
 1d8:	b.eq	1e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1e4>  // b.none
 1dc:	mov	w0, #0x1                   	// #1
 1e0:	b	1e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x1e8>
 1e4:	mov	w0, #0x0                   	// #0
 1e8:	cmp	w0, #0x0
 1ec:	b.eq	228 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x228>  // b.none
 1f0:	ldr	x0, [sp, #96]
 1f4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 1f8:	mov	w19, w0
 1fc:	ldr	w1, [sp, #84]
 200:	ldr	x0, [sp, #88]
 204:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 208:	ldr	x1, [sp, #40]
 20c:	str	x1, [x0]
 210:	ldr	x0, [x0]
 214:	mov	x2, x0
 218:	mov	w1, w19
 21c:	ldr	x0, [sp, #56]
 220:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 224:	b	3c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x3c0>
 228:	ldr	w1, [sp, #84]
 22c:	ldr	x0, [sp, #88]
 230:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 234:	ldr	x0, [x0]
 238:	str	x0, [sp, #48]
 23c:	mov	w1, #0x0                   	// #0
 240:	ldr	x0, [sp, #56]
 244:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 248:	b	264 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x264>
 24c:	ldr	x0, [sp, #56]
 250:	ldr	x0, [x0]
 254:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 258:	mov	x1, x0
 25c:	ldr	x0, [sp, #48]
 260:	str	x0, [x1]
 264:	ldr	x0, [sp, #96]
 268:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 26c:	str	w0, [sp, #108]
 270:	ldr	x0, [sp, #96]
 274:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 278:	ldr	w0, [x0]
 27c:	ldr	w1, [sp, #108]
 280:	cmp	w1, w0
 284:	cset	w0, eq  // eq = none
 288:	strb	w0, [sp, #107]
 28c:	ldr	x0, [sp, #96]
 290:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 294:	mov	x19, x0
 298:	ldr	x0, [sp, #96]
 29c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2a0:	mov	x6, x0
 2a4:	ldr	x0, [sp, #48]
 2a8:	ldr	x1, [sp, #40]
 2ac:	ldr	x5, [sp, #32]
 2b0:	mov	x4, x1
 2b4:	mov	x3, x0
 2b8:	ldr	w2, [sp, #108]
 2bc:	mov	x1, x6
 2c0:	mov	x0, x19
 2c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2c8:	str	w0, [sp, #108]
 2cc:	ldr	w0, [sp, #108]
 2d0:	cmp	w0, #0x8
 2d4:	b.ls	380 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x380>  // b.plast
 2d8:	ldr	x0, [sp, #96]
 2dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2e0:	mov	w1, w0
 2e4:	ldr	x0, [sp, #56]
 2e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2ec:	ldr	x0, [sp, #96]
 2f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 2f4:	ldr	w19, [x0]
 2f8:	ldr	x0, [sp, #96]
 2fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 300:	cmp	w19, w0
 304:	cset	w0, eq  // eq = none
 308:	strb	w0, [sp, #107]
 30c:	ldr	x0, [sp, #96]
 310:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 314:	mov	x19, x0
 318:	ldr	x0, [sp, #96]
 31c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 320:	mov	x20, x0
 324:	ldr	x0, [sp, #96]
 328:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 32c:	mov	w2, w0
 330:	ldr	x0, [sp, #48]
 334:	ldr	x1, [sp, #40]
 338:	ldr	x5, [sp, #32]
 33c:	mov	x4, x1
 340:	mov	x3, x0
 344:	mov	x1, x20
 348:	mov	x0, x19
 34c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 350:	str	w0, [sp, #108]
 354:	ldr	w0, [sp, #108]
 358:	cmp	w0, #0x8
 35c:	b.ls	380 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x380>  // b.plast
 360:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 364:	add	x3, x0, #0x0
 368:	mov	w2, #0x740                 	// #1856
 36c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 370:	add	x1, x0, #0x0
 374:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 378:	add	x0, x0, #0x0
 37c:	bl	0 <__assert_fail>
 380:	ldr	x0, [sp, #96]
 384:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 388:	ldr	w2, [sp, #108]
 38c:	mov	w1, w0
 390:	ldr	x0, [sp, #96]
 394:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 398:	ldrb	w0, [sp, #107]
 39c:	cmp	w0, #0x0
 3a0:	b.eq	3c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml+0x3c0>  // b.none
 3a4:	ldr	x0, [sp, #96]
 3a8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3ac:	mov	w1, w0
 3b0:	ldr	x0, [sp, #40]
 3b4:	mov	x2, x0
 3b8:	ldr	x0, [sp, #56]
 3bc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10treeInsertEmml>
 3c0:	ldp	x19, x20, [sp, #16]
 3c4:	ldp	x29, x30, [sp], #112
 3c8:	ret

Disassembly of section .text._ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIjjEC2IiRjLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjjEC1IiRjLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIjjEC1IiRjLb1EEEOT_OT0_>
  1c:	ldr	w0, [x0]
  20:	mov	w1, w0
  24:	ldr	x0, [sp, #40]
  28:	str	w1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNSt4pairIjjEC1IiRjLb1EEEOT_OT0_>
  34:	ldr	w1, [x0]
  38:	ldr	x0, [sp, #40]
  3c:	str	w1, [x0, #4]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	mov	w0, #0x2                   	// #2
  18:	str	w0, [sp, #112]
  1c:	str	wzr, [sp, #84]
  20:	add	x2, sp, #0x24
  24:	add	x1, sp, #0x54
  28:	add	x0, sp, #0x40
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  30:	ldr	x0, [sp, #40]
  34:	ldr	w0, [x0, #196]
  38:	ldr	w2, [sp, #36]
  3c:	add	x1, sp, #0x48
  40:	mov	w6, #0x1                   	// #1
  44:	mov	w5, w2
  48:	mov	x4, x1
  4c:	mov	x3, #0x0                   	// #0
  50:	mov	w2, #0x8                   	// #8
  54:	mov	w1, w0
  58:	mov	w0, #0x2                   	// #2
  5c:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
  60:	str	x0, [sp, #88]
  64:	add	x1, sp, #0x58
  68:	add	x0, sp, #0x40
  6c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  70:	str	wzr, [sp, #124]
  74:	stp	xzr, xzr, [sp, #48]
  78:	str	wzr, [sp, #120]
  7c:	ldr	w0, [sp, #120]
  80:	cmp	w0, #0x2
  84:	b.eq	12c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x12c>  // b.none
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  90:	str	x0, [sp, #104]
  94:	ldr	x19, [sp, #104]
  98:	ldr	x0, [sp, #40]
  9c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  a0:	mov	x5, x0
  a4:	ldr	w0, [sp, #120]
  a8:	lsl	x0, x0, #2
  ac:	add	x1, sp, #0x48
  b0:	ldr	w0, [x1, x0]
  b4:	mov	w4, w0
  b8:	mov	w3, #0x0                   	// #0
  bc:	ldr	w2, [sp, #124]
  c0:	mov	x1, x5
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  cc:	ldr	w0, [sp, #120]
  d0:	lsl	x0, x0, #2
  d4:	add	x1, sp, #0x48
  d8:	ldr	w1, [x1, x0]
  dc:	add	x0, sp, #0x60
  e0:	mov	w2, w1
  e4:	ldr	x1, [sp, #104]
  e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
  ec:	ldr	w0, [sp, #120]
  f0:	lsl	x0, x0, #3
  f4:	add	x1, sp, #0x30
  f8:	ldr	x2, [sp, #96]
  fc:	str	x2, [x1, x0]
 100:	ldr	w0, [sp, #120]
 104:	lsl	x0, x0, #2
 108:	add	x1, sp, #0x48
 10c:	ldr	w0, [x1, x0]
 110:	ldr	w1, [sp, #124]
 114:	add	w0, w1, w0
 118:	str	w0, [sp, #124]
 11c:	ldr	w0, [sp, #120]
 120:	add	w0, w0, #0x1
 124:	str	w0, [sp, #120]
 128:	b	7c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x7c>
 12c:	ldr	x0, [sp, #40]
 130:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 134:	str	wzr, [sp, #116]
 138:	ldr	w0, [sp, #116]
 13c:	cmp	w0, #0x2
 140:	b.eq	1d4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x1d4>  // b.none
 144:	add	x1, sp, #0x30
 148:	ldr	w0, [sp, #116]
 14c:	lsl	x0, x0, #3
 150:	add	x0, x1, x0
 154:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 158:	mov	x2, x0
 15c:	ldr	w0, [sp, #116]
 160:	lsl	x0, x0, #2
 164:	add	x1, sp, #0x48
 168:	ldr	w0, [x1, x0]
 16c:	sub	w0, w0, #0x1
 170:	mov	w1, w0
 174:	mov	x0, x2
 178:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 17c:	mov	x19, x0
 180:	ldr	x0, [sp, #40]
 184:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 188:	ldr	w1, [sp, #116]
 18c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 190:	mov	x1, x0
 194:	ldr	x0, [x19]
 198:	str	x0, [x1]
 19c:	ldr	x0, [sp, #40]
 1a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 1a4:	ldr	w1, [sp, #116]
 1a8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 1ac:	mov	x2, x0
 1b0:	ldr	w0, [sp, #116]
 1b4:	lsl	x0, x0, #3
 1b8:	add	x1, sp, #0x30
 1bc:	ldr	x0, [x1, x0]
 1c0:	str	x0, [x2]
 1c4:	ldr	w0, [sp, #116]
 1c8:	add	w0, w0, #0x1
 1cc:	str	w0, [sp, #116]
 1d0:	b	138 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj+0x138>
 1d4:	add	x0, sp, #0x30
 1d8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 1dc:	mov	w1, #0x0                   	// #0
 1e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 1e4:	mov	x19, x0
 1e8:	ldr	x0, [sp, #40]
 1ec:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10branchRootEj>
 1f0:	mov	x1, x0
 1f4:	ldr	x0, [x19]
 1f8:	str	x0, [x1]
 1fc:	ldr	x0, [sp, #40]
 200:	mov	w1, #0x2                   	// #2
 204:	str	w1, [x0, #196]
 208:	ldr	x0, [sp, #64]
 20c:	ldr	x19, [sp, #16]
 210:	ldp	x29, x30, [sp], #128
 214:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10rootBranchEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10rootBranchEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10rootBranchEv>
  14:	add	x0, x0, #0x8
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm23IntervalMapHalfOpenInfoImE8stopLessERKmS3_:

0000000000000000 <_ZN4llvm23IntervalMapHalfOpenInfoImE8stopLessERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, ls  // ls = plast
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	lsl	x0, x0, #4
  14:	ldr	x1, [sp, #8]
  18:	add	x0, x1, x0
  1c:	add	x0, x0, #0x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	lsl	x0, x0, #4
  14:	ldr	x1, [sp, #8]
  18:	add	x0, x1, x0
  1c:	add	x0, x0, #0x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5startEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5startEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	lsl	x0, x0, #4
  14:	ldr	x1, [sp, #8]
  18:	add	x0, x1, x0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5valueEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5valueEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	add	x0, x0, #0x10
  14:	lsl	x0, x0, #3
  18:	ldr	x1, [sp, #8]
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm23IntervalMapHalfOpenInfoImE8adjacentERKmS3_:

0000000000000000 <_ZN4llvm23IntervalMapHalfOpenInfoImE8adjacentERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	w0, [sp, #20]
  18:	add	w0, w0, #0x1
  1c:	ldr	w3, [sp, #16]
  20:	mov	w2, w0
  24:	ldr	w1, [sp, #20]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjj>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5shiftEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5shiftEjj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	w0, [sp, #20]
  18:	add	w2, w0, #0x1
  1c:	ldr	w1, [sp, #16]
  20:	ldr	w0, [sp, #20]
  24:	sub	w0, w1, w0
  28:	mov	w3, w0
  2c:	ldr	w1, [sp, #20]
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5shiftEjj>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JRKS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JRKS2_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JRKS2_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x8                   	// #8
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JRKS2_EEEvPT_DpOT0_>
  34:	mov	x1, x0
  38:	ldr	x0, [x19]
  3c:	str	x0, [x1]
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #3
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm13PatchLocationESt6vectorIS2_SaIS2_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE7destroyIS1_EEvRS2_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE7destroyIS1_EEvRS2_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_13PatchLocationELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt9addressofIN4llvm13PatchLocationEEPT_RS2_:

0000000000000000 <_ZSt9addressofIN4llvm13PatchLocationEEPT_RS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt9addressofIN4llvm13PatchLocationEEPT_RS2_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #48]
  38:	mov	x1, x0
  3c:	mov	x0, #0x10                  	// #16
  40:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>
  44:	mov	x2, x20
  48:	mov	x1, x19
  4c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JRS3_RlEEEvPT_DpOT0_>
  50:	nop
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #4
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIN4llvm13PatchLocationElESt6vectorIS4_SaIS4_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE7destroyIS3_EEvRS4_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE7destroyIS3_EEvRS4_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE7destroyIS3_EEvRS4_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>
  24:	ldr	x0, [x0]
  28:	str	x0, [sp, #72]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>
  34:	ldr	x19, [x0]
  38:	ldr	x0, [sp, #48]
  3c:	mov	x1, x0
  40:	mov	x0, #0x18                  	// #24
  44:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>
  48:	mov	w3, #0x0                   	// #0
  4c:	mov	x2, x19
  50:	ldr	x1, [sp, #72]
  54:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEEEEEvPT_DpOT0_>
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #80
  64:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEC1ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x1, x0, #3
  34:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  38:	movk	x0, #0xaaab
  3c:	mul	x0, x1, x0
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm11CompileUnit9AccelInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE7destroyIS2_EEvRS3_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE7destroyIS2_EEvRS3_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE7destroyIS2_EEvRS3_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	str	x4, [sp, #40]
  20:	ldr	x0, [sp, #56]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  28:	ldr	x0, [x0]
  2c:	str	x0, [sp, #88]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  38:	ldr	x19, [x0]
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  44:	ldrb	w20, [x0]
  48:	ldr	x0, [sp, #64]
  4c:	mov	x1, x0
  50:	mov	x0, #0x18                  	// #24
  54:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  58:	mov	w3, w20
  5c:	mov	x2, x19
  60:	ldr	x1, [sp, #88]
  64:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERbEEEvPT_DpOT0_>
  68:	nop
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x29, x30, [sp], #96
  74:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	str	x4, [sp, #56]
  24:	str	x5, [sp, #48]
  28:	ldr	x0, [sp, #72]
  2c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  30:	ldr	x0, [x0]
  34:	str	x0, [sp, #104]
  38:	ldr	x0, [sp, #64]
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  40:	ldr	x19, [x0]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  4c:	ldr	w20, [x0]
  50:	ldr	x0, [sp, #48]
  54:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  58:	ldrb	w21, [x0]
  5c:	ldr	x0, [sp, #80]
  60:	mov	x1, x0
  64:	mov	x0, #0x18                  	// #24
  68:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  6c:	mov	w4, w21
  70:	mov	w3, w20
  74:	mov	x2, x19
  78:	ldr	x1, [sp, #104]
  7c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JRNS1_23DwarfStringPoolEntryRefERPKNS1_3DIEERjRbEEEvPT_DpOT0_>
  80:	nop
  84:	ldp	x19, x20, [sp, #16]
  88:	ldr	x21, [sp, #32]
  8c:	ldp	x29, x30, [sp], #112
  90:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_:

0000000000000000 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x30
  30:	mov	x2, x1
  34:	mov	x1, x19
  38:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  3c:	ldp	x0, x1, [sp, #48]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  58:	ldr	x0, [sp, #32]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  60:	mov	x19, x0
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  6c:	mov	x1, x0
  70:	mov	x0, #0x10                  	// #16
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  78:	mov	x2, x0
  7c:	ldp	x0, x1, [x19]
  80:	stp	x0, x1, [x2]
  84:	ldr	x19, [sp, #40]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  90:	add	x0, x0, #0x1
  94:	mov	x1, x0
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  a0:	nop
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  18:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x60
  28:	mov	x2, #0x0                   	// #0
  2c:	ldr	x1, [sp, #40]
  30:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  34:	str	x0, [sp, #32]
  38:	ldr	x0, [sp, #24]
  3c:	add	x0, x0, #0x10
  40:	add	x1, sp, #0x20
  44:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  48:	ldr	x1, [sp, #32]
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0]
  54:	ldr	x1, [sp, #32]
  58:	ldr	x0, [sp, #40]
  5c:	add	x1, x1, x0
  60:	ldr	x0, [sp, #24]
  64:	str	x1, [x0, #8]
  68:	nop
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE10deallocateEPSB_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE10deallocateEPSB_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPSt5tupleIJPN4llvm3DIEEPKNS3_11CompileUnitEPNS3_11DeclContextENS3_13PatchLocationEEEEEvT_SE_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPSt5tupleIJPN4llvm3DIEEPKNS3_11CompileUnitEPNS3_11DeclContextENS3_13PatchLocationEEEEEvT_SE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8bit_castIPNS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEPcvSt17integral_constantIbLb1EEvvEET_RKT0_:

0000000000000000 <_ZN4llvm8bit_castIPNS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEPcvSt17integral_constantIbLb1EEvvEET_RKT0_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	lsl	x0, x0, #3
  14:	ldr	x1, [sp, #8]
  18:	add	x0, x1, x0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEvPT_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #200]
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEvPT_>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v:

0000000000000000 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15IntervalMapImpl7NodeRef3getINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEvPT_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #200]
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE10deleteNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEvPT_>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x3e9                 	// #1001
  2c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14rootBranchDataEv>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	and	w0, w0, #0x1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	44 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv+0x44>  // b.none
  24:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x45b                 	// #1115
  30:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE11getLargeRepEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	add	x0, x0, #0x10
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13setNumEntriesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13setNumEntriesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16setNumTombstonesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16setNumTombstonesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	and	w0, w0, #0x1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	34 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv+0x34>  // b.any
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv>
  2c:	ldr	w0, [x0, #8]
  30:	b	38 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumBucketsEv+0x38>
  34:	mov	w0, #0x1                   	// #1
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE10deallocateEPS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm13PatchLocationEEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm13PatchLocationEEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE10deallocateEPS4_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE10deallocateEPS4_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPSt4pairIN4llvm13PatchLocationElEEEvT_S7_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPSt4pairIN4llvm13PatchLocationElEEEvT_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE10deallocateEPS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm11CompileUnit9AccelInfoEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm11CompileUnit9AccelInfoEEEvT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	and	w0, w0, #0x1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	30 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv+0x30>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>
  2c:	b	3c <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv+0x3c>
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE10getBucketsEv>
  38:	ldr	x0, [x0]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	str	x4, [sp, #56]
  24:	ldr	x19, [sp, #88]
  28:	ldr	x0, [sp, #80]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  3c:	mov	x21, x0
  40:	ldr	x0, [sp, #64]
  44:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  48:	mov	x22, x0
  4c:	ldr	x0, [sp, #56]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  54:	mov	x4, x0
  58:	mov	x3, x22
  5c:	mov	x2, x21
  60:	mov	x1, x20
  64:	mov	x0, x19
  68:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IJRS2_RS5_RS7_RS8_ELb1EEEDpOT_>
  6c:	nop
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x21, x22, [sp, #32]
  78:	ldp	x29, x30, [sp], #96
  7c:	ret

Disassembly of section .text._ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #5
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8allocateERSB_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8allocateERSB_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8allocateERSB_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE14_S_do_relocateEPSA_SD_SD_RSB_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE14_S_do_relocateEPSA_SD_SD_RSB_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE14_S_do_relocateEPSA_SD_SD_RSB_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESt13move_iteratorIPSA_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESt13move_iteratorIPSA_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESt13move_iteratorIPSA_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEESC_SB_ET0_T_SF_SE_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEESC_SB_ET0_T_SF_SE_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEESC_SB_ET0_T_SF_SE_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE7destroyISB_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE7destroyISB_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC2ES4_S7_S9_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1ES4_S7_S9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x2, [sp, #16]
  20:	ldr	x1, [sp, #24]
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1ES4_S7_S9_>
  28:	ldr	x0, [sp, #40]
  2c:	add	x0, x0, #0x10
  30:	ldr	x1, [sp, #32]
  34:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEEC1ES4_S7_S9_>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0ERPN4llvm3DIEELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSA_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_tailERSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSA_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJRPKN4llvm11CompileUnitERPNS0_11DeclContextERNS0_13PatchLocationEEE7_M_headERSA_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EEC2ES4_:

0000000000000000 <_ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EEC1ES4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERKS7_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  28:	mov	x1, x0
  2c:	ldr	x0, [x19]
  30:	str	x0, [x1]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  48:	mov	x1, x0
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE9_M_assignIJS2_S4_EEEvRKS_ILm2EJDpT_EE>
  54:	nop
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm20shouldReverseIterateImEEbv:

0000000000000000 <_ZN4llvm20shouldReverseIterateImEEbv>:
   0:	mov	w0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC2EPS5_S7_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #31]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x1, [sp, #48]
  30:	str	x1, [x0, #16]
  34:	ldr	x0, [sp, #56]
  38:	ldr	x1, [sp, #40]
  3c:	str	x1, [x0, #24]
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.ne	74 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb+0x74>  // b.any
  54:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  58:	add	x3, x0, #0x0
  5c:	mov	w2, #0x49f                 	// #1183
  60:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  64:	add	x1, x0, #0x0
  68:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <__assert_fail>
  74:	nop
  78:	ldrb	w0, [sp, #31]
  7c:	cmp	w0, #0x0
  80:	b.ne	ac <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb+0xac>  // b.any
  84:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.eq	a0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb+0xa0>  // b.none
  94:	ldr	x0, [sp, #56]
  98:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  9c:	b	b0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb+0xb0>
  a0:	ldr	x0, [sp, #56]
  a4:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb>
  a8:	b	b0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EEC1EPS5_S7_RKNS_14DebugEpochBaseEb+0xb0>
  ac:	nop
  b0:	ldp	x29, x30, [sp], #64
  b4:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC2IS7_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC1IS7_bLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC1IS7_bLb1EEEOT_OT0_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x2, x0
  28:	mov	x3, x1
  2c:	ldp	x0, x1, [x3]
  30:	stp	x0, x1, [x2]
  34:	ldp	x0, x1, [x3, #16]
  38:	stp	x0, x1, [x2, #16]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorImmNS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEELb0EEEbEC1IS7_bLb1EEEOT_OT0_>
  44:	ldrb	w1, [x0]
  48:	ldr	x0, [sp, #40]
  4c:	strb	w1, [x0, #32]
  50:	nop
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  28:	add	w0, w0, #0x1
  2c:	str	w0, [sp, #60]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  38:	str	w0, [sp, #56]
  3c:	ldr	w0, [sp, #60]
  40:	lsl	w2, w0, #2
  44:	ldr	w1, [sp, #56]
  48:	mov	w0, w1
  4c:	lsl	w0, w0, #1
  50:	add	w0, w0, w1
  54:	cmp	w2, w0
  58:	cset	w0, cs  // cs = hs, nlast
  5c:	and	w0, w0, #0xff
  60:	and	x0, x0, #0xff
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0xa4>  // b.none
  6c:	ldr	w0, [sp, #56]
  70:	lsl	w0, w0, #1
  74:	mov	w1, w0
  78:	ldr	x0, [sp, #40]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  80:	add	x0, sp, #0x10
  84:	mov	x2, x0
  88:	ldr	x1, [sp, #24]
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  9c:	str	w0, [sp, #56]
  a0:	b	10c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x10c>
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  ac:	mov	w1, w0
  b0:	ldr	w0, [sp, #60]
  b4:	add	w0, w1, w0
  b8:	ldr	w1, [sp, #56]
  bc:	sub	w1, w1, w0
  c0:	ldr	w0, [sp, #56]
  c4:	lsr	w0, w0, #3
  c8:	cmp	w1, w0
  cc:	cset	w0, ls  // ls = plast
  d0:	and	w0, w0, #0xff
  d4:	and	x0, x0, #0xff
  d8:	cmp	x0, #0x0
  dc:	cset	w0, ne  // ne = any
  e0:	and	w0, w0, #0xff
  e4:	cmp	w0, #0x0
  e8:	b.eq	10c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x10c>  // b.none
  ec:	ldr	w1, [sp, #56]
  f0:	ldr	x0, [sp, #40]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
  f8:	add	x0, sp, #0x10
  fc:	mov	x2, x0
 100:	ldr	x1, [sp, #24]
 104:	ldr	x0, [sp, #40]
 108:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 10c:	ldr	x0, [sp, #16]
 110:	cmp	x0, #0x0
 114:	b.ne	138 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x138>  // b.any
 118:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 11c:	add	x3, x0, #0x0
 120:	mov	w2, #0x22f                 	// #559
 124:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 128:	add	x1, x0, #0x0
 12c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 130:	add	x0, x0, #0x0
 134:	bl	0 <__assert_fail>
 138:	ldr	x0, [sp, #40]
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 140:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 144:	str	x0, [sp, #48]
 148:	ldr	x0, [sp, #16]
 14c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 150:	mov	x2, x0
 154:	add	x0, sp, #0x30
 158:	mov	x1, x0
 15c:	mov	x0, x2
 160:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 164:	and	w0, w0, #0xff
 168:	eor	w0, w0, #0x1
 16c:	and	w0, w0, #0xff
 170:	cmp	w0, #0x0
 174:	b.eq	180 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_+0x180>  // b.none
 178:	ldr	x0, [sp, #40]
 17c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E20InsertIntoBucketImplImEEPS6_RKmRKT_SA_>
 180:	ldr	x0, [sp, #16]
 184:	ldp	x29, x30, [sp], #64
 188:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl4PathC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl4PathC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15IntervalMapImpl4PathC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorC2ERKS3_:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorC1ERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	add	x0, x0, #0x8
  24:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iteratorC1ERKS3_>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  1c:	mov	x4, x0
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0]
  28:	ldr	w0, [x0, #196]
  2c:	ldr	x3, [sp, #16]
  30:	mov	w2, w0
  34:	mov	w1, #0x0                   	// #0
  38:	mov	x0, x4
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  40:	mov	w1, w0
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.eq	6c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm+0x6c>  // b.none
  60:	ldr	x1, [sp, #16]
  64:	ldr	x0, [sp, #24]
  68:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator8treeFindEm>
  6c:	nop
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	60 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x60>  // b.none
  28:	ldr	x0, [sp, #40]
  2c:	add	x19, x0, #0x8
  30:	ldr	x0, [sp, #40]
  34:	ldr	x0, [x0]
  38:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #40]
  44:	ldr	x0, [x0]
  48:	ldr	w0, [x0, #196]
  4c:	ldr	w3, [sp, #36]
  50:	mov	w2, w0
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  5c:	b	94 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj+0x94>
  60:	ldr	x0, [sp, #40]
  64:	add	x19, x0, #0x8
  68:	ldr	x0, [sp, #40]
  6c:	ldr	x0, [x0]
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x0, [x0]
  80:	ldr	w0, [x0, #196]
  84:	ldr	w3, [sp, #36]
  88:	mov	w2, w0
  8c:	mov	x0, x19
  90:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator7setRootEj>
  94:	nop
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_15IntervalMapImpl4Path5EntryEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23IntervalMapHalfOpenInfoImE9startLessERKmS3_:

0000000000000000 <_ZN4llvm23IntervalMapHalfOpenInfoImE9startLessERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, cc  // cc = lo, ul, last
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4leafINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4leafINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4leafINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_v>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	w1, [sp, #52]
  14:	str	x2, [sp, #40]
  18:	ldr	w0, [sp, #52]
  1c:	cmp	w0, #0x0
  20:	b.eq	ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0xec>  // b.none
  24:	ldr	x0, [sp, #56]
  28:	add	x0, x0, #0x8
  2c:	str	x0, [sp, #72]
  30:	ldr	w0, [sp, #52]
  34:	sub	w0, w0, #0x1
  38:	str	w0, [sp, #52]
  3c:	ldr	w0, [sp, #52]
  40:	cmp	w0, #0x0
  44:	cset	w0, ne  // ne = any
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.eq	b0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0xb0>  // b.none
  54:	ldr	w1, [sp, #52]
  58:	ldr	x0, [sp, #72]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  60:	mov	x19, x0
  64:	ldr	w1, [sp, #52]
  68:	ldr	x0, [sp, #72]
  6c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  70:	ldr	w0, [x0]
  74:	mov	w1, w0
  78:	mov	x0, x19
  7c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  80:	mov	x1, x0
  84:	ldr	x0, [sp, #40]
  88:	str	x0, [x1]
  8c:	ldr	w1, [sp, #52]
  90:	ldr	x0, [sp, #72]
  94:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  98:	and	w0, w0, #0xff
  9c:	eor	w0, w0, #0x1
  a0:	and	w0, w0, #0xff
  a4:	cmp	w0, #0x0
  a8:	b.ne	f4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0xf4>  // b.any
  ac:	b	30 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0x30>
  b0:	ldr	w1, [sp, #52]
  b4:	ldr	x0, [sp, #72]
  b8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  bc:	mov	x19, x0
  c0:	ldr	w1, [sp, #52]
  c4:	ldr	x0, [sp, #72]
  c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  cc:	ldr	w0, [x0]
  d0:	mov	w1, w0
  d4:	mov	x0, x19
  d8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm>
  dc:	mov	x1, x0
  e0:	ldr	x0, [sp, #40]
  e4:	str	x0, [x1]
  e8:	b	f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0xf8>
  ec:	nop
  f0:	b	f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator11setNodeStopEjm+0xf8>
  f4:	nop
  f8:	ldr	x19, [sp, #16]
  fc:	ldp	x29, x30, [sp], #80
 100:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	strb	w1, [sp, #39]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x0, #0x8
  28:	str	x0, [sp, #64]
  2c:	ldr	x0, [sp, #64]
  30:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  34:	str	x0, [sp, #56]
  38:	ldr	x0, [sp, #64]
  3c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  40:	cmp	w0, #0x1
  44:	cset	w0, eq  // eq = none
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.eq	fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xfc>  // b.none
  54:	ldr	x1, [sp, #56]
  58:	ldr	x0, [sp, #72]
  5c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  60:	ldr	x0, [sp, #72]
  64:	ldr	w0, [x0, #192]
  68:	mov	w1, w0
  6c:	ldr	x0, [sp, #40]
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  74:	ldrb	w0, [sp, #39]
  78:	cmp	w0, #0x0
  7c:	b.eq	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xc4>  // b.none
  80:	ldr	x0, [sp, #72]
  84:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.eq	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xc4>  // b.none
  94:	ldr	x0, [sp, #64]
  98:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  9c:	and	w0, w0, #0xff
  a0:	cmp	w0, #0x0
  a4:	b.eq	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xc4>  // b.none
  a8:	ldr	x0, [sp, #64]
  ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xc4>  // b.none
  bc:	mov	w0, #0x1                   	// #1
  c0:	b	c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0xc8>
  c4:	mov	w0, #0x0                   	// #0
  c8:	cmp	w0, #0x0
  cc:	b.eq	218 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x218>  // b.none
  d0:	ldr	x0, [sp, #64]
  d4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  d8:	mov	w1, #0x0                   	// #0
  dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  e0:	mov	x19, x0
  e4:	ldr	x0, [sp, #72]
  e8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
  ec:	mov	x1, x0
  f0:	ldr	x0, [x19]
  f4:	str	x0, [x1]
  f8:	b	218 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x218>
  fc:	ldr	x19, [sp, #56]
 100:	ldr	x0, [sp, #64]
 104:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 108:	ldr	w20, [x0]
 10c:	ldr	x0, [sp, #64]
 110:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 114:	mov	w2, w0
 118:	mov	w1, w20
 11c:	mov	x0, x19
 120:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 124:	ldr	x0, [sp, #64]
 128:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 12c:	sub	w0, w0, #0x1
 130:	str	w0, [sp, #52]
 134:	ldr	x0, [sp, #72]
 138:	ldr	w0, [x0, #192]
 13c:	ldr	w2, [sp, #52]
 140:	mov	w1, w0
 144:	ldr	x0, [sp, #64]
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 14c:	ldr	x0, [sp, #64]
 150:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 154:	ldr	w0, [x0]
 158:	ldr	w1, [sp, #52]
 15c:	cmp	w1, w0
 160:	cset	w0, eq  // eq = none
 164:	and	w0, w0, #0xff
 168:	cmp	w0, #0x0
 16c:	b.eq	1b8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1b8>  // b.none
 170:	ldr	x0, [sp, #72]
 174:	ldr	w19, [x0, #192]
 178:	ldr	w0, [sp, #52]
 17c:	sub	w0, w0, #0x1
 180:	mov	w1, w0
 184:	ldr	x0, [sp, #56]
 188:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 18c:	ldr	x0, [x0]
 190:	mov	x2, x0
 194:	mov	w1, w19
 198:	ldr	x0, [sp, #40]
 19c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1a0:	ldr	x0, [sp, #72]
 1a4:	ldr	w0, [x0, #192]
 1a8:	mov	w1, w0
 1ac:	ldr	x0, [sp, #64]
 1b0:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 1b4:	b	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x21c>
 1b8:	ldrb	w0, [sp, #39]
 1bc:	cmp	w0, #0x0
 1c0:	b.eq	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1e0>  // b.none
 1c4:	ldr	x0, [sp, #64]
 1c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1cc:	and	w0, w0, #0xff
 1d0:	cmp	w0, #0x0
 1d4:	b.eq	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1e0>  // b.none
 1d8:	mov	w0, #0x1                   	// #1
 1dc:	b	1e4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x1e4>
 1e0:	mov	w0, #0x0                   	// #0
 1e4:	cmp	w0, #0x0
 1e8:	b.eq	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x21c>  // b.none
 1ec:	ldr	x0, [sp, #64]
 1f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1f4:	mov	w1, #0x0                   	// #0
 1f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 1fc:	mov	x19, x0
 200:	ldr	x0, [sp, #72]
 204:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb>
 208:	mov	x1, x0
 20c:	ldr	x0, [x19]
 210:	str	x0, [x1]
 214:	b	21c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9treeEraseEb+0x21c>
 218:	nop
 21c:	ldp	x19, x20, [sp, #16]
 220:	ldp	x29, x30, [sp], #80
 224:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE15rootBranchStartEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE15rootBranchStartEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE15rootBranchStartEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	str	x0, [sp, #160]
  20:	str	wzr, [sp, #188]
  24:	str	wzr, [sp, #184]
  28:	ldr	w1, [sp, #36]
  2c:	ldr	x0, [sp, #160]
  30:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  34:	ldr	w0, [x0]
  38:	str	w0, [sp, #180]
  3c:	ldr	w1, [sp, #36]
  40:	ldr	x0, [sp, #160]
  44:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  48:	str	x0, [sp, #88]
  4c:	add	x0, sp, #0x58
  50:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.eq	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0xc4>  // b.none
  60:	add	x0, sp, #0x58
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  68:	mov	w2, w0
  6c:	ldr	w0, [sp, #188]
  70:	lsl	x0, x0, #2
  74:	add	x1, sp, #0x80
  78:	str	w2, [x1, x0]
  7c:	ldr	w0, [sp, #188]
  80:	lsl	x0, x0, #2
  84:	add	x1, sp, #0x80
  88:	ldr	w0, [x1, x0]
  8c:	str	w0, [sp, #184]
  90:	ldr	w0, [sp, #184]
  94:	ldr	w1, [sp, #180]
  98:	add	w0, w1, w0
  9c:	str	w0, [sp, #180]
  a0:	ldr	w19, [sp, #188]
  a4:	add	w0, w19, #0x1
  a8:	str	w0, [sp, #188]
  ac:	add	x0, sp, #0x58
  b0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  b4:	mov	x2, x0
  b8:	add	x0, sp, #0x60
  bc:	mov	w1, w19
  c0:	str	x2, [x0, x1, lsl #3]
  c4:	ldr	w1, [sp, #36]
  c8:	ldr	x0, [sp, #160]
  cc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
  d0:	mov	w2, w0
  d4:	ldr	w0, [sp, #188]
  d8:	lsl	x0, x0, #2
  dc:	add	x1, sp, #0x80
  e0:	str	w2, [x1, x0]
  e4:	ldr	w0, [sp, #188]
  e8:	lsl	x0, x0, #2
  ec:	add	x1, sp, #0x80
  f0:	ldr	w0, [x1, x0]
  f4:	ldr	w1, [sp, #184]
  f8:	add	w0, w1, w0
  fc:	str	w0, [sp, #184]
 100:	ldr	w19, [sp, #188]
 104:	add	w0, w19, #0x1
 108:	str	w0, [sp, #188]
 10c:	ldr	w1, [sp, #36]
 110:	ldr	x0, [sp, #160]
 114:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 118:	mov	x2, x0
 11c:	add	x0, sp, #0x60
 120:	mov	w1, w19
 124:	str	x2, [x0, x1, lsl #3]
 128:	ldr	w1, [sp, #36]
 12c:	ldr	x0, [sp, #160]
 130:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
 134:	str	x0, [sp, #80]
 138:	add	x0, sp, #0x50
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 140:	and	w0, w0, #0xff
 144:	cmp	w0, #0x0
 148:	b.eq	1a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1a8>  // b.none
 14c:	add	x0, sp, #0x50
 150:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 154:	mov	w2, w0
 158:	ldr	w0, [sp, #188]
 15c:	lsl	x0, x0, #2
 160:	add	x1, sp, #0x80
 164:	str	w2, [x1, x0]
 168:	ldr	w0, [sp, #188]
 16c:	lsl	x0, x0, #2
 170:	add	x1, sp, #0x80
 174:	ldr	w0, [x1, x0]
 178:	ldr	w1, [sp, #184]
 17c:	add	w0, w1, w0
 180:	str	w0, [sp, #184]
 184:	ldr	w19, [sp, #188]
 188:	add	w0, w19, #0x1
 18c:	str	w0, [sp, #188]
 190:	add	x0, sp, #0x50
 194:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 198:	mov	x2, x0
 19c:	add	x0, sp, #0x60
 1a0:	mov	w1, w19
 1a4:	str	x2, [x0, x1, lsl #3]
 1a8:	str	wzr, [sp, #176]
 1ac:	ldr	w0, [sp, #184]
 1b0:	add	w1, w0, #0x1
 1b4:	ldr	w0, [sp, #188]
 1b8:	lsl	w0, w0, #3
 1bc:	cmp	w1, w0
 1c0:	b.ls	254 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x254>  // b.plast
 1c4:	ldr	w0, [sp, #188]
 1c8:	cmp	w0, #0x1
 1cc:	b.eq	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1dc>  // b.none
 1d0:	ldr	w0, [sp, #188]
 1d4:	sub	w0, w0, #0x1
 1d8:	b	1e0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x1e0>
 1dc:	mov	w0, #0x1                   	// #1
 1e0:	str	w0, [sp, #176]
 1e4:	ldr	w0, [sp, #176]
 1e8:	lsl	x0, x0, #2
 1ec:	add	x1, sp, #0x80
 1f0:	ldr	w2, [x1, x0]
 1f4:	ldr	w0, [sp, #188]
 1f8:	lsl	x0, x0, #2
 1fc:	add	x1, sp, #0x80
 200:	str	w2, [x1, x0]
 204:	add	x0, sp, #0x60
 208:	ldr	w1, [sp, #176]
 20c:	ldr	x2, [x0, x1, lsl #3]
 210:	add	x0, sp, #0x60
 214:	ldr	w1, [sp, #188]
 218:	str	x2, [x0, x1, lsl #3]
 21c:	ldr	w0, [sp, #176]
 220:	lsl	x0, x0, #2
 224:	add	x1, sp, #0x80
 228:	str	wzr, [x1, x0]
 22c:	ldr	x0, [sp, #40]
 230:	ldr	x0, [x0]
 234:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 238:	mov	x2, x0
 23c:	add	x0, sp, #0x60
 240:	ldr	w1, [sp, #176]
 244:	str	x2, [x0, x1, lsl #3]
 248:	ldr	w0, [sp, #188]
 24c:	add	w0, w0, #0x1
 250:	str	w0, [sp, #188]
 254:	add	x1, sp, #0x40
 258:	add	x0, sp, #0x80
 25c:	mov	w6, #0x1                   	// #1
 260:	ldr	w5, [sp, #180]
 264:	mov	x4, x1
 268:	mov	x3, x0
 26c:	mov	w2, #0x8                   	// #8
 270:	ldr	w1, [sp, #184]
 274:	ldr	w0, [sp, #188]
 278:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 27c:	str	x0, [sp, #56]
 280:	add	x2, sp, #0x40
 284:	add	x1, sp, #0x80
 288:	add	x0, sp, #0x60
 28c:	mov	x3, x2
 290:	mov	x2, x1
 294:	ldr	w1, [sp, #188]
 298:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 29c:	add	x0, sp, #0x58
 2a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2a4:	and	w0, w0, #0xff
 2a8:	cmp	w0, #0x0
 2ac:	b.eq	2bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2bc>  // b.none
 2b0:	ldr	w1, [sp, #36]
 2b4:	ldr	x0, [sp, #160]
 2b8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 2bc:	strb	wzr, [sp, #175]
 2c0:	str	wzr, [sp, #168]
 2c4:	add	x0, sp, #0x60
 2c8:	ldr	w1, [sp, #168]
 2cc:	ldr	x2, [x0, x1, lsl #3]
 2d0:	ldr	w0, [sp, #168]
 2d4:	lsl	x0, x0, #2
 2d8:	add	x1, sp, #0x40
 2dc:	ldr	w0, [x1, x0]
 2e0:	sub	w0, w0, #0x1
 2e4:	mov	w1, w0
 2e8:	mov	x0, x2
 2ec:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 2f0:	ldr	x0, [x0]
 2f4:	str	x0, [sp, #152]
 2f8:	ldr	w0, [sp, #176]
 2fc:	cmp	w0, #0x0
 300:	b.eq	36c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x36c>  // b.none
 304:	ldr	w1, [sp, #168]
 308:	ldr	w0, [sp, #176]
 30c:	cmp	w1, w0
 310:	b.ne	36c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x36c>  // b.any
 314:	add	x0, sp, #0x60
 318:	ldr	w1, [sp, #168]
 31c:	ldr	x3, [x0, x1, lsl #3]
 320:	ldr	w0, [sp, #168]
 324:	lsl	x0, x0, #2
 328:	add	x1, sp, #0x40
 32c:	ldr	w1, [x1, x0]
 330:	add	x0, sp, #0x90
 334:	mov	w2, w1
 338:	mov	x1, x3
 33c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 340:	ldr	x3, [sp, #152]
 344:	ldr	x2, [sp, #144]
 348:	ldr	w1, [sp, #36]
 34c:	ldr	x0, [sp, #40]
 350:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 354:	strb	w0, [sp, #175]
 358:	ldrb	w0, [sp, #175]
 35c:	ldr	w1, [sp, #36]
 360:	add	w0, w1, w0
 364:	str	w0, [sp, #36]
 368:	b	39c <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x39c>
 36c:	ldr	w0, [sp, #168]
 370:	lsl	x0, x0, #2
 374:	add	x1, sp, #0x40
 378:	ldr	w0, [x1, x0]
 37c:	mov	w2, w0
 380:	ldr	w1, [sp, #36]
 384:	ldr	x0, [sp, #160]
 388:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 38c:	ldr	x2, [sp, #152]
 390:	ldr	w1, [sp, #36]
 394:	ldr	x0, [sp, #40]
 398:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 39c:	ldr	w0, [sp, #168]
 3a0:	add	w0, w0, #0x1
 3a4:	ldr	w1, [sp, #188]
 3a8:	cmp	w1, w0
 3ac:	b.ne	3b4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3b4>  // b.any
 3b0:	b	3d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3d0>
 3b4:	ldr	w1, [sp, #36]
 3b8:	ldr	x0, [sp, #160]
 3bc:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 3c0:	ldr	w0, [sp, #168]
 3c4:	add	w0, w0, #0x1
 3c8:	str	w0, [sp, #168]
 3cc:	b	2c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x2c4>
 3d0:	ldr	w0, [sp, #56]
 3d4:	ldr	w1, [sp, #168]
 3d8:	cmp	w1, w0
 3dc:	b.eq	3fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3fc>  // b.none
 3e0:	ldr	w1, [sp, #36]
 3e4:	ldr	x0, [sp, #160]
 3e8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 3ec:	ldr	w0, [sp, #168]
 3f0:	sub	w0, w0, #0x1
 3f4:	str	w0, [sp, #168]
 3f8:	b	3d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj+0x3d0>
 3fc:	ldr	w1, [sp, #36]
 400:	ldr	x0, [sp, #160]
 404:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEbj>
 408:	mov	x1, x0
 40c:	ldr	w0, [sp, #60]
 410:	str	w0, [x1]
 414:	ldrb	w0, [sp, #175]
 418:	ldr	x19, [sp, #16]
 41c:	ldp	x29, x30, [sp], #192
 420:	ret

Disassembly of section .text._ZNSt4pairIjjEaSEOS0_:

0000000000000000 <_ZNSt4pairIjjEaSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt4pairIjjEaSEOS0_>
  18:	ldr	w1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	w1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	add	x0, x0, #0x4
  2c:	bl	0 <_ZNSt4pairIjjEaSEOS0_>
  30:	ldr	w1, [x0]
  34:	ldr	x0, [sp, #24]
  38:	str	w1, [x0, #4]
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0, #200]
  18:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v>
  1c:	mov	x1, x0
  20:	mov	x0, #0xc0                  	// #192
  24:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v>
  28:	mov	x19, x0
  2c:	stp	xzr, xzr, [x19]
  30:	stp	xzr, xzr, [x19, #16]
  34:	stp	xzr, xzr, [x19, #32]
  38:	stp	xzr, xzr, [x19, #48]
  3c:	stp	xzr, xzr, [x19, #64]
  40:	stp	xzr, xzr, [x19, #80]
  44:	stp	xzr, xzr, [x19, #96]
  48:	stp	xzr, xzr, [x19, #112]
  4c:	stp	xzr, xzr, [x19, #128]
  50:	stp	xzr, xzr, [x19, #144]
  54:	stp	xzr, xzr, [x19, #160]
  58:	stp	xzr, xzr, [x19, #176]
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl8LeafNodeImlLj8ES2_EEEEPT_v>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	str	w3, [sp, #24]
  18:	str	w4, [sp, #20]
  1c:	ldr	w1, [sp, #28]
  20:	ldr	w0, [sp, #20]
  24:	add	w0, w1, w0
  28:	cmp	w0, #0x8
  2c:	b.ls	50 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x50>  // b.plast
  30:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  34:	add	x3, x0, #0x0
  38:	mov	w2, #0xeb                  	// #235
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  40:	add	x1, x0, #0x0
  44:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	w1, [sp, #24]
  54:	ldr	w0, [sp, #20]
  58:	add	w0, w1, w0
  5c:	cmp	w0, #0x8
  60:	b.ls	84 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x84>  // b.plast
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  68:	add	x3, x0, #0x0
  6c:	mov	w2, #0xec                  	// #236
  70:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  74:	add	x1, x0, #0x0
  78:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  7c:	add	x0, x0, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldr	w1, [sp, #28]
  88:	ldr	w0, [sp, #20]
  8c:	add	w0, w1, w0
  90:	str	w0, [sp, #60]
  94:	ldr	w1, [sp, #28]
  98:	ldr	w0, [sp, #60]
  9c:	cmp	w1, w0
  a0:	b.eq	10c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x10c>  // b.none
  a4:	ldr	w0, [sp, #24]
  a8:	lsl	x0, x0, #4
  ac:	ldr	x1, [sp, #40]
  b0:	add	x2, x1, x0
  b4:	ldr	w0, [sp, #28]
  b8:	lsl	x0, x0, #4
  bc:	ldr	x1, [sp, #32]
  c0:	add	x0, x1, x0
  c4:	mov	x1, x0
  c8:	mov	x0, x2
  cc:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj>
  d0:	ldr	x0, [sp, #32]
  d4:	ldr	w1, [sp, #28]
  d8:	add	x1, x1, #0x10
  dc:	ldr	x2, [x0, x1, lsl #3]
  e0:	ldr	x0, [sp, #40]
  e4:	ldr	w1, [sp, #24]
  e8:	add	x1, x1, #0x10
  ec:	str	x2, [x0, x1, lsl #3]
  f0:	ldr	w0, [sp, #28]
  f4:	add	w0, w0, #0x1
  f8:	str	w0, [sp, #28]
  fc:	ldr	w0, [sp, #24]
 100:	add	w0, w0, #0x1
 104:	str	w0, [sp, #24]
 108:	b	94 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE4copyILj8EEEvRKNS1_IS3_lXT_EEEjjj+0x94>
 10c:	nop
 110:	ldp	x29, x30, [sp], #64
 114:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRefC2INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x3, [sp, #40]
  18:	ldr	w0, [sp, #28]
  1c:	sub	w0, w0, #0x1
  20:	mov	w2, w0
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x3
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  30:	ldr	w0, [sp, #28]
  34:	cmp	w0, #0x8
  38:	b.ls	5c <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x5c>  // b.plast
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  40:	add	x3, x0, #0x0
  44:	mov	w2, #0x1fc                 	// #508
  48:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  4c:	add	x1, x0, #0x0
  50:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  54:	add	x0, x0, #0x0
  58:	bl	0 <__assert_fail>
  5c:	nop
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	stp	xzr, xzr, [x0]
  10:	stp	xzr, xzr, [x0, #16]
  14:	stp	xzr, xzr, [x0, #32]
  18:	stp	xzr, xzr, [x0, #48]
  1c:	stp	xzr, xzr, [x0, #64]
  20:	str	xzr, [x0, #80]
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataC2Ev:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>
  14:	ldr	x0, [sp, #24]
  18:	mov	w1, #0x1                   	// #1
  1c:	str	w1, [x0, #192]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>
  28:	mov	x1, x0
  2c:	mov	x0, #0xb8                  	// #184
  30:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>
  34:	stp	xzr, xzr, [x0]
  38:	stp	xzr, xzr, [x0, #16]
  3c:	stp	xzr, xzr, [x0, #32]
  40:	stp	xzr, xzr, [x0, #48]
  44:	stp	xzr, xzr, [x0, #64]
  48:	stp	xzr, xzr, [x0, #80]
  4c:	stp	xzr, xzr, [x0, #96]
  50:	stp	xzr, xzr, [x0, #112]
  54:	stp	xzr, xzr, [x0, #128]
  58:	stp	xzr, xzr, [x0, #144]
  5c:	stp	xzr, xzr, [x0, #160]
  60:	str	xzr, [x0, #176]
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE18switchRootToBranchEv>
  68:	nop
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	add	x0, x0, #0xa
  14:	lsl	x0, x0, #3
  18:	ldr	x1, [sp, #8]
  1c:	add	x0, x1, x0
  20:	add	x0, x0, #0x8
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #28]
  1c:	ldr	w0, [sp, #32]
  20:	sub	w0, w1, w0
  24:	mov	w3, w0
  28:	ldr	w2, [sp, #36]
  2c:	ldr	w1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE5eraseEjjj>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #36]
  1c:	ldr	w0, [sp, #32]
  20:	cmp	w1, w0
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x101                 	// #257
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w1, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	add	w0, w1, w0
  54:	cmp	w0, #0x8
  58:	b.ls	7c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x7c>  // b.plast
  5c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  60:	add	x3, x0, #0x0
  64:	mov	w2, #0x102                 	// #258
  68:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  6c:	add	x1, x0, #0x0
  70:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  74:	add	x0, x0, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	w0, [sp, #28]
  80:	sub	w1, w0, #0x1
  84:	str	w1, [sp, #28]
  88:	cmp	w0, #0x0
  8c:	cset	w0, ne  // ne = any
  90:	and	w0, w0, #0xff
  94:	cmp	w0, #0x0
  98:	b.eq	11c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x11c>  // b.none
  9c:	ldr	w1, [sp, #32]
  a0:	ldr	w0, [sp, #28]
  a4:	add	w0, w1, w0
  a8:	mov	w0, w0
  ac:	lsl	x0, x0, #4
  b0:	ldr	x1, [sp, #40]
  b4:	add	x2, x1, x0
  b8:	ldr	w1, [sp, #36]
  bc:	ldr	w0, [sp, #28]
  c0:	add	w0, w1, w0
  c4:	mov	w0, w0
  c8:	lsl	x0, x0, #4
  cc:	ldr	x1, [sp, #40]
  d0:	add	x0, x1, x0
  d4:	mov	x1, x0
  d8:	mov	x0, x2
  dc:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj>
  e0:	ldr	w1, [sp, #36]
  e4:	ldr	w0, [sp, #28]
  e8:	add	w2, w1, w0
  ec:	ldr	w1, [sp, #32]
  f0:	ldr	w0, [sp, #28]
  f4:	add	w3, w1, w0
  f8:	ldr	x0, [sp, #40]
  fc:	mov	w1, w2
 100:	add	x1, x1, #0x10
 104:	ldr	x2, [x0, x1, lsl #3]
 108:	ldr	x0, [sp, #40]
 10c:	mov	w1, w3
 110:	add	x1, x1, #0x10
 114:	str	x2, [x0, x1, lsl #3]
 118:	b	7c <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE9moveRightEjjj+0x7c>
 11c:	nop
 120:	ldp	x29, x30, [sp], #48
 124:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm13PatchLocationESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8allocateERS2_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8allocateERS2_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIN4llvm13PatchLocationESt13move_iteratorIPS1_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm13PatchLocationESt13move_iteratorIPS1_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm13PatchLocationESt13move_iteratorIPS1_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm13PatchLocationEES3_S2_ET0_T_S6_S5_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm13PatchLocationEES3_S2_ET0_T_S6_S5_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm13PatchLocationEES3_S2_ET0_T_S6_S5_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE7destroyIS2_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm13PatchLocationEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm13PatchLocationEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm13PatchLocationElEC2IRS1_RlLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm13PatchLocationElEC1IRS1_RlLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm13PatchLocationElEC1IRS1_RlLb1EEEOT_OT0_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x1, [x1]
  28:	str	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNSt4pairIN4llvm13PatchLocationElEC1IRS1_RlLb1EEEOT_OT0_>
  34:	ldr	x1, [x0]
  38:	ldr	x0, [sp, #40]
  3c:	str	x1, [x0, #8]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #4
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8allocateERS4_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8allocateERS4_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorISt4pairIN4llvm13PatchLocationElESt13move_iteratorIPS3_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorISt4pairIN4llvm13PatchLocationElESt13move_iteratorIPS3_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorISt4pairIN4llvm13PatchLocationElESt13move_iteratorIPS3_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES5_S4_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES5_S4_ET0_T_S8_S7_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES5_S4_ET0_T_S8_S7_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE7destroyIS4_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE7destroyIS4_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x1, x0, #3
  20:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x0, #0xaaab
  28:	mul	x0, x1, x0
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8allocateERS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8allocateERS3_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8allocateERS3_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIN4llvm11CompileUnit9AccelInfoESt13move_iteratorIPS2_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm11CompileUnit9AccelInfoESt13move_iteratorIPS2_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm11CompileUnit9AccelInfoESt13move_iteratorIPS2_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES4_S3_ET0_T_S7_S6_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES4_S3_ET0_T_S7_S6_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES4_S3_ET0_T_S7_S6_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE7destroyIS3_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE7destroyIS3_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPvmEC1IRS0_RmLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIPvmEC1IRS0_RmLb1EEEOT_OT0_>
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt4pairIPvmEC1IRS0_RmLb1EEEOT_OT0_>
  30:	ldr	x1, [x0]
  34:	ldr	x0, [sp, #40]
  38:	str	x1, [x0, #8]
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	b.ls	34 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x34>  // b.plast
  24:	mov	w1, #0x1                   	// #1
  28:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  3c:	add	x0, x0, #0x2
  40:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  44:	str	x0, [sp, #56]
  48:	add	x1, sp, #0x20
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  54:	mov	x2, x0
  58:	mov	x0, #0xffffffff            	// #4294967295
  5c:	str	x0, [sp, #64]
  60:	add	x0, sp, #0x40
  64:	mov	x1, x0
  68:	mov	x0, x2
  6c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  70:	ldr	x0, [x0]
  74:	str	x0, [sp, #56]
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #4
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  84:	str	x0, [sp, #72]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  90:	mov	x19, x0
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  9c:	ldr	x2, [sp, #72]
  a0:	mov	x1, x0
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  ac:	ldr	x0, [sp, #40]
  b0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  b4:	mov	x19, x0
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  d4:	and	w0, w0, #0xff
  d8:	eor	w0, w0, #0x1
  dc:	and	w0, w0, #0xff
  e0:	cmp	w0, #0x0
  e4:	b.eq	f4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xf4>  // b.none
  e8:	ldr	x0, [sp, #40]
  ec:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  f0:	bl	0 <free>
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x1, [sp, #72]
  fc:	str	x1, [x0]
 100:	ldr	x0, [sp, #56]
 104:	mov	w1, w0
 108:	ldr	x0, [sp, #40]
 10c:	str	w1, [x0, #12]
 110:	nop
 114:	ldr	x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #80
 11c:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x3, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	x0, x0, #0x8
  1c:	ldr	x2, [sp, #16]
  20:	mov	x1, x0
  24:	mov	x0, x3
  28:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x3, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	x0, x0, #0x8
  1c:	ldr	x2, [sp, #16]
  20:	mov	x1, x0
  24:	mov	x0, x3
  28:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPT_>
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS3_14RootBranchDataEEERT_v:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS3_14RootBranchDataEEERT_v>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	x0, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE6dataAsINS3_14RootBranchDataEEERT_v>
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x0
  18:	b.ge	3c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj+0x3c>  // b.tcont
  1c:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x441                 	// #1089
  28:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13setNumEntriesEj>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	w0, [sp, #20]
  40:	and	w2, w0, #0x7fffffff
  44:	ldr	x1, [sp, #24]
  48:	ldr	w0, [x1, #8]
  4c:	bfi	w0, w2, #1, #31
  50:	str	w0, [x1, #8]
  54:	nop
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0, #12]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	and	w0, w0, #0x1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x44e                 	// #1102
  30:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getInlineBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	add	x0, x0, #0x10
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	str	x4, [sp, #56]
  24:	ldr	x19, [sp, #88]
  28:	ldr	x0, [sp, #72]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #64]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  3c:	mov	x21, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  48:	mov	x3, x0
  4c:	mov	x2, x21
  50:	mov	x1, x20
  54:	mov	x0, x19
  58:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  5c:	ldr	x0, [sp, #88]
  60:	add	x19, x0, #0x18
  64:	ldr	x0, [sp, #80]
  68:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  6c:	mov	x1, x0
  70:	mov	x0, x19
  74:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS5_RS7_RS8_EvEEOT_DpOT0_>
  78:	nop
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #96
  88:	ret

Disassembly of section .text._ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_:

0000000000000000 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE11_S_max_sizeERKSB_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESaISA_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #5
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEC2ESB_:

0000000000000000 <_ZNSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEC1ESB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEESC_ET0_T_SF_SE_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEESC_ET0_T_SF_SE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEESC_ET0_T_SF_SE_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC2ES3_S5_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC1ES3_S5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #24]
  1c:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC1ES3_S5_>
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x0, #0x8
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEEC1ES3_S5_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ERPKN4llvm11CompileUnitELb0EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_tailERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_tailERS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt11_Tuple_implILm2EJRPN4llvm11DeclContextERNS0_13PatchLocationEEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EEC2ES3_:

0000000000000000 <_ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERKS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERKS4_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERKS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE:

0000000000000000 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE9_M_assignIS1_EEvRKS_ILm3EJT_EE>
  28:	mov	x1, x0
  2c:	ldr	x0, [x19]
  30:	str	x0, [x1]
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.cs	44 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0x44>  // b.hs, b.nlast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4ea                 	// #1258
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  48:	str	x0, [sp, #40]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  50:	str	x0, [sp, #32]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	d4 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xd4>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	sub	x0, x0, #0x10
  78:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  7c:	mov	x2, x0
  80:	add	x0, sp, #0x28
  84:	mov	x1, x0
  88:	mov	x0, x2
  8c:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  90:	and	w0, w0, #0xff
  94:	cmp	w0, #0x0
  98:	b.ne	cc <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xcc>  // b.any
  9c:	ldr	x0, [sp, #24]
  a0:	ldr	x0, [x0, #16]
  a4:	sub	x0, x0, #0x10
  a8:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  ac:	mov	x2, x0
  b0:	add	x0, sp, #0x20
  b4:	mov	x1, x0
  b8:	mov	x0, x2
  bc:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv>
  c0:	and	w0, w0, #0xff
  c4:	cmp	w0, #0x0
  c8:	b.eq	d4 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xd4>  // b.none
  cc:	mov	w0, #0x1                   	// #1
  d0:	b	d8 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xd8>
  d4:	mov	w0, #0x0                   	// #0
  d8:	cmp	w0, #0x0
  dc:	b.eq	f8 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0xf8>  // b.none
  e0:	ldr	x0, [sp, #24]
  e4:	ldr	x0, [x0, #16]
  e8:	sub	x1, x0, #0x10
  ec:	ldr	x0, [sp, #24]
  f0:	str	x1, [x0, #16]
  f4:	b	54 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23RetreatPastEmptyBucketsEv+0x54>
  f8:	nop
  fc:	ldp	x29, x30, [sp], #48
 100:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.ls	44 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0x44>  // b.plast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4e0                 	// #1248
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  48:	str	x0, [sp, #40]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  50:	str	x0, [sp, #32]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	cc <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xcc>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  78:	mov	x2, x0
  7c:	add	x0, sp, #0x28
  80:	mov	x1, x0
  84:	mov	x0, x2
  88:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  8c:	and	w0, w0, #0xff
  90:	cmp	w0, #0x0
  94:	b.ne	c4 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xc4>  // b.any
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0, #16]
  a0:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  a4:	mov	x2, x0
  a8:	add	x0, sp, #0x20
  ac:	mov	x1, x0
  b0:	mov	x0, x2
  b4:	bl	0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv>
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, #0x0
  c0:	b.eq	cc <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xcc>  // b.none
  c4:	mov	w0, #0x1                   	// #1
  c8:	b	d0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xd0>
  cc:	mov	w0, #0x0                   	// #0
  d0:	cmp	w0, #0x0
  d4:	b.eq	f0 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0xf0>  // b.none
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0, #16]
  e0:	add	x1, x0, #0x10
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0, #16]
  ec:	b	54 <_ZN4llvm16DenseMapIteratorImmNS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEELb0EE23AdvancePastEmptyBucketsEv+0x54>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #48
  f8:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumEntriesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E13getNumEntriesEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E4growEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E4growEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E4growEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16getNumTombstonesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E16getNumTombstonesEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>
  14:	add	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E19incrementNumEntriesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv>
  14:	sub	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E22decrementNumTombstonesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x4                   	// #4
  14:	bl	0 <_ZN4llvm11SmallVectorINS_15IntervalMapImpl4Path5EntryELj4EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	x3, [sp, #24]
  18:	ldr	w1, [sp, #36]
  1c:	ldr	w0, [sp, #32]
  20:	cmp	w1, w0
  24:	b.hi	34 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x34>  // b.pmore
  28:	ldr	w0, [sp, #32]
  2c:	cmp	w0, #0xb
  30:	b.ls	54 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x54>  // b.plast
  34:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  38:	add	x3, x0, #0x0
  3c:	mov	w2, #0x2cb                 	// #715
  40:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  44:	add	x1, x0, #0x0
  48:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <__assert_fail>
  54:	ldr	w0, [sp, #36]
  58:	cmp	w0, #0x0
  5c:	b.eq	b8 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>  // b.none
  60:	ldr	w0, [sp, #36]
  64:	sub	w0, w0, #0x1
  68:	mov	w1, w0
  6c:	ldr	x0, [sp, #40]
  70:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  74:	mov	x2, x0
  78:	add	x0, sp, #0x18
  7c:	mov	x1, x0
  80:	mov	x0, x2
  84:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.eq	98 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x98>  // b.none
  94:	b	b8 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
  98:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  9c:	add	x3, x0, #0x0
  a0:	mov	w2, #0x2cc                 	// #716
  a4:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  a8:	add	x1, x0, #0x0
  ac:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  b0:	add	x0, x0, #0x0
  b4:	bl	0 <__assert_fail>
  b8:	ldr	w1, [sp, #36]
  bc:	ldr	w0, [sp, #32]
  c0:	cmp	w1, w0
  c4:	b.eq	fc <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xfc>  // b.none
  c8:	ldr	w1, [sp, #36]
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  d4:	mov	x2, x0
  d8:	add	x0, sp, #0x18
  dc:	mov	x1, x0
  e0:	mov	x0, x2
  e4:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm>
  e8:	and	w0, w0, #0xff
  ec:	cmp	w0, #0x0
  f0:	b.eq	fc <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xfc>  // b.none
  f4:	mov	w0, #0x1                   	// #1
  f8:	b	100 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x100>
  fc:	mov	w0, #0x0                   	// #0
 100:	cmp	w0, #0x0
 104:	b.eq	118 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0x118>  // b.none
 108:	ldr	w0, [sp, #36]
 10c:	add	w0, w0, #0x1
 110:	str	w0, [sp, #36]
 114:	b	b8 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE8findFromEjjm+0xb8>
 118:	ldr	w0, [sp, #36]
 11c:	ldp	x29, x30, [sp], #48
 120:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator5validEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator5validEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator5validEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	add	x19, x0, #0x8
  1c:	ldr	x0, [sp, #40]
  20:	add	x0, x0, #0x8
  24:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  28:	mov	w1, w0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #48]
  3c:	ldr	x0, [sp, #40]
  40:	ldr	x0, [x0]
  44:	ldr	w19, [x0, #192]
  48:	ldr	x0, [sp, #40]
  4c:	add	x0, x0, #0x8
  50:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  54:	sub	w0, w19, w0
  58:	sub	w0, w0, #0x1
  5c:	str	w0, [sp, #60]
  60:	ldr	w0, [sp, #60]
  64:	cmp	w0, #0x0
  68:	b.eq	bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0xbc>  // b.none
  6c:	add	x0, sp, #0x30
  70:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  74:	ldr	x2, [sp, #32]
  78:	mov	w1, #0x0                   	// #0
  7c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  80:	str	w0, [sp, #56]
  84:	ldr	x0, [sp, #40]
  88:	add	x0, x0, #0x8
  8c:	ldr	w2, [sp, #56]
  90:	ldr	x1, [sp, #48]
  94:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  98:	add	x0, sp, #0x30
  9c:	ldr	w1, [sp, #56]
  a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  a4:	ldr	x0, [x0]
  a8:	str	x0, [sp, #48]
  ac:	ldr	w0, [sp, #60]
  b0:	sub	w0, w0, #0x1
  b4:	str	w0, [sp, #60]
  b8:	b	60 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm+0x60>
  bc:	ldr	x0, [sp, #40]
  c0:	add	x19, x0, #0x8
  c4:	add	x0, sp, #0x30
  c8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  cc:	ldr	x2, [sp, #32]
  d0:	mov	w1, #0x0                   	// #0
  d4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  d8:	mov	w2, w0
  dc:	ldr	x1, [sp, #48]
  e0:	mov	x0, x19
  e4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14const_iterator12pathFillFindEm>
  e8:	nop
  ec:	ldr	x19, [sp, #16]
  f0:	ldp	x29, x30, [sp], #64
  f4:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15IntervalMapImpl4Path5EntryELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>
  1c:	ldr	x0, [x0]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	add	x0, x0, #0xc
  14:	lsl	x0, x0, #3
  18:	ldr	x1, [sp, #8]
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>
  1c:	ldr	x0, [x0]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	w0, [sp, #36]
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x77d                 	// #1917
  2c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #40]
  44:	ldr	x0, [x0]
  48:	str	x0, [sp, #72]
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0x8
  54:	str	x0, [sp, #64]
  58:	ldr	w0, [sp, #36]
  5c:	sub	w0, w0, #0x1
  60:	str	w0, [sp, #36]
  64:	ldr	w0, [sp, #36]
  68:	cmp	w0, #0x0
  6c:	cset	w0, eq  // eq = none
  70:	and	w0, w0, #0xff
  74:	cmp	w0, #0x0
  78:	b.eq	104 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x104>  // b.none
  7c:	ldr	x0, [sp, #72]
  80:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  84:	mov	x19, x0
  88:	mov	w1, #0x0                   	// #0
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  94:	ldr	w1, [x0]
  98:	ldr	x0, [sp, #72]
  9c:	ldr	w0, [x0, #196]
  a0:	mov	w2, w0
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  ac:	ldr	x0, [sp, #72]
  b0:	ldr	w0, [x0, #196]
  b4:	sub	w1, w0, #0x1
  b8:	ldr	x0, [sp, #72]
  bc:	str	w1, [x0, #196]
  c0:	ldr	x0, [sp, #72]
  c4:	ldr	w0, [x0, #196]
  c8:	mov	w2, w0
  cc:	mov	w1, #0x0                   	// #0
  d0:	ldr	x0, [sp, #64]
  d4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  d8:	ldr	x0, [sp, #72]
  dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  e0:	and	w0, w0, #0xff
  e4:	cmp	w0, #0x0
  e8:	b.eq	200 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x200>  // b.none
  ec:	ldr	x0, [sp, #72]
  f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
  f4:	ldr	x0, [sp, #40]
  f8:	mov	w1, #0x0                   	// #0
  fc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 100:	b	240 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x240>
 104:	ldr	w1, [sp, #36]
 108:	ldr	x0, [sp, #64]
 10c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 110:	str	x0, [sp, #56]
 114:	ldr	w1, [sp, #36]
 118:	ldr	x0, [sp, #64]
 11c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 120:	cmp	w0, #0x1
 124:	cset	w0, eq  // eq = none
 128:	and	w0, w0, #0xff
 12c:	cmp	w0, #0x0
 130:	b.eq	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x150>  // b.none
 134:	ldr	x1, [sp, #56]
 138:	ldr	x0, [sp, #72]
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 140:	ldr	w1, [sp, #36]
 144:	ldr	x0, [sp, #40]
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 14c:	b	200 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x200>
 150:	ldr	x19, [sp, #56]
 154:	ldr	w1, [sp, #36]
 158:	ldr	x0, [sp, #64]
 15c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 160:	ldr	w20, [x0]
 164:	ldr	w1, [sp, #36]
 168:	ldr	x0, [sp, #64]
 16c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 170:	mov	w2, w0
 174:	mov	w1, w20
 178:	mov	x0, x19
 17c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 180:	ldr	w1, [sp, #36]
 184:	ldr	x0, [sp, #64]
 188:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 18c:	sub	w0, w0, #0x1
 190:	str	w0, [sp, #52]
 194:	ldr	w2, [sp, #52]
 198:	ldr	w1, [sp, #36]
 19c:	ldr	x0, [sp, #64]
 1a0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1a4:	ldr	w1, [sp, #36]
 1a8:	ldr	x0, [sp, #64]
 1ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1b0:	ldr	w0, [x0]
 1b4:	ldr	w1, [sp, #52]
 1b8:	cmp	w1, w0
 1bc:	cset	w0, eq  // eq = none
 1c0:	and	w0, w0, #0xff
 1c4:	cmp	w0, #0x0
 1c8:	b.eq	200 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x200>  // b.none
 1cc:	ldr	w0, [sp, #52]
 1d0:	sub	w0, w0, #0x1
 1d4:	mov	w1, w0
 1d8:	ldr	x0, [sp, #56]
 1dc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1e0:	ldr	x0, [x0]
 1e4:	mov	x2, x0
 1e8:	ldr	w1, [sp, #36]
 1ec:	ldr	x0, [sp, #40]
 1f0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 1f4:	ldr	w1, [sp, #36]
 1f8:	ldr	x0, [sp, #64]
 1fc:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 200:	ldr	x0, [sp, #64]
 204:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 208:	and	w0, w0, #0xff
 20c:	cmp	w0, #0x0
 210:	b.eq	240 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj+0x240>  // b.none
 214:	ldr	w0, [sp, #36]
 218:	add	w0, w0, #0x1
 21c:	mov	w1, w0
 220:	ldr	x0, [sp, #64]
 224:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 228:	ldr	w0, [sp, #36]
 22c:	add	w0, w0, #0x1
 230:	mov	w1, w0
 234:	ldr	x0, [sp, #64]
 238:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator9eraseNodeEj>
 23c:	str	wzr, [x0]
 240:	ldp	x19, x20, [sp, #16]
 244:	ldp	x29, x30, [sp], #80
 248:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl4Path4nodeINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j:

0000000000000000 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path4nodeINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEERT_j>
  1c:	ldr	x0, [x0]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	w0, [sp, #36]
  1c:	sub	w0, w0, #0x1
  20:	str	w0, [sp, #76]
  24:	ldr	w0, [sp, #76]
  28:	cmp	w0, #0x0
  2c:	b.eq	1d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1d0>  // b.none
  30:	ldrsw	x0, [sp, #76]
  34:	lsl	x0, x0, #2
  38:	ldr	x1, [sp, #24]
  3c:	add	x0, x1, x0
  40:	ldr	w1, [x0]
  44:	ldrsw	x0, [sp, #76]
  48:	lsl	x0, x0, #2
  4c:	ldr	x2, [sp, #16]
  50:	add	x0, x2, x0
  54:	ldr	w0, [x0]
  58:	cmp	w1, w0
  5c:	b.eq	1b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1b4>  // b.none
  60:	ldr	w0, [sp, #76]
  64:	sub	w0, w0, #0x1
  68:	str	w0, [sp, #72]
  6c:	ldr	w0, [sp, #72]
  70:	cmn	w0, #0x1
  74:	b.eq	1c0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1c0>  // b.none
  78:	ldrsw	x0, [sp, #76]
  7c:	lsl	x0, x0, #3
  80:	ldr	x1, [sp, #40]
  84:	add	x0, x1, x0
  88:	ldr	x0, [x0]
  8c:	mov	x6, x0
  90:	ldrsw	x0, [sp, #76]
  94:	lsl	x0, x0, #2
  98:	ldr	x1, [sp, #24]
  9c:	add	x0, x1, x0
  a0:	ldr	w5, [x0]
  a4:	ldrsw	x0, [sp, #72]
  a8:	lsl	x0, x0, #3
  ac:	ldr	x1, [sp, #40]
  b0:	add	x0, x1, x0
  b4:	ldr	x0, [x0]
  b8:	mov	x7, x0
  bc:	ldrsw	x0, [sp, #72]
  c0:	lsl	x0, x0, #2
  c4:	ldr	x1, [sp, #24]
  c8:	add	x0, x1, x0
  cc:	ldr	w3, [x0]
  d0:	ldrsw	x0, [sp, #76]
  d4:	lsl	x0, x0, #2
  d8:	ldr	x1, [sp, #16]
  dc:	add	x0, x1, x0
  e0:	ldr	w1, [x0]
  e4:	ldrsw	x0, [sp, #76]
  e8:	lsl	x0, x0, #2
  ec:	ldr	x2, [sp, #24]
  f0:	add	x0, x2, x0
  f4:	ldr	w0, [x0]
  f8:	sub	w0, w1, w0
  fc:	mov	w4, w0
 100:	mov	x2, x7
 104:	mov	w1, w5
 108:	mov	x0, x6
 10c:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 110:	str	w0, [sp, #56]
 114:	ldrsw	x0, [sp, #72]
 118:	lsl	x0, x0, #2
 11c:	ldr	x1, [sp, #24]
 120:	add	x0, x1, x0
 124:	ldr	w2, [x0]
 128:	ldr	w1, [sp, #56]
 12c:	ldrsw	x0, [sp, #72]
 130:	lsl	x0, x0, #2
 134:	ldr	x3, [sp, #24]
 138:	add	x0, x3, x0
 13c:	sub	w1, w2, w1
 140:	str	w1, [x0]
 144:	ldrsw	x0, [sp, #76]
 148:	lsl	x0, x0, #2
 14c:	ldr	x1, [sp, #24]
 150:	add	x0, x1, x0
 154:	ldr	w2, [x0]
 158:	ldr	w1, [sp, #56]
 15c:	ldrsw	x0, [sp, #76]
 160:	lsl	x0, x0, #2
 164:	ldr	x3, [sp, #24]
 168:	add	x0, x3, x0
 16c:	add	w1, w2, w1
 170:	str	w1, [x0]
 174:	ldrsw	x0, [sp, #76]
 178:	lsl	x0, x0, #2
 17c:	ldr	x1, [sp, #24]
 180:	add	x0, x1, x0
 184:	ldr	w1, [x0]
 188:	ldrsw	x0, [sp, #76]
 18c:	lsl	x0, x0, #2
 190:	ldr	x2, [sp, #16]
 194:	add	x0, x2, x0
 198:	ldr	w0, [x0]
 19c:	cmp	w1, w0
 1a0:	b.cs	1bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1bc>  // b.hs, b.nlast
 1a4:	ldr	w0, [sp, #72]
 1a8:	sub	w0, w0, #0x1
 1ac:	str	w0, [sp, #72]
 1b0:	b	6c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x6c>
 1b4:	nop
 1b8:	b	1c0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1c0>
 1bc:	nop
 1c0:	ldr	w0, [sp, #76]
 1c4:	sub	w0, w0, #0x1
 1c8:	str	w0, [sp, #76]
 1cc:	b	24 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24>
 1d0:	ldr	w0, [sp, #36]
 1d4:	cmp	w0, #0x0
 1d8:	b.eq	40c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x40c>  // b.none
 1dc:	str	wzr, [sp, #68]
 1e0:	ldr	w0, [sp, #36]
 1e4:	sub	w0, w0, #0x1
 1e8:	ldr	w1, [sp, #68]
 1ec:	cmp	w1, w0
 1f0:	b.eq	398 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x398>  // b.none
 1f4:	ldr	w0, [sp, #68]
 1f8:	lsl	x0, x0, #2
 1fc:	ldr	x1, [sp, #24]
 200:	add	x0, x1, x0
 204:	ldr	w1, [x0]
 208:	ldr	w0, [sp, #68]
 20c:	lsl	x0, x0, #2
 210:	ldr	x2, [sp, #16]
 214:	add	x0, x2, x0
 218:	ldr	w0, [x0]
 21c:	cmp	w1, w0
 220:	b.eq	37c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x37c>  // b.none
 224:	ldr	w0, [sp, #68]
 228:	add	w0, w0, #0x1
 22c:	str	w0, [sp, #64]
 230:	ldr	w1, [sp, #64]
 234:	ldr	w0, [sp, #36]
 238:	cmp	w1, w0
 23c:	b.eq	388 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x388>  // b.none
 240:	ldr	w0, [sp, #64]
 244:	lsl	x0, x0, #3
 248:	ldr	x1, [sp, #40]
 24c:	add	x0, x1, x0
 250:	ldr	x0, [x0]
 254:	mov	x6, x0
 258:	ldr	w0, [sp, #64]
 25c:	lsl	x0, x0, #2
 260:	ldr	x1, [sp, #24]
 264:	add	x0, x1, x0
 268:	ldr	w5, [x0]
 26c:	ldr	w0, [sp, #68]
 270:	lsl	x0, x0, #3
 274:	ldr	x1, [sp, #40]
 278:	add	x0, x1, x0
 27c:	ldr	x0, [x0]
 280:	mov	x7, x0
 284:	ldr	w0, [sp, #68]
 288:	lsl	x0, x0, #2
 28c:	ldr	x1, [sp, #24]
 290:	add	x0, x1, x0
 294:	ldr	w3, [x0]
 298:	ldr	w0, [sp, #68]
 29c:	lsl	x0, x0, #2
 2a0:	ldr	x1, [sp, #24]
 2a4:	add	x0, x1, x0
 2a8:	ldr	w1, [x0]
 2ac:	ldr	w0, [sp, #68]
 2b0:	lsl	x0, x0, #2
 2b4:	ldr	x2, [sp, #16]
 2b8:	add	x0, x2, x0
 2bc:	ldr	w0, [x0]
 2c0:	sub	w0, w1, w0
 2c4:	mov	w4, w0
 2c8:	mov	x2, x7
 2cc:	mov	w1, w5
 2d0:	mov	x0, x6
 2d4:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 2d8:	str	w0, [sp, #52]
 2dc:	ldr	w0, [sp, #64]
 2e0:	lsl	x0, x0, #2
 2e4:	ldr	x1, [sp, #24]
 2e8:	add	x0, x1, x0
 2ec:	ldr	w2, [x0]
 2f0:	ldr	w1, [sp, #52]
 2f4:	ldr	w0, [sp, #64]
 2f8:	lsl	x0, x0, #2
 2fc:	ldr	x3, [sp, #24]
 300:	add	x0, x3, x0
 304:	add	w1, w2, w1
 308:	str	w1, [x0]
 30c:	ldr	w0, [sp, #68]
 310:	lsl	x0, x0, #2
 314:	ldr	x1, [sp, #24]
 318:	add	x0, x1, x0
 31c:	ldr	w2, [x0]
 320:	ldr	w1, [sp, #52]
 324:	ldr	w0, [sp, #68]
 328:	lsl	x0, x0, #2
 32c:	ldr	x3, [sp, #24]
 330:	add	x0, x3, x0
 334:	sub	w1, w2, w1
 338:	str	w1, [x0]
 33c:	ldr	w0, [sp, #68]
 340:	lsl	x0, x0, #2
 344:	ldr	x1, [sp, #24]
 348:	add	x0, x1, x0
 34c:	ldr	w1, [x0]
 350:	ldr	w0, [sp, #68]
 354:	lsl	x0, x0, #2
 358:	ldr	x2, [sp, #16]
 35c:	add	x0, x2, x0
 360:	ldr	w0, [x0]
 364:	cmp	w1, w0
 368:	b.cs	384 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x384>  // b.hs, b.nlast
 36c:	ldr	w0, [sp, #64]
 370:	add	w0, w0, #0x1
 374:	str	w0, [sp, #64]
 378:	b	230 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x230>
 37c:	nop
 380:	b	388 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x388>
 384:	nop
 388:	ldr	w0, [sp, #68]
 38c:	add	w0, w0, #0x1
 390:	str	w0, [sp, #68]
 394:	b	1e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1e0>
 398:	str	wzr, [sp, #60]
 39c:	ldr	w1, [sp, #60]
 3a0:	ldr	w0, [sp, #36]
 3a4:	cmp	w1, w0
 3a8:	b.eq	410 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x410>  // b.none
 3ac:	ldr	w0, [sp, #60]
 3b0:	lsl	x0, x0, #2
 3b4:	ldr	x1, [sp, #24]
 3b8:	add	x0, x1, x0
 3bc:	ldr	w1, [x0]
 3c0:	ldr	w0, [sp, #60]
 3c4:	lsl	x0, x0, #2
 3c8:	ldr	x2, [sp, #16]
 3cc:	add	x0, x2, x0
 3d0:	ldr	w0, [x0]
 3d4:	cmp	w1, w0
 3d8:	b.eq	3fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3fc>  // b.none
 3dc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 3e0:	add	x3, x0, #0x0
 3e4:	mov	w2, #0x176                 	// #374
 3e8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 3ec:	add	x1, x0, #0x0
 3f0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 3f4:	add	x0, x0, #0x0
 3f8:	bl	0 <__assert_fail>
 3fc:	ldr	w0, [sp, #60]
 400:	add	w0, w0, #0x1
 404:	str	w0, [sp, #60]
 408:	b	39c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x39c>
 40c:	nop
 410:	ldp	x29, x30, [sp], #80
 414:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	w1, [sp, #52]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	w0, [sp, #52]
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x48>  // b.any
  28:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x6c9                 	// #1737
  34:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	strb	wzr, [sp, #95]
  4c:	ldr	x0, [sp, #56]
  50:	ldr	x0, [x0]
  54:	str	x0, [sp, #80]
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x8
  60:	str	x0, [sp, #72]
  64:	ldr	w0, [sp, #52]
  68:	cmp	w0, #0x1
  6c:	b.ne	150 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x150>  // b.any
  70:	ldr	x0, [sp, #80]
  74:	ldr	w0, [x0, #196]
  78:	cmp	w0, #0xa
  7c:	b.hi	f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0xf8>  // b.pmore
  80:	ldr	x0, [sp, #80]
  84:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  88:	mov	x19, x0
  8c:	mov	w1, #0x0                   	// #0
  90:	ldr	x0, [sp, #72]
  94:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  98:	ldr	w1, [x0]
  9c:	ldr	x0, [sp, #80]
  a0:	ldr	w0, [x0, #196]
  a4:	ldr	x4, [sp, #32]
  a8:	ldr	x3, [sp, #40]
  ac:	mov	w2, w0
  b0:	mov	x0, x19
  b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  b8:	ldr	x0, [sp, #80]
  bc:	ldr	w0, [x0, #196]
  c0:	add	w1, w0, #0x1
  c4:	ldr	x0, [sp, #80]
  c8:	str	w1, [x0, #196]
  cc:	ldr	x0, [sp, #80]
  d0:	ldr	w0, [x0, #196]
  d4:	mov	w2, w0
  d8:	mov	w1, #0x0                   	// #0
  dc:	ldr	x0, [sp, #72]
  e0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  e4:	ldr	w1, [sp, #52]
  e8:	ldr	x0, [sp, #72]
  ec:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
  f0:	ldrb	w0, [sp, #95]
  f4:	b	280 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x280>
  f8:	mov	w0, #0x1                   	// #1
  fc:	strb	w0, [sp, #95]
 100:	mov	w1, #0x0                   	// #0
 104:	ldr	x0, [sp, #72]
 108:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 10c:	ldr	w0, [x0]
 110:	mov	w1, w0
 114:	ldr	x0, [sp, #80]
 118:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 11c:	str	x0, [sp, #64]
 120:	ldr	x0, [sp, #80]
 124:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 128:	mov	x1, x0
 12c:	ldr	x0, [sp, #80]
 130:	ldr	w0, [x0, #196]
 134:	ldr	x3, [sp, #64]
 138:	mov	w2, w0
 13c:	ldr	x0, [sp, #72]
 140:	bl	0 <_ZN4llvm15IntervalMapImpl4Path11replaceRootEPvjSt4pairIjjE>
 144:	ldr	w0, [sp, #52]
 148:	add	w0, w0, #0x1
 14c:	str	w0, [sp, #52]
 150:	ldr	w0, [sp, #52]
 154:	sub	w0, w0, #0x1
 158:	str	w0, [sp, #52]
 15c:	ldr	w1, [sp, #52]
 160:	ldr	x0, [sp, #72]
 164:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 168:	ldr	w1, [sp, #52]
 16c:	ldr	x0, [sp, #72]
 170:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 174:	cmp	w0, #0xc
 178:	cset	w0, eq  // eq = none
 17c:	and	w0, w0, #0xff
 180:	cmp	w0, #0x0
 184:	b.eq	1dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1dc>  // b.none
 188:	ldrb	w0, [sp, #95]
 18c:	eor	w0, w0, #0x1
 190:	and	w0, w0, #0xff
 194:	cmp	w0, #0x0
 198:	b.ne	1bc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x1bc>  // b.any
 19c:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1a0:	add	x3, x0, #0x0
 1a4:	mov	w2, #0x6e6                 	// #1766
 1a8:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1ac:	add	x1, x0, #0x0
 1b0:	adrp	x0, 0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1b4:	add	x0, x0, #0x0
 1b8:	bl	0 <__assert_fail>
 1bc:	ldr	w1, [sp, #52]
 1c0:	ldr	x0, [sp, #56]
 1c4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1c8:	strb	w0, [sp, #95]
 1cc:	ldrb	w0, [sp, #95]
 1d0:	ldr	w1, [sp, #52]
 1d4:	add	w0, w1, w0
 1d8:	str	w0, [sp, #52]
 1dc:	ldr	w1, [sp, #52]
 1e0:	ldr	x0, [sp, #72]
 1e4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1e8:	mov	x20, x0
 1ec:	ldr	w1, [sp, #52]
 1f0:	ldr	x0, [sp, #72]
 1f4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 1f8:	ldr	w19, [x0]
 1fc:	ldr	w1, [sp, #52]
 200:	ldr	x0, [sp, #72]
 204:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 208:	ldr	x4, [sp, #32]
 20c:	ldr	x3, [sp, #40]
 210:	mov	w2, w0
 214:	mov	w1, w19
 218:	mov	x0, x20
 21c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 220:	ldr	w1, [sp, #52]
 224:	ldr	x0, [sp, #72]
 228:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 22c:	add	w0, w0, #0x1
 230:	mov	w2, w0
 234:	ldr	w1, [sp, #52]
 238:	ldr	x0, [sp, #72]
 23c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 240:	ldr	w1, [sp, #52]
 244:	ldr	x0, [sp, #72]
 248:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 24c:	and	w0, w0, #0xff
 250:	cmp	w0, #0x0
 254:	b.eq	268 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm+0x268>  // b.none
 258:	ldr	x2, [sp, #32]
 25c:	ldr	w1, [sp, #52]
 260:	ldr	x0, [sp, #56]
 264:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 268:	ldr	w0, [sp, #52]
 26c:	add	w0, w0, #0x1
 270:	mov	w1, w0
 274:	ldr	x0, [sp, #72]
 278:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator10insertNodeEjNS_15IntervalMapImpl7NodeRefEm>
 27c:	ldrb	w0, [sp, #95]
 280:	ldp	x19, x20, [sp, #16]
 284:	ldp	x29, x30, [sp], #96
 288:	ret

Disassembly of section .text._ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x2, [sp, #24]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, x2
  20:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt4pairImmEaSERKS0_:

0000000000000000 <_ZNSt4pairImmEaSERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC2ES1_j:

0000000000000000 <_ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC1ES1_j>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x0, [sp, #40]
  18:	str	xzr, [x0]
  1c:	ldr	w2, [sp, #28]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEEC1ES1_j>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #32]
  1c:	ldr	w0, [sp, #36]
  20:	cmp	w1, w0
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xf8                  	// #248
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w4, [sp, #28]
  4c:	ldr	w3, [sp, #32]
  50:	ldr	w2, [sp, #36]
  54:	ldr	x1, [sp, #40]
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE8moveLeftEjjj>
  60:	nop
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorIN4llvm13PatchLocationESaIS1_EE11_S_max_sizeERKS2_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm13PatchLocationESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #3
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm13PatchLocationEEC2ES2_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm13PatchLocationEEC1ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm13PatchLocationEES3_ET0_T_S6_S5_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm13PatchLocationEES3_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm13PatchLocationEES3_ET0_T_S6_S5_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_:

0000000000000000 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorISt4pairIN4llvm13PatchLocationElESaIS3_EE11_S_max_sizeERKS4_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt4pairIN4llvm13PatchLocationElESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #4
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEEC2ES4_:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEEC1ES4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES5_ET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES5_ET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES5_ET0_T_S8_S7_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  10:	movk	x0, #0x555, lsl #48
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_>
  20:	str	x0, [sp, #32]
  24:	add	x1, sp, #0x20
  28:	add	x0, sp, #0x28
  2c:	bl	0 <_ZNSt6vectorIN4llvm11CompileUnit9AccelInfoESaIS2_EE11_S_max_sizeERKS3_>
  30:	ldr	x0, [x0]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm11CompileUnit9AccelInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x1, [sp, #32]
  40:	mov	x0, x1
  44:	lsl	x0, x0, #1
  48:	add	x0, x0, x1
  4c:	lsl	x0, x0, #3
  50:	bl	0 <_Znwm>
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES4_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES4_ET0_T_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #24]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #24]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE10DeallocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEvRT0_PT_>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm8bit_castIPNS_11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataEPcvSt17integral_constantIbLb1EEvvEET_RKT0_:

0000000000000000 <_ZN4llvm8bit_castIPNS_11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE14RootBranchDataEPcvSt17integral_constantIbLb1EEvvEET_RKT0_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2IRS3_JRS5_RS6_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS3_JRS5_RS6_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x19, [sp, #56]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  28:	mov	x20, x0
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  34:	mov	x2, x0
  38:	mov	x1, x20
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  44:	ldr	x0, [sp, #56]
  48:	add	x19, x0, #0x10
  4c:	ldr	x0, [sp, #48]
  50:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  54:	mov	x1, x0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1IRS3_JRS5_RS6_EvEEOT_DpOT0_>
  60:	nop
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC1IRS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC1IRS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8max_sizeERKSB_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8max_sizeERKSB_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE8max_sizeERKSB_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEET_SC_:

0000000000000000 <_ZSt12__niter_baseIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEET_SC_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x20
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x20
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESB_SaISA_EET0_T_SE_SD_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x20
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS4_11CompileUnitEPNS4_11DeclContextENS4_13PatchLocationEEEESE_EET0_T_SH_SG_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEEC2ES2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEEC1ES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEEC1ES2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm2ERPN4llvm11DeclContextELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE7_M_headERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE7_M_headERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm3EJRN4llvm13PatchLocationEEE7_M_headERS3_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EEC2ES2_:

0000000000000000 <_ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EEC1ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERKS2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERKS2_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumEntriesEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE13getNumEntriesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	lsr	w0, w0, #1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj:

0000000000000000 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	w0, [sp, #36]
  18:	cmp	w0, #0x1
  1c:	b.ls	50 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x50>  // b.plast
  20:	mov	w0, #0x40                  	// #64
  24:	str	w0, [sp, #104]
  28:	ldr	w0, [sp, #36]
  2c:	sub	w0, w0, #0x1
  30:	mov	w0, w0
  34:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  38:	str	w0, [sp, #108]
  3c:	add	x1, sp, #0x6c
  40:	add	x0, sp, #0x68
  44:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  48:	ldr	w0, [x0]
  4c:	str	w0, [sp, #36]
  50:	ldr	x0, [sp, #40]
  54:	ldrb	w0, [x0, #8]
  58:	and	w0, w0, #0x1
  5c:	and	w0, w0, #0xff
  60:	cmp	w0, #0x0
  64:	b.eq	228 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x228>  // b.none
  68:	add	x0, sp, #0x48
  6c:	str	x0, [sp, #120]
  70:	ldr	x0, [sp, #120]
  74:	str	x0, [sp, #136]
  78:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  7c:	str	x0, [sp, #64]
  80:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  84:	str	x0, [sp, #56]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  90:	str	x0, [sp, #128]
  94:	ldr	x0, [sp, #128]
  98:	add	x0, x0, #0x10
  9c:	str	x0, [sp, #112]
  a0:	ldr	x1, [sp, #128]
  a4:	ldr	x0, [sp, #112]
  a8:	cmp	x1, x0
  ac:	b.eq	1d0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1d0>  // b.none
  b0:	ldr	x0, [sp, #128]
  b4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  b8:	mov	x2, x0
  bc:	add	x0, sp, #0x40
  c0:	mov	x1, x0
  c4:	mov	x0, x2
  c8:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  cc:	and	w0, w0, #0xff
  d0:	eor	w0, w0, #0x1
  d4:	and	w0, w0, #0xff
  d8:	cmp	w0, #0x0
  dc:	b.eq	118 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x118>  // b.none
  e0:	ldr	x0, [sp, #128]
  e4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  e8:	mov	x2, x0
  ec:	add	x0, sp, #0x38
  f0:	mov	x1, x0
  f4:	mov	x0, x2
  f8:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
  fc:	and	w0, w0, #0xff
 100:	eor	w0, w0, #0x1
 104:	and	w0, w0, #0xff
 108:	cmp	w0, #0x0
 10c:	b.eq	118 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x118>  // b.none
 110:	mov	w0, #0x1                   	// #1
 114:	b	11c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x11c>
 118:	mov	w0, #0x0                   	// #0
 11c:	cmp	w0, #0x0
 120:	b.eq	1b8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x1b8>  // b.none
 124:	ldr	x1, [sp, #136]
 128:	ldr	x0, [sp, #120]
 12c:	cmp	x1, x0
 130:	b.eq	154 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x154>  // b.none
 134:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 138:	add	x3, x0, #0x0
 13c:	mov	w2, #0x401                 	// #1025
 140:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 144:	add	x1, x0, #0x0
 148:	adrp	x0, 0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <__assert_fail>
 154:	ldr	x0, [sp, #128]
 158:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 15c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 160:	ldr	x19, [x0]
 164:	ldr	x0, [sp, #136]
 168:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 16c:	mov	x1, x0
 170:	mov	x0, #0x8                   	// #8
 174:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 178:	str	x19, [x0]
 17c:	ldr	x0, [sp, #128]
 180:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 184:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 188:	ldr	x19, [x0]
 18c:	ldr	x0, [sp, #136]
 190:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 194:	mov	x1, x0
 198:	mov	x0, #0x8                   	// #8
 19c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1a0:	str	x19, [x0]
 1a4:	ldr	x0, [sp, #136]
 1a8:	add	x0, x0, #0x10
 1ac:	str	x0, [sp, #136]
 1b0:	ldr	x0, [sp, #128]
 1b4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1b8:	ldr	x0, [sp, #128]
 1bc:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1c0:	ldr	x0, [sp, #128]
 1c4:	add	x0, x0, #0x10
 1c8:	str	x0, [sp, #128]
 1cc:	b	a0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0xa0>
 1d0:	ldr	w0, [sp, #36]
 1d4:	cmp	w0, #0x1
 1d8:	b.ls	214 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x214>  // b.plast
 1dc:	ldr	x0, [sp, #40]
 1e0:	ldrb	w1, [x0, #8]
 1e4:	and	w1, w1, #0xfffffffe
 1e8:	strb	w1, [x0, #8]
 1ec:	ldr	x0, [sp, #40]
 1f0:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 1f4:	mov	x1, x0
 1f8:	mov	x0, #0x10                  	// #16
 1fc:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 200:	mov	x19, x0
 204:	ldr	w1, [sp, #36]
 208:	ldr	x0, [sp, #40]
 20c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 210:	stp	x0, x1, [x19]
 214:	ldr	x0, [sp, #40]
 218:	ldr	x2, [sp, #136]
 21c:	ldr	x1, [sp, #120]
 220:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 224:	b	2d8 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x2d8>
 228:	ldr	x0, [sp, #40]
 22c:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 230:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 234:	ldp	x0, x1, [x0]
 238:	stp	x0, x1, [sp, #88]
 23c:	ldr	x0, [sp, #40]
 240:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 244:	ldr	w0, [sp, #36]
 248:	cmp	w0, #0x1
 24c:	b.hi	264 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x264>  // b.pmore
 250:	ldr	x0, [sp, #40]
 254:	ldrb	w1, [x0, #8]
 258:	orr	w1, w1, #0x1
 25c:	strb	w1, [x0, #8]
 260:	b	28c <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj+0x28c>
 264:	ldr	x0, [sp, #40]
 268:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 26c:	mov	x1, x0
 270:	mov	x0, #0x10                  	// #16
 274:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 278:	mov	x19, x0
 27c:	ldr	w1, [sp, #36]
 280:	ldr	x0, [sp, #40]
 284:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 288:	stp	x0, x1, [x19]
 28c:	ldr	x3, [sp, #40]
 290:	ldr	x4, [sp, #88]
 294:	ldr	x1, [sp, #88]
 298:	ldr	w0, [sp, #96]
 29c:	mov	w0, w0
 2a0:	lsl	x0, x0, #4
 2a4:	add	x0, x1, x0
 2a8:	mov	x2, x0
 2ac:	mov	x1, x4
 2b0:	mov	x0, x3
 2b4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 2b8:	ldr	x3, [sp, #88]
 2bc:	ldr	w0, [sp, #96]
 2c0:	mov	w0, w0
 2c4:	lsl	x0, x0, #4
 2c8:	mov	x2, #0x8                   	// #8
 2cc:	mov	x1, x0
 2d0:	mov	x0, x3
 2d4:	bl	0 <_ZN4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE4growEj>
 2d8:	ldr	x19, [sp, #16]
 2dc:	ldp	x29, x30, [sp], #144
 2e0:	ret

Disassembly of section .text._ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEE16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	add	x0, x0, #0xa
  14:	lsl	x0, x0, #3
  18:	ldr	x1, [sp, #8]
  1c:	add	x0, x1, x0
  20:	add	x0, x0, #0x8
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	ldr	w0, [sp, #36]
  18:	cmp	w0, #0xb
  1c:	b.ls	40 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x40>  // b.plast
  20:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x2d9                 	// #729
  2c:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	w0, [sp, #36]
  44:	cmp	w0, #0x0
  48:	b.eq	a4 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xa4>  // b.none
  4c:	ldr	w0, [sp, #36]
  50:	sub	w0, w0, #0x1
  54:	mov	w1, w0
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  60:	mov	x2, x0
  64:	add	x0, sp, #0x18
  68:	mov	x1, x0
  6c:	mov	x0, x2
  70:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.eq	84 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x84>  // b.none
  80:	b	a4 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xa4>
  84:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  88:	add	x3, x0, #0x0
  8c:	mov	w2, #0x2da                 	// #730
  90:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  94:	add	x1, x0, #0x0
  98:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  9c:	add	x0, x0, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldr	w1, [sp, #36]
  a8:	ldr	x0, [sp, #40]
  ac:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  b0:	mov	x2, x0
  b4:	add	x0, sp, #0x18
  b8:	mov	x1, x0
  bc:	mov	x0, x2
  c0:	bl	0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x0
  cc:	b.eq	e0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xe0>  // b.none
  d0:	ldr	w0, [sp, #36]
  d4:	add	w0, w0, #0x1
  d8:	str	w0, [sp, #36]
  dc:	b	a4 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xa4>
  e0:	ldr	w0, [sp, #36]
  e4:	cmp	w0, #0xb
  e8:	b.ls	10c <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x10c>  // b.plast
  ec:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  f0:	add	x3, x0, #0x0
  f4:	mov	w2, #0x2dd                 	// #733
  f8:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  fc:	add	x1, x0, #0x0
 100:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
 104:	add	x0, x0, #0x0
 108:	bl	0 <__assert_fail>
 10c:	ldr	w0, [sp, #36]
 110:	ldp	x29, x30, [sp], #48
 114:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm:

0000000000000000 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	ldr	w0, [sp, #36]
  18:	cmp	w0, #0x7
  1c:	b.ls	40 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x40>  // b.plast
  20:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x253                 	// #595
  2c:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	w0, [sp, #36]
  44:	cmp	w0, #0x0
  48:	b.eq	a4 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xa4>  // b.none
  4c:	ldr	w0, [sp, #36]
  50:	sub	w0, w0, #0x1
  54:	mov	w1, w0
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  60:	mov	x2, x0
  64:	add	x0, sp, #0x18
  68:	mov	x1, x0
  6c:	mov	x0, x2
  70:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.eq	84 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x84>  // b.none
  80:	b	a4 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xa4>
  84:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  88:	add	x3, x0, #0x0
  8c:	mov	w2, #0x254                 	// #596
  90:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  94:	add	x1, x0, #0x0
  98:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  9c:	add	x0, x0, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldr	w1, [sp, #36]
  a8:	ldr	x0, [sp, #40]
  ac:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  b0:	mov	x2, x0
  b4:	add	x0, sp, #0x18
  b8:	mov	x1, x0
  bc:	mov	x0, x2
  c0:	bl	0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x0
  cc:	b.eq	e0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xe0>  // b.none
  d0:	ldr	w0, [sp, #36]
  d4:	add	w0, w0, #0x1
  d8:	str	w0, [sp, #36]
  dc:	b	a4 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0xa4>
  e0:	ldr	w0, [sp, #36]
  e4:	cmp	w0, #0x7
  e8:	b.ls	10c <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm+0x10c>  // b.plast
  ec:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  f0:	add	x3, x0, #0x0
  f4:	mov	w2, #0x257                 	// #599
  f8:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
  fc:	add	x1, x0, #0x0
 100:	adrp	x0, 0 <_ZNK4llvm15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8safeFindEjm>
 104:	add	x0, x0, #0x0
 108:	bl	0 <__assert_fail>
 10c:	ldr	w0, [sp, #36]
 110:	ldp	x29, x30, [sp], #48
 114:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15IntervalMapImpl4Path5EntryEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	w0, [sp, #20]
  18:	add	w0, w0, #0x1
  1c:	ldr	w3, [sp, #16]
  20:	mov	w2, w0
  24:	ldr	w1, [sp, #20]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjj>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5emptyEv:

0000000000000000 <_ZNK4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #196]
  10:	cmp	w0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	w0, [sp, #20]
  18:	add	w0, w0, #0x1
  1c:	ldr	w3, [sp, #16]
  20:	mov	w2, w0
  24:	ldr	w1, [sp, #20]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjj>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	w3, [sp, #32]
  18:	str	w4, [sp, #20]
  1c:	ldr	w0, [sp, #20]
  20:	cmp	w0, #0x0
  24:	b.le	90 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji+0x90>
  28:	ldr	w0, [sp, #20]
  2c:	str	w0, [sp, #56]
  30:	add	x1, sp, #0x20
  34:	add	x0, sp, #0x38
  38:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  3c:	mov	x2, x0
  40:	ldr	w0, [sp, #36]
  44:	mov	w1, #0x8                   	// #8
  48:	sub	w0, w1, w0
  4c:	str	w0, [sp, #60]
  50:	add	x0, sp, #0x3c
  54:	mov	x1, x0
  58:	mov	x0, x2
  5c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  60:	ldr	w0, [x0]
  64:	str	w0, [sp, #72]
  68:	ldr	w0, [sp, #32]
  6c:	ldr	w1, [sp, #36]
  70:	ldr	w4, [sp, #72]
  74:	mov	w3, w1
  78:	ldr	x2, [sp, #40]
  7c:	mov	w1, w0
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  88:	ldr	w0, [sp, #72]
  8c:	b	fc <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji+0xfc>
  90:	ldr	w0, [sp, #20]
  94:	neg	w0, w0
  98:	str	w0, [sp, #64]
  9c:	add	x1, sp, #0x24
  a0:	add	x0, sp, #0x40
  a4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  a8:	mov	x2, x0
  ac:	ldr	w0, [sp, #32]
  b0:	mov	w1, #0x8                   	// #8
  b4:	sub	w0, w1, w0
  b8:	str	w0, [sp, #68]
  bc:	add	x0, sp, #0x44
  c0:	mov	x1, x0
  c4:	mov	x0, x2
  c8:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  cc:	ldr	w0, [x0]
  d0:	str	w0, [sp, #76]
  d4:	ldr	w0, [sp, #36]
  d8:	ldr	w1, [sp, #32]
  dc:	ldr	w4, [sp, #76]
  e0:	mov	w3, w1
  e4:	ldr	x2, [sp, #24]
  e8:	mov	w1, w0
  ec:	ldr	x0, [sp, #40]
  f0:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17adjustFromLeftSibEjRS4_ji>
  f4:	ldr	w0, [sp, #76]
  f8:	neg	w0, w0
  fc:	ldp	x29, x30, [sp], #80
 100:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	x3, [sp, #24]
  18:	str	x4, [sp, #16]
  1c:	ldr	w0, [sp, #32]
  20:	cmp	w0, #0xa
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x2ee                 	// #750
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w1, [sp, #36]
  4c:	ldr	w0, [sp, #32]
  50:	cmp	w1, w0
  54:	b.ls	78 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x78>  // b.plast
  58:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x2ef                 	// #751
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #40]
  7c:	ldr	w2, [sp, #32]
  80:	ldr	w1, [sp, #36]
  84:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  88:	ldr	w1, [sp, #36]
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  94:	mov	x1, x0
  98:	ldr	x0, [sp, #24]
  9c:	str	x0, [x1]
  a0:	ldr	w1, [sp, #36]
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj11ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  ac:	mov	x1, x0
  b0:	ldr	x0, [sp, #16]
  b4:	str	x0, [x1]
  b8:	nop
  bc:	ldp	x29, x30, [sp], #48
  c0:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	mov	w0, #0x1                   	// #1
  18:	str	w0, [sp, #96]
  1c:	str	wzr, [sp, #68]
  20:	add	x2, sp, #0x24
  24:	add	x1, sp, #0x44
  28:	add	x0, sp, #0x38
  2c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  30:	ldr	x0, [sp, #40]
  34:	ldr	w0, [x0, #196]
  38:	str	w0, [sp, #64]
  3c:	str	wzr, [sp, #108]
  40:	str	xzr, [sp, #48]
  44:	str	wzr, [sp, #104]
  48:	ldr	w0, [sp, #104]
  4c:	cmp	w0, #0x1
  50:	b.eq	f8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xf8>  // b.none
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  5c:	str	x0, [sp, #88]
  60:	ldr	x19, [sp, #88]
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  6c:	mov	x5, x0
  70:	ldr	w0, [sp, #104]
  74:	lsl	x0, x0, #2
  78:	add	x1, sp, #0x40
  7c:	ldr	w0, [x1, x0]
  80:	mov	w4, w0
  84:	mov	w3, #0x0                   	// #0
  88:	ldr	w2, [sp, #108]
  8c:	mov	x1, x5
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  98:	ldr	w0, [sp, #104]
  9c:	lsl	x0, x0, #2
  a0:	add	x1, sp, #0x40
  a4:	ldr	w1, [x1, x0]
  a8:	add	x0, sp, #0x50
  ac:	mov	w2, w1
  b0:	ldr	x1, [sp, #88]
  b4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
  b8:	ldr	w0, [sp, #104]
  bc:	lsl	x0, x0, #3
  c0:	add	x1, sp, #0x30
  c4:	ldr	x2, [sp, #80]
  c8:	str	x2, [x1, x0]
  cc:	ldr	w0, [sp, #104]
  d0:	lsl	x0, x0, #2
  d4:	add	x1, sp, #0x40
  d8:	ldr	w0, [x1, x0]
  dc:	ldr	w1, [sp, #108]
  e0:	add	w0, w1, w0
  e4:	str	w0, [sp, #108]
  e8:	ldr	w0, [sp, #104]
  ec:	add	w0, w0, #0x1
  f0:	str	w0, [sp, #104]
  f4:	b	48 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x48>
  f8:	str	wzr, [sp, #100]
  fc:	ldr	w0, [sp, #100]
 100:	cmp	w0, #0x1
 104:	b.eq	198 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0x198>  // b.none
 108:	add	x1, sp, #0x30
 10c:	ldr	w0, [sp, #100]
 110:	lsl	x0, x0, #3
 114:	add	x0, x1, x0
 118:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 11c:	mov	x2, x0
 120:	ldr	w0, [sp, #100]
 124:	lsl	x0, x0, #2
 128:	add	x1, sp, #0x40
 12c:	ldr	w0, [x1, x0]
 130:	sub	w0, w0, #0x1
 134:	mov	w1, w0
 138:	mov	x0, x2
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 140:	mov	x19, x0
 144:	ldr	x0, [sp, #40]
 148:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 14c:	ldr	w1, [sp, #100]
 150:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 154:	mov	x1, x0
 158:	ldr	x0, [x19]
 15c:	str	x0, [x1]
 160:	ldr	x0, [sp, #40]
 164:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 168:	ldr	w1, [sp, #100]
 16c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj>
 170:	mov	x2, x0
 174:	ldr	w0, [sp, #100]
 178:	lsl	x0, x0, #3
 17c:	add	x1, sp, #0x30
 180:	ldr	x0, [x1, x0]
 184:	str	x0, [x2]
 188:	ldr	w0, [sp, #100]
 18c:	add	w0, w0, #0x1
 190:	str	w0, [sp, #100]
 194:	b	fc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE9splitRootEj+0xfc>
 198:	ldr	x0, [sp, #40]
 19c:	mov	w1, #0x1                   	// #1
 1a0:	str	w1, [x0, #196]
 1a4:	ldr	x0, [sp, #40]
 1a8:	ldr	w0, [x0, #192]
 1ac:	add	w1, w0, #0x1
 1b0:	ldr	x0, [sp, #40]
 1b4:	str	w1, [x0, #192]
 1b8:	ldr	x0, [sp, #56]
 1bc:	ldr	x19, [sp, #16]
 1c0:	ldp	x29, x30, [sp], #112
 1c4:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	str	x0, [sp, #160]
  20:	str	wzr, [sp, #188]
  24:	str	wzr, [sp, #184]
  28:	ldr	w1, [sp, #36]
  2c:	ldr	x0, [sp, #160]
  30:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  34:	ldr	w0, [x0]
  38:	str	w0, [sp, #180]
  3c:	ldr	w1, [sp, #36]
  40:	ldr	x0, [sp, #160]
  44:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path14getLeftSiblingEj>
  48:	str	x0, [sp, #88]
  4c:	add	x0, sp, #0x58
  50:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.eq	c4 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0xc4>  // b.none
  60:	add	x0, sp, #0x58
  64:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  68:	mov	w2, w0
  6c:	ldr	w0, [sp, #188]
  70:	lsl	x0, x0, #2
  74:	add	x1, sp, #0x80
  78:	str	w2, [x1, x0]
  7c:	ldr	w0, [sp, #188]
  80:	lsl	x0, x0, #2
  84:	add	x1, sp, #0x80
  88:	ldr	w0, [x1, x0]
  8c:	str	w0, [sp, #184]
  90:	ldr	w0, [sp, #184]
  94:	ldr	w1, [sp, #180]
  98:	add	w0, w1, w0
  9c:	str	w0, [sp, #180]
  a0:	ldr	w19, [sp, #188]
  a4:	add	w0, w19, #0x1
  a8:	str	w0, [sp, #188]
  ac:	add	x0, sp, #0x58
  b0:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  b4:	mov	x2, x0
  b8:	add	x0, sp, #0x60
  bc:	mov	w1, w19
  c0:	str	x2, [x0, x1, lsl #3]
  c4:	ldr	w1, [sp, #36]
  c8:	ldr	x0, [sp, #160]
  cc:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
  d0:	mov	w2, w0
  d4:	ldr	w0, [sp, #188]
  d8:	lsl	x0, x0, #2
  dc:	add	x1, sp, #0x80
  e0:	str	w2, [x1, x0]
  e4:	ldr	w0, [sp, #188]
  e8:	lsl	x0, x0, #2
  ec:	add	x1, sp, #0x80
  f0:	ldr	w0, [x1, x0]
  f4:	ldr	w1, [sp, #184]
  f8:	add	w0, w1, w0
  fc:	str	w0, [sp, #184]
 100:	ldr	w19, [sp, #188]
 104:	add	w0, w19, #0x1
 108:	str	w0, [sp, #188]
 10c:	ldr	w1, [sp, #36]
 110:	ldr	x0, [sp, #160]
 114:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 118:	mov	x2, x0
 11c:	add	x0, sp, #0x60
 120:	mov	w1, w19
 124:	str	x2, [x0, x1, lsl #3]
 128:	ldr	w1, [sp, #36]
 12c:	ldr	x0, [sp, #160]
 130:	bl	0 <_ZNK4llvm15IntervalMapImpl4Path15getRightSiblingEj>
 134:	str	x0, [sp, #80]
 138:	add	x0, sp, #0x50
 13c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 140:	and	w0, w0, #0xff
 144:	cmp	w0, #0x0
 148:	b.eq	1a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1a8>  // b.none
 14c:	add	x0, sp, #0x50
 150:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 154:	mov	w2, w0
 158:	ldr	w0, [sp, #188]
 15c:	lsl	x0, x0, #2
 160:	add	x1, sp, #0x80
 164:	str	w2, [x1, x0]
 168:	ldr	w0, [sp, #188]
 16c:	lsl	x0, x0, #2
 170:	add	x1, sp, #0x80
 174:	ldr	w0, [x1, x0]
 178:	ldr	w1, [sp, #184]
 17c:	add	w0, w1, w0
 180:	str	w0, [sp, #184]
 184:	ldr	w19, [sp, #188]
 188:	add	w0, w19, #0x1
 18c:	str	w0, [sp, #188]
 190:	add	x0, sp, #0x50
 194:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 198:	mov	x2, x0
 19c:	add	x0, sp, #0x60
 1a0:	mov	w1, w19
 1a4:	str	x2, [x0, x1, lsl #3]
 1a8:	str	wzr, [sp, #176]
 1ac:	ldr	w0, [sp, #184]
 1b0:	add	w2, w0, #0x1
 1b4:	ldr	w1, [sp, #188]
 1b8:	mov	w0, w1
 1bc:	lsl	w0, w0, #1
 1c0:	add	w0, w0, w1
 1c4:	lsl	w0, w0, #2
 1c8:	cmp	w2, w0
 1cc:	b.ls	260 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x260>  // b.plast
 1d0:	ldr	w0, [sp, #188]
 1d4:	cmp	w0, #0x1
 1d8:	b.eq	1e8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1e8>  // b.none
 1dc:	ldr	w0, [sp, #188]
 1e0:	sub	w0, w0, #0x1
 1e4:	b	1ec <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x1ec>
 1e8:	mov	w0, #0x1                   	// #1
 1ec:	str	w0, [sp, #176]
 1f0:	ldr	w0, [sp, #176]
 1f4:	lsl	x0, x0, #2
 1f8:	add	x1, sp, #0x80
 1fc:	ldr	w2, [x1, x0]
 200:	ldr	w0, [sp, #188]
 204:	lsl	x0, x0, #2
 208:	add	x1, sp, #0x80
 20c:	str	w2, [x1, x0]
 210:	add	x0, sp, #0x60
 214:	ldr	w1, [sp, #176]
 218:	ldr	x2, [x0, x1, lsl #3]
 21c:	add	x0, sp, #0x60
 220:	ldr	w1, [sp, #188]
 224:	str	x2, [x0, x1, lsl #3]
 228:	ldr	w0, [sp, #176]
 22c:	lsl	x0, x0, #2
 230:	add	x1, sp, #0x80
 234:	str	wzr, [x1, x0]
 238:	ldr	x0, [sp, #40]
 23c:	ldr	x0, [x0]
 240:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 244:	mov	x2, x0
 248:	add	x0, sp, #0x60
 24c:	ldr	w1, [sp, #176]
 250:	str	x2, [x0, x1, lsl #3]
 254:	ldr	w0, [sp, #188]
 258:	add	w0, w0, #0x1
 25c:	str	w0, [sp, #188]
 260:	add	x1, sp, #0x40
 264:	add	x0, sp, #0x80
 268:	mov	w6, #0x1                   	// #1
 26c:	ldr	w5, [sp, #180]
 270:	mov	x4, x1
 274:	mov	x3, x0
 278:	mov	w2, #0xc                   	// #12
 27c:	ldr	w1, [sp, #184]
 280:	ldr	w0, [sp, #188]
 284:	bl	0 <_ZN4llvm15IntervalMapImpl10distributeEjjjPKjPjjb>
 288:	str	x0, [sp, #56]
 28c:	add	x2, sp, #0x40
 290:	add	x1, sp, #0x80
 294:	add	x0, sp, #0x60
 298:	mov	x3, x2
 29c:	mov	x2, x1
 2a0:	ldr	w1, [sp, #188]
 2a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2a8:	add	x0, sp, #0x58
 2ac:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2b0:	and	w0, w0, #0xff
 2b4:	cmp	w0, #0x0
 2b8:	b.eq	2c8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2c8>  // b.none
 2bc:	ldr	w1, [sp, #36]
 2c0:	ldr	x0, [sp, #160]
 2c4:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 2c8:	strb	wzr, [sp, #175]
 2cc:	str	wzr, [sp, #168]
 2d0:	add	x0, sp, #0x60
 2d4:	ldr	w1, [sp, #168]
 2d8:	ldr	x2, [x0, x1, lsl #3]
 2dc:	ldr	w0, [sp, #168]
 2e0:	lsl	x0, x0, #2
 2e4:	add	x1, sp, #0x40
 2e8:	ldr	w0, [x1, x0]
 2ec:	sub	w0, w0, #0x1
 2f0:	mov	w1, w0
 2f4:	mov	x0, x2
 2f8:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 2fc:	ldr	x0, [x0]
 300:	str	x0, [sp, #152]
 304:	ldr	w0, [sp, #176]
 308:	cmp	w0, #0x0
 30c:	b.eq	378 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x378>  // b.none
 310:	ldr	w1, [sp, #168]
 314:	ldr	w0, [sp, #176]
 318:	cmp	w1, w0
 31c:	b.ne	378 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x378>  // b.any
 320:	add	x0, sp, #0x60
 324:	ldr	w1, [sp, #168]
 328:	ldr	x3, [x0, x1, lsl #3]
 32c:	ldr	w0, [sp, #168]
 330:	lsl	x0, x0, #2
 334:	add	x1, sp, #0x40
 338:	ldr	w1, [x1, x0]
 33c:	add	x0, sp, #0x90
 340:	mov	w2, w1
 344:	mov	x1, x3
 348:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 34c:	ldr	x3, [sp, #152]
 350:	ldr	x2, [sp, #144]
 354:	ldr	w1, [sp, #36]
 358:	ldr	x0, [sp, #40]
 35c:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 360:	strb	w0, [sp, #175]
 364:	ldrb	w0, [sp, #175]
 368:	ldr	w1, [sp, #36]
 36c:	add	w0, w1, w0
 370:	str	w0, [sp, #36]
 374:	b	3a8 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3a8>
 378:	ldr	w0, [sp, #168]
 37c:	lsl	x0, x0, #2
 380:	add	x1, sp, #0x40
 384:	ldr	w0, [x1, x0]
 388:	mov	w2, w0
 38c:	ldr	w1, [sp, #36]
 390:	ldr	x0, [sp, #160]
 394:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 398:	ldr	x2, [sp, #152]
 39c:	ldr	w1, [sp, #36]
 3a0:	ldr	x0, [sp, #40]
 3a4:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 3a8:	ldr	w0, [sp, #168]
 3ac:	add	w0, w0, #0x1
 3b0:	ldr	w1, [sp, #188]
 3b4:	cmp	w1, w0
 3b8:	b.ne	3c0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3c0>  // b.any
 3bc:	b	3dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3dc>
 3c0:	ldr	w1, [sp, #36]
 3c4:	ldr	x0, [sp, #160]
 3c8:	bl	0 <_ZN4llvm15IntervalMapImpl4Path9moveRightEj>
 3cc:	ldr	w0, [sp, #168]
 3d0:	add	w0, w0, #0x1
 3d4:	str	w0, [sp, #168]
 3d8:	b	2d0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x2d0>
 3dc:	ldr	w0, [sp, #56]
 3e0:	ldr	w1, [sp, #168]
 3e4:	cmp	w1, w0
 3e8:	b.eq	408 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x408>  // b.none
 3ec:	ldr	w1, [sp, #36]
 3f0:	ldr	x0, [sp, #160]
 3f4:	bl	0 <_ZN4llvm15IntervalMapImpl4Path8moveLeftEj>
 3f8:	ldr	w0, [sp, #168]
 3fc:	sub	w0, w0, #0x1
 400:	str	w0, [sp, #168]
 404:	b	3dc <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj+0x3dc>
 408:	ldr	w1, [sp, #36]
 40c:	ldr	x0, [sp, #160]
 410:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE8iterator8overflowINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEbj>
 414:	mov	x1, x0
 418:	ldr	w0, [sp, #60]
 41c:	str	w0, [x1]
 420:	ldrb	w0, [sp, #175]
 424:	ldr	x19, [sp, #16]
 428:	ldp	x29, x30, [sp], #192
 42c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	x3, [sp, #24]
  18:	str	x4, [sp, #16]
  1c:	ldr	w0, [sp, #32]
  20:	cmp	w0, #0xb
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x2ee                 	// #750
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w1, [sp, #36]
  4c:	ldr	w0, [sp, #32]
  50:	cmp	w1, w0
  54:	b.ls	78 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm+0x78>  // b.plast
  58:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x2ef                 	// #751
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #40]
  7c:	ldr	w2, [sp, #32]
  80:	ldr	w1, [sp, #36]
  84:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  88:	ldr	w1, [sp, #36]
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  94:	mov	x1, x0
  98:	ldr	x0, [sp, #24]
  9c:	str	x0, [x1]
  a0:	ldr	w1, [sp, #36]
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE6insertEjjNS0_7NodeRefEm>
  ac:	mov	x1, x0
  b0:	ldr	x0, [sp, #16]
  b4:	str	x0, [x1]
  b8:	nop
  bc:	ldp	x29, x30, [sp], #48
  c0:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.eq	2c <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  28:	b	3c <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x3c>
  2c:	mov	x2, #0x40                  	// #64
  30:	mov	x1, #0xc0                  	// #192
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl8LeafNodeImlLj8ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0x0                   	// #0
  1c:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  20:	mov	x2, x0
  24:	ldr	w0, [sp, #28]
  28:	mov	x1, x0
  2c:	mov	x0, x2
  30:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj6EjNS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsENS_18PointerIntPairInfoIS1_Lj6ES4_EEE16setPointerAndIntES1_j>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #40]
  3c:	str	x1, [x0]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE8max_sizeERKS2_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm13PatchLocationEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm13PatchLocationEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x8
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x8
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPN4llvm13PatchLocationES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x8
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm13PatchLocationEES5_EET0_T_S8_S7_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8max_sizeERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8max_sizeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE8max_sizeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt4pairIN4llvm13PatchLocationElEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPSt4pairIN4llvm13PatchLocationElEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x10
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x10
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPSt4pairIN4llvm13PatchLocationElES4_SaIS3_EET0_T_S7_S6_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEES7_EET0_T_SA_S9_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8max_sizeERKS3_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8max_sizeERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE8max_sizeERKS3_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x5555555555555555    	// #6148914691236517205
   c:	movk	x0, #0x555, lsl #48
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm11CompileUnit9AccelInfoEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm11CompileUnit9AccelInfoEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x18
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x18
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPN4llvm11CompileUnit9AccelInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x18
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEES6_EET0_T_S9_S8_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE4pushEPNS1_8FreeNodeE:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE4pushEPNS1_8FreeNodeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	ldr	x1, [sp]
  24:	str	x1, [x0]
  28:	nop
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2IRS2_JRS3_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS3_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS3_EvEEOT_DpOT0_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS3_EvEEOT_DpOT0_>
  30:	ldr	x0, [sp, #56]
  34:	add	x19, x0, #0x8
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS3_EvEEOT_DpOT0_>
  40:	mov	x1, x0
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1IRS2_JRS3_EvEEOT_DpOT0_>
  4c:	nop
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt11__addressofISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEPT_RSB_:

0000000000000000 <_ZSt11__addressofISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEPT_RSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEESA_SaISA_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEbRKSt13move_iteratorIT_ESG_:

0000000000000000 <_ZStneIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEbRKSt13move_iteratorIT_ESG_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEbRKSt13move_iteratorIT_ESG_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt5tupleIJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt10_ConstructISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEJSA_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEJSA_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEJSA_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x20                  	// #32
  2c:	bl	0 <_ZSt10_ConstructISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEJSA_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEJSA_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm3ERN4llvm13PatchLocationELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERKS2_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.cs	2c <_ZSt3maxIjERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxIjERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  24:	str	x0, [sp, #80]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  2c:	str	x0, [sp, #72]
  30:	ldr	x0, [sp, #48]
  34:	str	x0, [sp, #104]
  38:	ldr	x0, [sp, #40]
  3c:	str	x0, [sp, #96]
  40:	ldr	x1, [sp, #104]
  44:	ldr	x0, [sp, #96]
  48:	cmp	x1, x0
  4c:	b.eq	18c <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x18c>  // b.none
  50:	ldr	x0, [sp, #104]
  54:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  58:	mov	x2, x0
  5c:	add	x0, sp, #0x50
  60:	mov	x1, x0
  64:	mov	x0, x2
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  6c:	and	w0, w0, #0xff
  70:	eor	w0, w0, #0x1
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xb8>  // b.none
  80:	ldr	x0, [sp, #104]
  84:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  88:	mov	x2, x0
  8c:	add	x0, sp, #0x48
  90:	mov	x1, x0
  94:	mov	x0, x2
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  9c:	and	w0, w0, #0xff
  a0:	eor	w0, w0, #0x1
  a4:	and	w0, w0, #0xff
  a8:	cmp	w0, #0x0
  ac:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xb8>  // b.none
  b0:	mov	w0, #0x1                   	// #1
  b4:	b	bc <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0xbc>
  b8:	mov	w0, #0x0                   	// #0
  bc:	cmp	w0, #0x0
  c0:	b.eq	174 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x174>  // b.none
  c4:	ldr	x0, [sp, #104]
  c8:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  cc:	mov	x1, x0
  d0:	add	x0, sp, #0x40
  d4:	mov	x2, x0
  d8:	ldr	x0, [sp, #56]
  dc:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  e0:	strb	w0, [sp, #95]
  e4:	ldrb	w0, [sp, #95]
  e8:	eor	w0, w0, #0x1
  ec:	and	w0, w0, #0xff
  f0:	cmp	w0, #0x0
  f4:	b.ne	118 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x118>  // b.any
  f8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
  fc:	add	x3, x0, #0x0
 100:	mov	w2, #0x17a                 	// #378
 104:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 108:	add	x1, x0, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldr	x0, [sp, #104]
 11c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 120:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 124:	mov	x19, x0
 128:	ldr	x0, [sp, #64]
 12c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 130:	mov	x1, x0
 134:	ldr	x0, [x19]
 138:	str	x0, [x1]
 13c:	ldr	x0, [sp, #104]
 140:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 144:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 148:	ldr	x19, [x0]
 14c:	ldr	x0, [sp, #64]
 150:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 154:	mov	x1, x0
 158:	mov	x0, #0x8                   	// #8
 15c:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 160:	str	x19, [x0]
 164:	ldr	x0, [sp, #56]
 168:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 16c:	ldr	x0, [sp, #104]
 170:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 174:	ldr	x0, [sp, #104]
 178:	bl	0 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_>
 17c:	ldr	x0, [sp, #104]
 180:	add	x0, x0, #0x10
 184:	str	x0, [sp, #104]
 188:	b	40 <_ZN4llvm12DenseMapBaseINS_13SmallDenseMapImmLj1ENS_12DenseMapInfoImEENS_6detail12DenseMapPairImmEEEEmmS3_S6_E18moveFromOldBucketsEPS6_S9_+0x40>
 18c:	nop
 190:	ldr	x19, [sp, #16]
 194:	ldp	x29, x30, [sp], #112
 198:	ret

Disassembly of section .text._ZSt4moveIRN4llvm13SmallDenseMapImmLj1ENS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEEE8LargeRepEEONSt16remove_referenceIT_E4typeEOSB_:

0000000000000000 <_ZSt4moveIRN4llvm13SmallDenseMapImmLj1ENS0_12DenseMapInfoImEENS0_6detail12DenseMapPairImmEEE8LargeRepEEONSt16remove_referenceIT_E4typeEOSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj:

0000000000000000 <_ZNK4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE4stopEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	add	x0, x0, #0xc
  14:	lsl	x0, x0, #3
  18:	ldr	x1, [sp, #8]
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #28]
  1c:	ldr	w0, [sp, #32]
  20:	sub	w0, w1, w0
  24:	mov	w3, w0
  28:	ldr	w2, [sp, #36]
  2c:	ldr	w1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5eraseEjjj>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #28]
  1c:	ldr	w0, [sp, #32]
  20:	sub	w0, w1, w0
  24:	mov	w3, w0
  28:	ldr	w2, [sp, #36]
  2c:	ldr	w1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5eraseEjjj>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	w3, [sp, #32]
  18:	str	w4, [sp, #20]
  1c:	ldr	w3, [sp, #32]
  20:	ldr	w2, [sp, #20]
  24:	mov	w1, #0x0                   	// #0
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  30:	ldr	w1, [sp, #36]
  34:	ldr	w0, [sp, #20]
  38:	sub	w0, w1, w0
  3c:	ldr	w4, [sp, #20]
  40:	mov	w3, #0x0                   	// #0
  44:	mov	w2, w0
  48:	ldr	x1, [sp, #40]
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE18transferToRightSibEjRS4_jj>
  54:	nop
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	w3, [sp, #32]
  18:	str	w4, [sp, #20]
  1c:	ldr	w4, [sp, #20]
  20:	ldr	w3, [sp, #32]
  24:	mov	w2, #0x0                   	// #0
  28:	ldr	x1, [sp, #40]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  34:	ldr	w3, [sp, #36]
  38:	ldr	w2, [sp, #20]
  3c:	mov	w1, #0x0                   	// #0
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseISt4pairImmElLj8EE17transferToLeftSibEjRS4_jj>
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5shiftEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5shiftEjj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	w0, [sp, #20]
  18:	add	w2, w0, #0x1
  1c:	ldr	w1, [sp, #16]
  20:	ldr	w0, [sp, #20]
  24:	sub	w0, w1, w0
  28:	mov	w3, w0
  2c:	ldr	w1, [sp, #20]
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE5shiftEjj>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	stp	xzr, xzr, [x0]
  10:	stp	xzr, xzr, [x0, #16]
  14:	stp	xzr, xzr, [x0, #32]
  18:	stp	xzr, xzr, [x0, #48]
  1c:	stp	xzr, xzr, [x0, #64]
  20:	stp	xzr, xzr, [x0, #80]
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEC2Ev:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v:

0000000000000000 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0, #200]
  18:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v>
  1c:	mov	x1, x0
  20:	mov	x0, #0xc0                  	// #192
  24:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v>
  28:	mov	x19, x0
  2c:	stp	xzr, xzr, [x19]
  30:	stp	xzr, xzr, [x19, #16]
  34:	stp	xzr, xzr, [x19, #32]
  38:	stp	xzr, xzr, [x19, #48]
  3c:	stp	xzr, xzr, [x19, #64]
  40:	stp	xzr, xzr, [x19, #80]
  44:	stp	xzr, xzr, [x19, #96]
  48:	stp	xzr, xzr, [x19, #112]
  4c:	stp	xzr, xzr, [x19, #128]
  50:	stp	xzr, xzr, [x19, #144]
  54:	stp	xzr, xzr, [x19, #160]
  58:	stp	xzr, xzr, [x19, #176]
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm11IntervalMapImlLj8ENS_23IntervalMapHalfOpenInfoImEEE7newNodeINS_15IntervalMapImpl10BranchNodeImlLj12ES2_EEEEPT_v>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	str	w3, [sp, #24]
  18:	str	w4, [sp, #20]
  1c:	ldr	w1, [sp, #28]
  20:	ldr	w0, [sp, #20]
  24:	add	w0, w1, w0
  28:	cmp	w0, #0xb
  2c:	b.ls	50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x50>  // b.plast
  30:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  34:	add	x3, x0, #0x0
  38:	mov	w2, #0xeb                  	// #235
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  40:	add	x1, x0, #0x0
  44:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	w1, [sp, #24]
  54:	ldr	w0, [sp, #20]
  58:	add	w0, w1, w0
  5c:	cmp	w0, #0xc
  60:	b.ls	84 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x84>  // b.plast
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  68:	add	x3, x0, #0x0
  6c:	mov	w2, #0xec                  	// #236
  70:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  74:	add	x1, x0, #0x0
  78:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  7c:	add	x0, x0, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldr	w1, [sp, #28]
  88:	ldr	w0, [sp, #20]
  8c:	add	w0, w1, w0
  90:	str	w0, [sp, #60]
  94:	ldr	w1, [sp, #28]
  98:	ldr	w0, [sp, #60]
  9c:	cmp	w1, w0
  a0:	b.eq	100 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x100>  // b.none
  a4:	ldr	x0, [sp, #40]
  a8:	ldr	w1, [sp, #24]
  ac:	ldr	x2, [sp, #32]
  b0:	ldr	w3, [sp, #28]
  b4:	ldr	x2, [x2, x3, lsl #3]
  b8:	str	x2, [x0, x1, lsl #3]
  bc:	ldr	x1, [sp, #32]
  c0:	ldr	w0, [sp, #28]
  c4:	add	x0, x0, #0xa
  c8:	lsl	x0, x0, #3
  cc:	add	x0, x1, x0
  d0:	ldr	x2, [x0, #8]
  d4:	ldr	x0, [sp, #40]
  d8:	ldr	w1, [sp, #24]
  dc:	add	x1, x1, #0xc
  e0:	str	x2, [x0, x1, lsl #3]
  e4:	ldr	w0, [sp, #28]
  e8:	add	w0, w0, #0x1
  ec:	str	w0, [sp, #28]
  f0:	ldr	w0, [sp, #24]
  f4:	add	w0, w0, #0x1
  f8:	str	w0, [sp, #24]
  fc:	b	94 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x94>
 100:	nop
 104:	ldp	x29, x30, [sp], #64
 108:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl7NodeRefC2INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j:

0000000000000000 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x3, [sp, #40]
  18:	ldr	w0, [sp, #28]
  1c:	sub	w0, w0, #0x1
  20:	mov	w2, w0
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x3
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  30:	ldr	w0, [sp, #28]
  34:	cmp	w0, #0xc
  38:	b.ls	5c <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j+0x5c>  // b.plast
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  40:	add	x3, x0, #0x0
  44:	mov	w2, #0x1fc                 	// #508
  48:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  4c:	add	x1, x0, #0x0
  50:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl7NodeRefC1INS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_j>
  54:	add	x0, x0, #0x0
  58:	bl	0 <__assert_fail>
  5c:	nop
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj:

0000000000000000 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	w0, [sp, #36]
  1c:	sub	w0, w0, #0x1
  20:	str	w0, [sp, #76]
  24:	ldr	w0, [sp, #76]
  28:	cmp	w0, #0x0
  2c:	b.eq	1d0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1d0>  // b.none
  30:	ldrsw	x0, [sp, #76]
  34:	lsl	x0, x0, #2
  38:	ldr	x1, [sp, #24]
  3c:	add	x0, x1, x0
  40:	ldr	w1, [x0]
  44:	ldrsw	x0, [sp, #76]
  48:	lsl	x0, x0, #2
  4c:	ldr	x2, [sp, #16]
  50:	add	x0, x2, x0
  54:	ldr	w0, [x0]
  58:	cmp	w1, w0
  5c:	b.eq	1b4 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1b4>  // b.none
  60:	ldr	w0, [sp, #76]
  64:	sub	w0, w0, #0x1
  68:	str	w0, [sp, #72]
  6c:	ldr	w0, [sp, #72]
  70:	cmn	w0, #0x1
  74:	b.eq	1c0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1c0>  // b.none
  78:	ldrsw	x0, [sp, #76]
  7c:	lsl	x0, x0, #3
  80:	ldr	x1, [sp, #40]
  84:	add	x0, x1, x0
  88:	ldr	x0, [x0]
  8c:	mov	x6, x0
  90:	ldrsw	x0, [sp, #76]
  94:	lsl	x0, x0, #2
  98:	ldr	x1, [sp, #24]
  9c:	add	x0, x1, x0
  a0:	ldr	w5, [x0]
  a4:	ldrsw	x0, [sp, #72]
  a8:	lsl	x0, x0, #3
  ac:	ldr	x1, [sp, #40]
  b0:	add	x0, x1, x0
  b4:	ldr	x0, [x0]
  b8:	mov	x7, x0
  bc:	ldrsw	x0, [sp, #72]
  c0:	lsl	x0, x0, #2
  c4:	ldr	x1, [sp, #24]
  c8:	add	x0, x1, x0
  cc:	ldr	w3, [x0]
  d0:	ldrsw	x0, [sp, #76]
  d4:	lsl	x0, x0, #2
  d8:	ldr	x1, [sp, #16]
  dc:	add	x0, x1, x0
  e0:	ldr	w1, [x0]
  e4:	ldrsw	x0, [sp, #76]
  e8:	lsl	x0, x0, #2
  ec:	ldr	x2, [sp, #24]
  f0:	add	x0, x2, x0
  f4:	ldr	w0, [x0]
  f8:	sub	w0, w1, w0
  fc:	mov	w4, w0
 100:	mov	x2, x7
 104:	mov	w1, w5
 108:	mov	x0, x6
 10c:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 110:	str	w0, [sp, #56]
 114:	ldrsw	x0, [sp, #72]
 118:	lsl	x0, x0, #2
 11c:	ldr	x1, [sp, #24]
 120:	add	x0, x1, x0
 124:	ldr	w2, [x0]
 128:	ldr	w1, [sp, #56]
 12c:	ldrsw	x0, [sp, #72]
 130:	lsl	x0, x0, #2
 134:	ldr	x3, [sp, #24]
 138:	add	x0, x3, x0
 13c:	sub	w1, w2, w1
 140:	str	w1, [x0]
 144:	ldrsw	x0, [sp, #76]
 148:	lsl	x0, x0, #2
 14c:	ldr	x1, [sp, #24]
 150:	add	x0, x1, x0
 154:	ldr	w2, [x0]
 158:	ldr	w1, [sp, #56]
 15c:	ldrsw	x0, [sp, #76]
 160:	lsl	x0, x0, #2
 164:	ldr	x3, [sp, #24]
 168:	add	x0, x3, x0
 16c:	add	w1, w2, w1
 170:	str	w1, [x0]
 174:	ldrsw	x0, [sp, #76]
 178:	lsl	x0, x0, #2
 17c:	ldr	x1, [sp, #24]
 180:	add	x0, x1, x0
 184:	ldr	w1, [x0]
 188:	ldrsw	x0, [sp, #76]
 18c:	lsl	x0, x0, #2
 190:	ldr	x2, [sp, #16]
 194:	add	x0, x2, x0
 198:	ldr	w0, [x0]
 19c:	cmp	w1, w0
 1a0:	b.cs	1bc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1bc>  // b.hs, b.nlast
 1a4:	ldr	w0, [sp, #72]
 1a8:	sub	w0, w0, #0x1
 1ac:	str	w0, [sp, #72]
 1b0:	b	6c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x6c>
 1b4:	nop
 1b8:	b	1c0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1c0>
 1bc:	nop
 1c0:	ldr	w0, [sp, #76]
 1c4:	sub	w0, w0, #0x1
 1c8:	str	w0, [sp, #76]
 1cc:	b	24 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x24>
 1d0:	ldr	w0, [sp, #36]
 1d4:	cmp	w0, #0x0
 1d8:	b.eq	40c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x40c>  // b.none
 1dc:	str	wzr, [sp, #68]
 1e0:	ldr	w0, [sp, #36]
 1e4:	sub	w0, w0, #0x1
 1e8:	ldr	w1, [sp, #68]
 1ec:	cmp	w1, w0
 1f0:	b.eq	398 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x398>  // b.none
 1f4:	ldr	w0, [sp, #68]
 1f8:	lsl	x0, x0, #2
 1fc:	ldr	x1, [sp, #24]
 200:	add	x0, x1, x0
 204:	ldr	w1, [x0]
 208:	ldr	w0, [sp, #68]
 20c:	lsl	x0, x0, #2
 210:	ldr	x2, [sp, #16]
 214:	add	x0, x2, x0
 218:	ldr	w0, [x0]
 21c:	cmp	w1, w0
 220:	b.eq	37c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x37c>  // b.none
 224:	ldr	w0, [sp, #68]
 228:	add	w0, w0, #0x1
 22c:	str	w0, [sp, #64]
 230:	ldr	w1, [sp, #64]
 234:	ldr	w0, [sp, #36]
 238:	cmp	w1, w0
 23c:	b.eq	388 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x388>  // b.none
 240:	ldr	w0, [sp, #64]
 244:	lsl	x0, x0, #3
 248:	ldr	x1, [sp, #40]
 24c:	add	x0, x1, x0
 250:	ldr	x0, [x0]
 254:	mov	x6, x0
 258:	ldr	w0, [sp, #64]
 25c:	lsl	x0, x0, #2
 260:	ldr	x1, [sp, #24]
 264:	add	x0, x1, x0
 268:	ldr	w5, [x0]
 26c:	ldr	w0, [sp, #68]
 270:	lsl	x0, x0, #3
 274:	ldr	x1, [sp, #40]
 278:	add	x0, x1, x0
 27c:	ldr	x0, [x0]
 280:	mov	x7, x0
 284:	ldr	w0, [sp, #68]
 288:	lsl	x0, x0, #2
 28c:	ldr	x1, [sp, #24]
 290:	add	x0, x1, x0
 294:	ldr	w3, [x0]
 298:	ldr	w0, [sp, #68]
 29c:	lsl	x0, x0, #2
 2a0:	ldr	x1, [sp, #24]
 2a4:	add	x0, x1, x0
 2a8:	ldr	w1, [x0]
 2ac:	ldr	w0, [sp, #68]
 2b0:	lsl	x0, x0, #2
 2b4:	ldr	x2, [sp, #16]
 2b8:	add	x0, x2, x0
 2bc:	ldr	w0, [x0]
 2c0:	sub	w0, w1, w0
 2c4:	mov	w4, w0
 2c8:	mov	x2, x7
 2cc:	mov	w1, w5
 2d0:	mov	x0, x6
 2d4:	bl	0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 2d8:	str	w0, [sp, #52]
 2dc:	ldr	w0, [sp, #64]
 2e0:	lsl	x0, x0, #2
 2e4:	ldr	x1, [sp, #24]
 2e8:	add	x0, x1, x0
 2ec:	ldr	w2, [x0]
 2f0:	ldr	w1, [sp, #52]
 2f4:	ldr	w0, [sp, #64]
 2f8:	lsl	x0, x0, #2
 2fc:	ldr	x3, [sp, #24]
 300:	add	x0, x3, x0
 304:	add	w1, w2, w1
 308:	str	w1, [x0]
 30c:	ldr	w0, [sp, #68]
 310:	lsl	x0, x0, #2
 314:	ldr	x1, [sp, #24]
 318:	add	x0, x1, x0
 31c:	ldr	w2, [x0]
 320:	ldr	w1, [sp, #52]
 324:	ldr	w0, [sp, #68]
 328:	lsl	x0, x0, #2
 32c:	ldr	x3, [sp, #24]
 330:	add	x0, x3, x0
 334:	sub	w1, w2, w1
 338:	str	w1, [x0]
 33c:	ldr	w0, [sp, #68]
 340:	lsl	x0, x0, #2
 344:	ldr	x1, [sp, #24]
 348:	add	x0, x1, x0
 34c:	ldr	w1, [x0]
 350:	ldr	w0, [sp, #68]
 354:	lsl	x0, x0, #2
 358:	ldr	x2, [sp, #16]
 35c:	add	x0, x2, x0
 360:	ldr	w0, [x0]
 364:	cmp	w1, w0
 368:	b.cs	384 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x384>  // b.hs, b.nlast
 36c:	ldr	w0, [sp, #64]
 370:	add	w0, w0, #0x1
 374:	str	w0, [sp, #64]
 378:	b	230 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x230>
 37c:	nop
 380:	b	388 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x388>
 384:	nop
 388:	ldr	w0, [sp, #68]
 38c:	add	w0, w0, #0x1
 390:	str	w0, [sp, #68]
 394:	b	1e0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x1e0>
 398:	str	wzr, [sp, #60]
 39c:	ldr	w1, [sp, #60]
 3a0:	ldr	w0, [sp, #36]
 3a4:	cmp	w1, w0
 3a8:	b.eq	410 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x410>  // b.none
 3ac:	ldr	w0, [sp, #60]
 3b0:	lsl	x0, x0, #2
 3b4:	ldr	x1, [sp, #24]
 3b8:	add	x0, x1, x0
 3bc:	ldr	w1, [x0]
 3c0:	ldr	w0, [sp, #60]
 3c4:	lsl	x0, x0, #2
 3c8:	ldr	x2, [sp, #16]
 3cc:	add	x0, x2, x0
 3d0:	ldr	w0, [x0]
 3d4:	cmp	w1, w0
 3d8:	b.eq	3fc <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x3fc>  // b.none
 3dc:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 3e0:	add	x3, x0, #0x0
 3e4:	mov	w2, #0x176                 	// #374
 3e8:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 3ec:	add	x1, x0, #0x0
 3f0:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj>
 3f4:	add	x0, x0, #0x0
 3f8:	bl	0 <__assert_fail>
 3fc:	ldr	w0, [sp, #60]
 400:	add	w0, w0, #0x1
 404:	str	w0, [sp, #60]
 408:	b	39c <_ZN4llvm15IntervalMapImpl18adjustSiblingSizesINS0_10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEvPPT_jPjPKj+0x39c>
 40c:	nop
 410:	ldp	x29, x30, [sp], #80
 414:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5shiftEjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5shiftEjj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	str	w2, [sp, #16]
  14:	ldr	w0, [sp, #20]
  18:	add	w2, w0, #0x1
  1c:	ldr	w1, [sp, #16]
  20:	ldr	w0, [sp, #20]
  24:	sub	w0, w1, w0
  28:	mov	w3, w0
  2c:	ldr	w1, [sp, #20]
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE5shiftEjj>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj:

0000000000000000 <_ZN4llvm15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEE7subtreeEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	lsl	x0, x0, #3
  14:	ldr	x1, [sp, #8]
  18:	add	x0, x1, x0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE7pop_valEv:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE7pop_valEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #8]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	and	x0, x0, #0x3f
  24:	cmp	x0, #0x0
  28:	b.eq	4c <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_+0x4c>  // b.none
  2c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0xb2                  	// #178
  38:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj6ENS_15IntervalMapImpl7NodeRef25CacheAlignedPointerTraitsEE13updatePointerElS1_>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	and	x1, x0, #0x3f
  54:	ldr	x0, [sp, #40]
  58:	orr	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aIN4llvm13PatchLocationES1_SaIS1_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPN4llvm13PatchLocationEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZStneIPN4llvm13PatchLocationEEbRKSt13move_iteratorIT_ES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPN4llvm13PatchLocationEEbRKSt13move_iteratorIT_ES7_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm13PatchLocationEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm13PatchLocationEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x8
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm13PatchLocationEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm13PatchLocationEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm13PatchLocationEJS1_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm13PatchLocationEJS1_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIN4llvm13PatchLocationEJS1_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x8                   	// #8
  2c:	bl	0 <_ZSt10_ConstructIN4llvm13PatchLocationEJS1_EEvPT_DpOT0_>
  30:	mov	x1, x0
  34:	ldr	x0, [x19]
  38:	str	x0, [x1]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIN4llvm13PatchLocationElEEPT_RS4_:

0000000000000000 <_ZSt11__addressofISt4pairIN4llvm13PatchLocationElEEPT_RS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aISt4pairIN4llvm13PatchLocationElES3_SaIS3_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPSt4pairIN4llvm13PatchLocationElEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZStneIPSt4pairIN4llvm13PatchLocationElEEbRKSt13move_iteratorIT_ES9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPSt4pairIN4llvm13PatchLocationElEEbRKSt13move_iteratorIT_ES9_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructISt4pairIN4llvm13PatchLocationElEJS3_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt4pairIN4llvm13PatchLocationElEJS3_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt4pairIN4llvm13PatchLocationElEJS3_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x10                  	// #16
  2c:	bl	0 <_ZSt10_ConstructISt4pairIN4llvm13PatchLocationElEJS3_EEvPT_DpOT0_>
  30:	mov	x2, x0
  34:	ldp	x0, x1, [x19]
  38:	stp	x0, x1, [x2]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm11CompileUnit9AccelInfoEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm11CompileUnit9AccelInfoEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aIN4llvm11CompileUnit9AccelInfoES2_SaIS2_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPN4llvm11CompileUnit9AccelInfoEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPN4llvm11CompileUnit9AccelInfoEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPN4llvm11CompileUnit9AccelInfoEEbRKSt13move_iteratorIT_ES8_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x18
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm11CompileUnit9AccelInfoEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm11CompileUnit9AccelInfoEJS2_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIN4llvm11CompileUnit9AccelInfoEJS2_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x18                  	// #24
  2c:	bl	0 <_ZSt10_ConstructIN4llvm11CompileUnit9AccelInfoEJS2_EEvPT_DpOT0_>
  30:	mov	x2, x0
  34:	mov	x3, x19
  38:	ldp	x0, x1, [x3]
  3c:	stp	x0, x1, [x2]
  40:	ldr	x0, [x3, #16]
  44:	str	x0, [x2, #16]
  48:	nop
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2IRS1_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC1IRS1_EEOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC1IRS1_EEOT_>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC1IRS1_EEOT_>
  2c:	nop
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC1IRS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC1IRS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt4moveIRSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSD_:

0000000000000000 <_ZSt4moveIRSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEE9constructISA_JSA_EEEvRSB_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSteqIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEbRKSt13move_iteratorIT_ESG_:

0000000000000000 <_ZSteqIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEbRKSt13move_iteratorIT_ESG_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEbRKSt13move_iteratorIT_ESG_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEbRKSt13move_iteratorIT_ESG_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEOT_RNSt16remove_referenceISB_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEOT_RNSt16remove_referenceISB_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>
  20:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>
  30:	ldr	x0, [sp, #40]
  34:	add	x19, x0, #0x18
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS9_>
  50:	nop
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #32]
  1c:	ldr	w0, [sp, #36]
  20:	cmp	w1, w0
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xf8                  	// #248
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w4, [sp, #28]
  4c:	ldr	w3, [sp, #32]
  50:	ldr	w2, [sp, #36]
  54:	ldr	x1, [sp, #40]
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE8moveLeftEjjj>
  60:	nop
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #32]
  1c:	ldr	w0, [sp, #36]
  20:	cmp	w1, w0
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xf8                  	// #248
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w4, [sp, #28]
  4c:	ldr	w3, [sp, #32]
  50:	ldr	w2, [sp, #36]
  54:	ldr	x1, [sp, #40]
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE8moveLeftEjjj>
  60:	nop
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #36]
  1c:	ldr	w0, [sp, #32]
  20:	cmp	w1, w0
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x101                 	// #257
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w1, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	add	w0, w1, w0
  54:	cmp	w0, #0xb
  58:	b.ls	7c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x7c>  // b.plast
  5c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  60:	add	x3, x0, #0x0
  64:	mov	w2, #0x102                 	// #258
  68:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  6c:	add	x1, x0, #0x0
  70:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj>
  74:	add	x0, x0, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	w0, [sp, #28]
  80:	sub	w1, w0, #0x1
  84:	str	w1, [sp, #28]
  88:	cmp	w0, #0x0
  8c:	cset	w0, ne  // ne = any
  90:	and	w0, w0, #0xff
  94:	cmp	w0, #0x0
  98:	b.eq	118 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x118>  // b.none
  9c:	ldr	w1, [sp, #36]
  a0:	ldr	w0, [sp, #28]
  a4:	add	w3, w1, w0
  a8:	ldr	w1, [sp, #32]
  ac:	ldr	w0, [sp, #28]
  b0:	add	w1, w1, w0
  b4:	ldr	x0, [sp, #40]
  b8:	mov	w1, w1
  bc:	ldr	x2, [sp, #40]
  c0:	mov	w3, w3
  c4:	ldr	x2, [x2, x3, lsl #3]
  c8:	str	x2, [x0, x1, lsl #3]
  cc:	ldr	w1, [sp, #36]
  d0:	ldr	w0, [sp, #28]
  d4:	add	w2, w1, w0
  d8:	ldr	w1, [sp, #32]
  dc:	ldr	w0, [sp, #28]
  e0:	add	w3, w1, w0
  e4:	ldr	x1, [sp, #40]
  e8:	mov	w0, w2
  ec:	add	x0, x0, #0xa
  f0:	lsl	x0, x0, #3
  f4:	add	x0, x1, x0
  f8:	ldr	x1, [x0, #8]
  fc:	ldr	x2, [sp, #40]
 100:	mov	w0, w3
 104:	add	x0, x0, #0xa
 108:	lsl	x0, x0, #3
 10c:	add	x0, x2, x0
 110:	str	x1, [x0, #8]
 114:	b	7c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE9moveRightEjjj+0x7c>
 118:	nop
 11c:	ldp	x29, x30, [sp], #48
 120:	ret

Disassembly of section .text._ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v:

0000000000000000 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x2, [sp, #24]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	mov	x1, x0
  1c:	mov	x0, x2
  20:	bl	0 <_ZN4llvm18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEEEEPT_v>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	w3, [sp, #32]
  18:	str	w4, [sp, #20]
  1c:	ldr	w0, [sp, #20]
  20:	cmp	w0, #0x0
  24:	b.le	90 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0x90>
  28:	ldr	w0, [sp, #20]
  2c:	str	w0, [sp, #56]
  30:	add	x1, sp, #0x20
  34:	add	x0, sp, #0x38
  38:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  3c:	mov	x2, x0
  40:	ldr	w0, [sp, #36]
  44:	mov	w1, #0xc                   	// #12
  48:	sub	w0, w1, w0
  4c:	str	w0, [sp, #60]
  50:	add	x0, sp, #0x3c
  54:	mov	x1, x0
  58:	mov	x0, x2
  5c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  60:	ldr	w0, [x0]
  64:	str	w0, [sp, #72]
  68:	ldr	w0, [sp, #32]
  6c:	ldr	w1, [sp, #36]
  70:	ldr	w4, [sp, #72]
  74:	mov	w3, w1
  78:	ldr	x2, [sp, #40]
  7c:	mov	w1, w0
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  88:	ldr	w0, [sp, #72]
  8c:	b	fc <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji+0xfc>
  90:	ldr	w0, [sp, #20]
  94:	neg	w0, w0
  98:	str	w0, [sp, #64]
  9c:	add	x1, sp, #0x24
  a0:	add	x0, sp, #0x40
  a4:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  a8:	mov	x2, x0
  ac:	ldr	w0, [sp, #32]
  b0:	mov	w1, #0xc                   	// #12
  b4:	sub	w0, w1, w0
  b8:	str	w0, [sp, #68]
  bc:	add	x0, sp, #0x44
  c0:	mov	x1, x0
  c4:	mov	x0, x2
  c8:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  cc:	ldr	w0, [x0]
  d0:	str	w0, [sp, #76]
  d4:	ldr	w0, [sp, #36]
  d8:	ldr	w1, [sp, #32]
  dc:	ldr	w4, [sp, #76]
  e0:	mov	w3, w1
  e4:	ldr	x2, [sp, #24]
  e8:	mov	w1, w0
  ec:	ldr	x0, [sp, #40]
  f0:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17adjustFromLeftSibEjRS3_ji>
  f4:	ldr	w0, [sp, #76]
  f8:	neg	w0, w0
  fc:	ldp	x29, x30, [sp], #80
 100:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	w2, [sp, #32]
  14:	str	w3, [sp, #28]
  18:	ldr	w1, [sp, #36]
  1c:	ldr	w0, [sp, #32]
  20:	cmp	w1, w0
  24:	b.ls	48 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x101                 	// #257
  34:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	w1, [sp, #32]
  4c:	ldr	w0, [sp, #28]
  50:	add	w0, w1, w0
  54:	cmp	w0, #0xc
  58:	b.ls	7c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x7c>  // b.plast
  5c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  60:	add	x3, x0, #0x0
  64:	mov	w2, #0x102                 	// #258
  68:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  6c:	add	x1, x0, #0x0
  70:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj>
  74:	add	x0, x0, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	w0, [sp, #28]
  80:	sub	w1, w0, #0x1
  84:	str	w1, [sp, #28]
  88:	cmp	w0, #0x0
  8c:	cset	w0, ne  // ne = any
  90:	and	w0, w0, #0xff
  94:	cmp	w0, #0x0
  98:	b.eq	108 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x108>  // b.none
  9c:	ldr	w1, [sp, #36]
  a0:	ldr	w0, [sp, #28]
  a4:	add	w3, w1, w0
  a8:	ldr	w1, [sp, #32]
  ac:	ldr	w0, [sp, #28]
  b0:	add	w1, w1, w0
  b4:	ldr	x0, [sp, #40]
  b8:	mov	w1, w1
  bc:	ldr	x2, [sp, #40]
  c0:	mov	w3, w3
  c4:	ldr	x2, [x2, x3, lsl #3]
  c8:	str	x2, [x0, x1, lsl #3]
  cc:	ldr	w1, [sp, #36]
  d0:	ldr	w0, [sp, #28]
  d4:	add	w2, w1, w0
  d8:	ldr	w1, [sp, #32]
  dc:	ldr	w0, [sp, #28]
  e0:	add	w3, w1, w0
  e4:	ldr	x0, [sp, #40]
  e8:	mov	w1, w2
  ec:	add	x1, x1, #0xc
  f0:	ldr	x2, [x0, x1, lsl #3]
  f4:	ldr	x0, [sp, #40]
  f8:	mov	w1, w3
  fc:	add	x1, x1, #0xc
 100:	str	x2, [x0, x1, lsl #3]
 104:	b	7c <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE9moveRightEjjj+0x7c>
 108:	nop
 10c:	ldp	x29, x30, [sp], #48
 110:	ret

Disassembly of section .text._ZSt4moveIRN4llvm13PatchLocationEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm13PatchLocationEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13PatchLocationEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSteqIPN4llvm13PatchLocationEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZSteqIPN4llvm13PatchLocationEEbRKSt13move_iteratorIT_ES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPN4llvm13PatchLocationEEbRKSt13move_iteratorIT_ES7_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPN4llvm13PatchLocationEEbRKSt13move_iteratorIT_ES7_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm13PatchLocationEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIN4llvm13PatchLocationElEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRSt4pairIN4llvm13PatchLocationElEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIN4llvm13PatchLocationElEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSteqIPSt4pairIN4llvm13PatchLocationElEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZSteqIPSt4pairIN4llvm13PatchLocationElEEbRKSt13move_iteratorIT_ES9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPSt4pairIN4llvm13PatchLocationElEEbRKSt13move_iteratorIT_ES9_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPSt4pairIN4llvm13PatchLocationElEEbRKSt13move_iteratorIT_ES9_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardISt4pairIN4llvm13PatchLocationElEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIN4llvm13PatchLocationElEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRN4llvm11CompileUnit9AccelInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm11CompileUnit9AccelInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm11CompileUnit9AccelInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSteqIPN4llvm11CompileUnit9AccelInfoEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPN4llvm11CompileUnit9AccelInfoEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPN4llvm11CompileUnit9AccelInfoEEbRKSt13move_iteratorIT_ES8_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPN4llvm11CompileUnit9AccelInfoEEbRKSt13move_iteratorIT_ES8_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm11CompileUnit9AccelInfoEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm11CompileUnit9AccelInfoEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIPvmEEPT_RS3_:

0000000000000000 <_ZSt11__addressofISt4pairIPvmEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x10                  	// #16
  2c:	bl	0 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>
  30:	mov	x2, x0
  34:	ldp	x0, x1, [x19]
  38:	stp	x0, x1, [x2]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IRS1_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC1IRS1_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC1IRS1_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x20                  	// #32
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt5tupleIJPN4llvm3DIEEPKNS2_11CompileUnitEPNS2_11DeclContextENS2_13PatchLocationEEEE9constructISB_JSB_EEEvPT_DpOT0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt5tupleIJPN4llvm3DIEEPKNS1_11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSB_:

0000000000000000 <_ZSt4moveIRSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS1_11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS9_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x18
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3DIEEPKNS0_11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS9_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt7forwardIPN4llvm3DIEEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIPN4llvm3DIEEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC2EOS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS7_>
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS7_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS7_>
  30:	ldr	x0, [sp, #40]
  34:	add	x19, x0, #0x10
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS7_>
  40:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS7_>
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEEC1EOS7_>
  50:	nop
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC2IS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC1IS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EEC1IS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	str	w3, [sp, #24]
  18:	str	w4, [sp, #20]
  1c:	ldr	w1, [sp, #28]
  20:	ldr	w0, [sp, #20]
  24:	add	w0, w1, w0
  28:	cmp	w0, #0xb
  2c:	b.ls	50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x50>  // b.plast
  30:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  34:	add	x3, x0, #0x0
  38:	mov	w2, #0xeb                  	// #235
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  40:	add	x1, x0, #0x0
  44:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	w1, [sp, #24]
  54:	ldr	w0, [sp, #20]
  58:	add	w0, w1, w0
  5c:	cmp	w0, #0xb
  60:	b.ls	84 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x84>  // b.plast
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  68:	add	x3, x0, #0x0
  6c:	mov	w2, #0xec                  	// #236
  70:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  74:	add	x1, x0, #0x0
  78:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj>
  7c:	add	x0, x0, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldr	w1, [sp, #28]
  88:	ldr	w0, [sp, #20]
  8c:	add	w0, w1, w0
  90:	str	w0, [sp, #60]
  94:	ldr	w1, [sp, #28]
  98:	ldr	w0, [sp, #60]
  9c:	cmp	w1, w0
  a0:	b.eq	108 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x108>  // b.none
  a4:	ldr	x0, [sp, #40]
  a8:	ldr	w1, [sp, #24]
  ac:	ldr	x2, [sp, #32]
  b0:	ldr	w3, [sp, #28]
  b4:	ldr	x2, [x2, x3, lsl #3]
  b8:	str	x2, [x0, x1, lsl #3]
  bc:	ldr	x1, [sp, #32]
  c0:	ldr	w0, [sp, #28]
  c4:	add	x0, x0, #0xa
  c8:	lsl	x0, x0, #3
  cc:	add	x0, x1, x0
  d0:	ldr	x1, [x0, #8]
  d4:	ldr	x2, [sp, #40]
  d8:	ldr	w0, [sp, #24]
  dc:	add	x0, x0, #0xa
  e0:	lsl	x0, x0, #3
  e4:	add	x0, x2, x0
  e8:	str	x1, [x0, #8]
  ec:	ldr	w0, [sp, #28]
  f0:	add	w0, w0, #0x1
  f4:	str	w0, [sp, #28]
  f8:	ldr	w0, [sp, #24]
  fc:	add	w0, w0, #0x1
 100:	str	w0, [sp, #24]
 104:	b	94 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj11EE4copyILj11EEEvRKNS1_IS2_mXT_EEEjjj+0x94>
 108:	nop
 10c:	ldp	x29, x30, [sp], #64
 110:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	str	w3, [sp, #24]
  18:	str	w4, [sp, #20]
  1c:	ldr	w1, [sp, #28]
  20:	ldr	w0, [sp, #20]
  24:	add	w0, w1, w0
  28:	cmp	w0, #0xc
  2c:	b.ls	50 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x50>  // b.plast
  30:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  34:	add	x3, x0, #0x0
  38:	mov	w2, #0xeb                  	// #235
  3c:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  40:	add	x1, x0, #0x0
  44:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	w1, [sp, #24]
  54:	ldr	w0, [sp, #20]
  58:	add	w0, w1, w0
  5c:	cmp	w0, #0xc
  60:	b.ls	84 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x84>  // b.plast
  64:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  68:	add	x3, x0, #0x0
  6c:	mov	w2, #0xec                  	// #236
  70:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  74:	add	x1, x0, #0x0
  78:	adrp	x0, 0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj>
  7c:	add	x0, x0, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldr	w1, [sp, #28]
  88:	ldr	w0, [sp, #20]
  8c:	add	w0, w1, w0
  90:	str	w0, [sp, #60]
  94:	ldr	w1, [sp, #28]
  98:	ldr	w0, [sp, #60]
  9c:	cmp	w1, w0
  a0:	b.eq	f8 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0xf8>  // b.none
  a4:	ldr	x0, [sp, #40]
  a8:	ldr	w1, [sp, #24]
  ac:	ldr	x2, [sp, #32]
  b0:	ldr	w3, [sp, #28]
  b4:	ldr	x2, [x2, x3, lsl #3]
  b8:	str	x2, [x0, x1, lsl #3]
  bc:	ldr	x0, [sp, #32]
  c0:	ldr	w1, [sp, #28]
  c4:	add	x1, x1, #0xc
  c8:	ldr	x2, [x0, x1, lsl #3]
  cc:	ldr	x0, [sp, #40]
  d0:	ldr	w1, [sp, #24]
  d4:	add	x1, x1, #0xc
  d8:	str	x2, [x0, x1, lsl #3]
  dc:	ldr	w0, [sp, #28]
  e0:	add	w0, w0, #0x1
  e4:	str	w0, [sp, #28]
  e8:	ldr	w0, [sp, #24]
  ec:	add	w0, w0, #0x1
  f0:	str	w0, [sp, #24]
  f4:	b	94 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE4copyILj12EEEvRKNS1_IS2_mXT_EEEjjj+0x94>
  f8:	nop
  fc:	ldp	x29, x30, [sp], #64
 100:	ret

Disassembly of section .text._ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_:

0000000000000000 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.eq	2c <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x2c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  28:	b	3c <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_+0x3c>
  2c:	mov	x2, #0x40                  	// #64
  30:	mov	x1, #0xc0                  	// #192
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZN4llvm8RecyclerIcLm192ELm64EE8AllocateINS_15IntervalMapImpl10BranchNodeImlLj12ENS_23IntervalMapHalfOpenInfoImEEEENS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEEEPT_RT0_>
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	w3, [sp, #32]
  18:	str	w4, [sp, #20]
  1c:	ldr	w3, [sp, #32]
  20:	ldr	w2, [sp, #20]
  24:	mov	w1, #0x0                   	// #0
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
  30:	ldr	w1, [sp, #36]
  34:	ldr	w0, [sp, #20]
  38:	sub	w0, w1, w0
  3c:	ldr	w4, [sp, #20]
  40:	mov	w3, #0x0                   	// #0
  44:	mov	w2, w0
  48:	ldr	x1, [sp, #40]
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE18transferToRightSibEjRS3_jj>
  54:	nop
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj:

0000000000000000 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	str	x2, [sp, #24]
  14:	str	w3, [sp, #32]
  18:	str	w4, [sp, #20]
  1c:	ldr	w4, [sp, #20]
  20:	ldr	w3, [sp, #32]
  24:	mov	w2, #0x0                   	// #0
  28:	ldr	x1, [sp, #40]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj>
  34:	ldr	w3, [sp, #36]
  38:	ldr	w2, [sp, #20]
  3c:	mov	w1, #0x0                   	// #0
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN4llvm15IntervalMapImpl8NodeBaseINS0_7NodeRefEmLj12EE17transferToLeftSibEjRS3_jj>
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JS2_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x8                   	// #8
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13PatchLocationEE9constructIS2_JS2_EEEvPT_DpOT0_>
  34:	mov	x1, x0
  38:	ldr	x0, [x19]
  3c:	str	x0, [x1]
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm13PatchLocationEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm13PatchLocationEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JS4_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JS4_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JS4_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x10                  	// #16
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIN4llvm13PatchLocationElEE9constructIS4_JS4_EEEvPT_DpOT0_>
  34:	mov	x2, x0
  38:	ldp	x0, x1, [x19]
  3c:	stp	x0, x1, [x2]
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIN4llvm13PatchLocationElEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JS3_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x18                  	// #24
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm11CompileUnit9AccelInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  34:	mov	x2, x0
  38:	mov	x3, x19
  3c:	ldp	x0, x1, [x3]
  40:	stp	x0, x1, [x2]
  44:	ldr	x0, [x3, #16]
  48:	str	x0, [x2, #16]
  4c:	nop
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm11CompileUnit9AccelInfoEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3DIEELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_tailERS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt11_Tuple_implILm2EJPN4llvm11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt11_Tuple_implILm2EJPN4llvm11DeclContextENS1_13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS7_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJPKN4llvm11CompileUnitEPNS0_11DeclContextENS0_13PatchLocationEEE7_M_headERS7_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt7forwardIPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIPKN4llvm11CompileUnitEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC2EOS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1EOS4_>
  20:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1EOS4_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1EOS4_>
  30:	ldr	x0, [sp, #40]
  34:	add	x19, x0, #0x8
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1EOS4_>
  40:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1EOS4_>
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEEC1EOS4_>
  50:	nop
  54:	ldr	x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EEC1IS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1EPKN4llvm11CompileUnitELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_tailERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt11_Tuple_implILm2EJPN4llvm11DeclContextENS0_13PatchLocationEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt7forwardIPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC2EOS2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC1EOS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC1EOS2_>
  20:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC1EOS2_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEEC1EOS2_>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC2IS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC1IS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EEC1IS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm2EPN4llvm11DeclContextELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERS2_:

0000000000000000 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm3EJN4llvm13PatchLocationEEE7_M_headERS2_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC2IS1_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC1IS1_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EEC1IS1_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [x1]
  24:	str	x1, [x0]
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERS2_:

0000000000000000 <_ZNSt10_Head_baseILm3EN4llvm13PatchLocationELb0EE7_M_headERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

DWARFLinkerDeclContext.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	w19, [x0, #72]
  20:	ldr	x0, [sp, #48]
  24:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  28:	cmp	w19, w0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	78 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0x78>  // b.none
  3c:	ldr	x0, [sp, #48]
  40:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  44:	str	x0, [sp, #72]
  48:	ldr	x0, [sp, #56]
  4c:	add	x0, x0, #0x38
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #72]
  58:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  5c:	str	w0, [sp, #68]
  60:	ldr	w1, [sp, #68]
  64:	ldr	x0, [sp, #48]
  68:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  6c:	str	xzr, [x0, #8]
  70:	mov	w0, #0x0                   	// #0
  74:	b	a0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE+0xa0>
  78:	ldr	x0, [sp, #48]
  7c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  80:	mov	w1, w0
  84:	ldr	x0, [sp, #56]
  88:	str	w1, [x0, #72]
  8c:	ldr	x2, [sp, #56]
  90:	ldr	x0, [sp, #40]
  94:	ldp	x0, x1, [x0]
  98:	stp	x0, x1, [x2, #56]
  9c:	mov	w0, #0x1                   	// #1
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #80
  a8:	ret

00000000000000ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb>:
  ac:	sub	sp, sp, #0x480
  b0:	stp	x29, x30, [sp, #48]
  b4:	add	x29, sp, #0x30
  b8:	stp	x19, x20, [sp, #64]
  bc:	str	x0, [sp, #120]
  c0:	str	x1, [sp, #112]
  c4:	str	x2, [sp, #104]
  c8:	str	x3, [sp, #96]
  cc:	str	x4, [sp, #88]
  d0:	strb	w5, [sp, #87]
  d4:	ldr	x0, [sp, #104]
  d8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
  dc:	and	w0, w0, #0xffff
  e0:	str	w0, [sp, #364]
  e4:	ldr	w0, [sp, #364]
  e8:	cmp	w0, #0x39
  ec:	b.eq	208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>  // b.none
  f0:	cmp	w0, #0x39
  f4:	b.hi	168 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.pmore
  f8:	cmp	w0, #0x2e
  fc:	b.eq	190 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xe4>  // b.none
 100:	cmp	w0, #0x2e
 104:	b.hi	168 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.pmore
 108:	cmp	w0, #0x1e
 10c:	b.eq	250 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1a4>  // b.none
 110:	cmp	w0, #0x1e
 114:	b.hi	168 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.pmore
 118:	cmp	w0, #0x17
 11c:	b.hi	168 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.pmore
 120:	cmp	w0, #0x16
 124:	b.cs	208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>  // b.hs, b.nlast
 128:	cmp	w0, #0x13
 12c:	b.eq	208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>  // b.none
 130:	cmp	w0, #0x13
 134:	b.hi	168 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.pmore
 138:	cmp	w0, #0x11
 13c:	b.eq	17c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xd0>  // b.none
 140:	cmp	w0, #0x11
 144:	b.hi	168 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.pmore
 148:	cmp	w0, #0xd
 14c:	b.eq	208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>  // b.none
 150:	cmp	w0, #0xd
 154:	b.hi	168 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0xbc>  // b.pmore
 158:	cmp	w0, #0x2
 15c:	b.eq	208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>  // b.none
 160:	cmp	w0, #0x4
 164:	b.eq	208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>  // b.none
 168:	add	x0, sp, #0x170
 16c:	mov	x1, #0x0                   	// #0
 170:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 174:	ldr	x0, [sp, #368]
 178:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 17c:	add	x0, sp, #0x178
 180:	ldr	x1, [sp, #112]
 184:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 188:	ldr	x0, [sp, #376]
 18c:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 190:	ldr	x0, [sp, #112]
 194:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 198:	and	w0, w0, #0xffff
 19c:	cmp	w0, #0x39
 1a0:	b.eq	1b8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x10c>  // b.none
 1a4:	ldr	x0, [sp, #112]
 1a8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 1ac:	and	w0, w0, #0xffff
 1b0:	cmp	w0, #0x11
 1b4:	b.ne	1e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x13c>  // b.any
 1b8:	add	x0, sp, #0x180
 1bc:	mov	x8, x0
 1c0:	mov	w1, #0x3f                  	// #63
 1c4:	ldr	x0, [sp, #104]
 1c8:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 1cc:	add	x0, sp, #0x180
 1d0:	mov	x1, #0x0                   	// #0
 1d4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 1d8:	cmp	x0, #0x0
 1dc:	b.ne	1e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x13c>  // b.any
 1e0:	mov	w0, #0x1                   	// #1
 1e4:	b	1ec <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x140>
 1e8:	mov	w0, #0x0                   	// #0
 1ec:	cmp	w0, #0x0
 1f0:	b.eq	208 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x15c>  // b.none
 1f4:	add	x0, sp, #0x1b8
 1f8:	mov	x1, #0x0                   	// #0
 1fc:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 200:	ldr	x0, [sp, #440]
 204:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 208:	add	x0, sp, #0x1c0
 20c:	mov	x8, x0
 210:	mov	w1, #0x34                  	// #52
 214:	ldr	x0, [sp, #104]
 218:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 21c:	add	x0, sp, #0x1c0
 220:	mov	x1, #0x0                   	// #0
 224:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 228:	cmp	x0, #0x0
 22c:	cset	w0, ne  // ne = any
 230:	and	w0, w0, #0xff
 234:	cmp	w0, #0x0
 238:	b.eq	258 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1ac>  // b.none
 23c:	add	x0, sp, #0x1f8
 240:	mov	x1, #0x0                   	// #0
 244:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 248:	ldr	x0, [sp, #504]
 24c:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 250:	nop
 254:	b	25c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x1b0>
 258:	nop
 25c:	mov	w1, #0x2                   	// #2
 260:	ldr	x0, [sp, #104]
 264:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 268:	str	x0, [sp, #1128]
 26c:	mov	w1, #0x1                   	// #1
 270:	ldr	x0, [sp, #104]
 274:	bl	0 <_ZNK4llvm8DWARFDie7getNameENS_10DINameKindE>
 278:	str	x0, [sp, #1120]
 27c:	str	xzr, [sp, #344]
 280:	str	xzr, [sp, #352]
 284:	str	xzr, [sp, #328]
 288:	str	xzr, [sp, #336]
 28c:	str	xzr, [sp, #312]
 290:	str	xzr, [sp, #320]
 294:	ldr	x0, [sp, #1128]
 298:	cmp	x0, #0x0
 29c:	b.eq	2cc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x220>  // b.none
 2a0:	ldr	x19, [sp, #88]
 2a4:	add	x0, sp, #0x200
 2a8:	ldr	x1, [sp, #1128]
 2ac:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 2b0:	add	x0, sp, #0x200
 2b4:	ldp	x1, x2, [x0]
 2b8:	mov	x0, x19
 2bc:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 2c0:	add	x2, sp, #0x200
 2c4:	stp	x0, x1, [x2, #-168]
 2c8:	b	308 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x25c>
 2cc:	ldr	w0, [sp, #364]
 2d0:	cmp	w0, #0x39
 2d4:	b.ne	308 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x25c>  // b.any
 2d8:	ldr	x19, [sp, #88]
 2dc:	add	x2, sp, #0x210
 2e0:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 2e4:	add	x1, x0, #0x0
 2e8:	mov	x0, x2
 2ec:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 2f0:	add	x0, sp, #0x200
 2f4:	ldp	x1, x2, [x0, #16]
 2f8:	mov	x0, x19
 2fc:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 300:	add	x2, sp, #0x200
 304:	stp	x0, x1, [x2, #-168]
 308:	ldr	x0, [sp, #1120]
 30c:	cmp	x0, #0x0
 310:	b.eq	350 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2a4>  // b.none
 314:	ldr	x1, [sp, #1120]
 318:	ldr	x0, [sp, #1128]
 31c:	cmp	x1, x0
 320:	b.eq	350 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2a4>  // b.none
 324:	ldr	x19, [sp, #88]
 328:	add	x0, sp, #0x220
 32c:	ldr	x1, [sp, #1120]
 330:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 334:	add	x0, sp, #0x200
 338:	ldp	x1, x2, [x0, #32]
 33c:	mov	x0, x19
 340:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 344:	add	x2, sp, #0x200
 348:	stp	x0, x1, [x2, #-184]
 34c:	b	360 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x2b4>
 350:	add	x0, sp, #0x200
 354:	ldp	x0, x1, [x0, #-168]
 358:	add	x2, sp, #0x200
 35c:	stp	x0, x1, [x2, #-184]
 360:	ldr	w0, [sp, #364]
 364:	cmp	w0, #0x2
 368:	b.eq	3ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x300>  // b.none
 36c:	ldr	w0, [sp, #364]
 370:	cmp	w0, #0x13
 374:	b.eq	3ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x300>  // b.none
 378:	ldr	w0, [sp, #364]
 37c:	cmp	w0, #0x17
 380:	b.eq	3ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x300>  // b.none
 384:	ldr	w0, [sp, #364]
 388:	cmp	w0, #0x4
 38c:	b.eq	3ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x300>  // b.none
 390:	add	x0, sp, #0x158
 394:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 398:	and	w0, w0, #0xff
 39c:	cmp	w0, #0x0
 3a0:	b.eq	3ac <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x300>  // b.none
 3a4:	mov	w0, #0x1                   	// #1
 3a8:	b	3b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x304>
 3ac:	mov	w0, #0x0                   	// #0
 3b0:	cmp	w0, #0x0
 3b4:	b.eq	3cc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x320>  // b.none
 3b8:	add	x0, sp, #0x230
 3bc:	mov	x1, #0x0                   	// #0
 3c0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 3c4:	ldr	x0, [sp, #560]
 3c8:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 3cc:	str	wzr, [sp, #1148]
 3d0:	mov	w0, #0xffffffff            	// #-1
 3d4:	str	w0, [sp, #1144]
 3d8:	ldrb	w0, [sp, #87]
 3dc:	eor	w0, w0, #0x1
 3e0:	and	w0, w0, #0xff
 3e4:	cmp	w0, #0x0
 3e8:	b.eq	5f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x54c>  // b.none
 3ec:	add	x0, sp, #0x238
 3f0:	mov	x8, x0
 3f4:	mov	w1, #0xb                   	// #11
 3f8:	ldr	x0, [sp, #104]
 3fc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 400:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 404:	mov	x1, x0
 408:	add	x0, sp, #0x238
 40c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 410:	str	w0, [sp, #1144]
 414:	ldr	w0, [sp, #364]
 418:	cmp	w0, #0x39
 41c:	b.ne	42c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x380>  // b.any
 420:	ldr	x0, [sp, #1128]
 424:	cmp	x0, #0x0
 428:	b.ne	5f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x54c>  // b.any
 42c:	add	x0, sp, #0x270
 430:	mov	x8, x0
 434:	mov	w1, #0x3a                  	// #58
 438:	ldr	x0, [sp, #104]
 43c:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 440:	add	x0, sp, #0x270
 444:	mov	x1, #0x0                   	// #0
 448:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 44c:	str	w0, [sp, #1140]
 450:	ldr	w0, [sp, #1140]
 454:	cmp	w0, #0x0
 458:	b.eq	5f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x54c>  // b.none
 45c:	ldr	x0, [sp, #96]
 460:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 464:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 468:	mov	x19, x0
 46c:	ldr	x0, [sp, #96]
 470:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 474:	mov	x1, x0
 478:	mov	x0, x19
 47c:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitE>
 480:	str	x0, [sp, #1112]
 484:	ldr	x0, [sp, #1112]
 488:	cmp	x0, #0x0
 48c:	b.eq	5f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x54c>  // b.none
 490:	ldr	x0, [sp, #1128]
 494:	cmp	x0, #0x0
 498:	b.ne	4b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x404>  // b.any
 49c:	ldr	w0, [sp, #364]
 4a0:	cmp	w0, #0x39
 4a4:	b.ne	4b0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x404>  // b.any
 4a8:	mov	w0, #0x1                   	// #1
 4ac:	str	w0, [sp, #1140]
 4b0:	ldr	w0, [sp, #1140]
 4b4:	mov	x1, x0
 4b8:	ldr	x0, [sp, #1112]
 4bc:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4c0:	and	w0, w0, #0xff
 4c4:	cmp	w0, #0x0
 4c8:	b.eq	5f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x54c>  // b.none
 4cc:	add	x0, sp, #0x2a8
 4d0:	mov	x8, x0
 4d4:	mov	w1, #0x3b                  	// #59
 4d8:	ldr	x0, [sp, #104]
 4dc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 4e0:	add	x0, sp, #0x2a8
 4e4:	mov	x1, #0x0                   	// #0
 4e8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4ec:	str	w0, [sp, #1148]
 4f0:	ldr	w1, [sp, #1140]
 4f4:	ldr	x0, [sp, #96]
 4f8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 4fc:	stp	x0, x1, [sp, #176]
 500:	add	x0, sp, #0xb0
 504:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 508:	and	w0, w0, #0xff
 50c:	eor	w0, w0, #0x1
 510:	and	w0, w0, #0xff
 514:	cmp	w0, #0x0
 518:	b.eq	52c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x480>  // b.none
 51c:	ldp	x0, x1, [sp, #176]
 520:	add	x2, sp, #0x200
 524:	stp	x0, x1, [x2, #-200]
 528:	b	5f8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x54c>
 52c:	add	x0, sp, #0x80
 530:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 534:	ldr	w19, [sp, #1140]
 538:	ldr	x0, [sp, #96]
 53c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 540:	bl	0 <_ZN4llvm9DWARFUnit17getCompilationDirEv>
 544:	mov	x1, x0
 548:	add	x0, sp, #0x2e0
 54c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 550:	add	x0, sp, #0x80
 554:	mov	x5, x0
 558:	mov	w4, #0x2                   	// #2
 55c:	add	x0, sp, #0x200
 560:	ldp	x2, x3, [x0, #224]
 564:	mov	x1, x19
 568:	ldr	x0, [sp, #1112]
 56c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 570:	strb	w0, [sp, #1111]
 574:	ldrb	w0, [sp, #1111]
 578:	cmp	w0, #0x0
 57c:	b.ne	5a0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x4f4>  // b.any
 580:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 584:	add	x3, x0, #0x0
 588:	mov	w2, #0x91                  	// #145
 58c:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 590:	add	x1, x0, #0x0
 594:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 598:	add	x0, x0, #0x0
 59c:	bl	0 <__assert_fail>
 5a0:	ldr	x0, [sp, #120]
 5a4:	add	x19, x0, #0xd8
 5a8:	add	x1, sp, #0x80
 5ac:	add	x0, sp, #0x2f0
 5b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 5b4:	ldr	x1, [sp, #88]
 5b8:	add	x0, sp, #0x2f0
 5bc:	mov	x2, x1
 5c0:	mov	x1, x0
 5c4:	mov	x0, x19
 5c8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 5cc:	add	x2, sp, #0x200
 5d0:	stp	x0, x1, [x2, #-200]
 5d4:	add	x0, sp, #0x2f0
 5d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 5dc:	add	x0, sp, #0x200
 5e0:	ldp	x2, x3, [x0, #-200]
 5e4:	ldr	w1, [sp, #1140]
 5e8:	ldr	x0, [sp, #96]
 5ec:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 5f0:	add	x0, sp, #0x80
 5f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 5f8:	ldr	w0, [sp, #1148]
 5fc:	cmp	w0, #0x0
 600:	b.ne	620 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x574>  // b.any
 604:	add	x0, sp, #0x158
 608:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 60c:	and	w0, w0, #0xff
 610:	cmp	w0, #0x0
 614:	b.eq	620 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x574>  // b.none
 618:	mov	w0, #0x1                   	// #1
 61c:	b	624 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x578>
 620:	mov	w0, #0x0                   	// #0
 624:	cmp	w0, #0x0
 628:	b.eq	640 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x594>  // b.none
 62c:	add	x0, sp, #0x310
 630:	mov	x1, #0x0                   	// #0
 634:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 638:	ldr	x0, [sp, #784]
 63c:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 640:	ldr	x0, [sp, #112]
 644:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 648:	str	w0, [sp, #804]
 64c:	add	x2, sp, #0x158
 650:	add	x1, sp, #0x16c
 654:	add	x0, sp, #0x324
 658:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 65c:	str	x0, [sp, #792]
 660:	add	x0, sp, #0x318
 664:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 668:	str	w0, [sp, #308]
 66c:	ldr	w0, [sp, #364]
 670:	cmp	w0, #0x39
 674:	b.ne	6b4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x608>  // b.any
 678:	add	x2, sp, #0x328
 67c:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 680:	add	x1, x0, #0x0
 684:	mov	x0, x2
 688:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 68c:	add	x0, sp, #0x400
 690:	ldp	x2, x3, [x0, #-216]
 694:	add	x0, sp, #0x200
 698:	ldp	x0, x1, [x0, #-168]
 69c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6a0:	and	w0, w0, #0xff
 6a4:	cmp	w0, #0x0
 6a8:	b.eq	6b4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x608>  // b.none
 6ac:	mov	w0, #0x1                   	// #1
 6b0:	b	6b8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x60c>
 6b4:	mov	w0, #0x0                   	// #0
 6b8:	cmp	w0, #0x0
 6bc:	b.eq	6dc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x630>  // b.none
 6c0:	add	x1, sp, #0x138
 6c4:	add	x0, sp, #0x134
 6c8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6cc:	str	x0, [sp, #824]
 6d0:	add	x0, sp, #0x338
 6d4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6d8:	str	w0, [sp, #308]
 6dc:	ldr	w19, [sp, #308]
 6e0:	ldr	w0, [sp, #364]
 6e4:	and	w20, w0, #0xffff
 6e8:	str	xzr, [sp, #832]
 6ec:	str	xzr, [sp, #840]
 6f0:	add	x0, sp, #0x340
 6f4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 6f8:	add	x7, sp, #0xe0
 6fc:	str	wzr, [sp, #40]
 700:	add	x0, sp, #0x400
 704:	ldp	x0, x1, [x0, #-192]
 708:	stp	x0, x1, [sp, #24]
 70c:	ldr	x0, [sp, #112]
 710:	str	x0, [sp, #16]
 714:	add	x0, sp, #0x200
 718:	ldp	x0, x1, [x0, #-200]
 71c:	stp	x0, x1, [sp]
 720:	add	x0, sp, #0x200
 724:	ldp	x5, x6, [x0, #-168]
 728:	mov	w4, w20
 72c:	ldr	w3, [sp, #1144]
 730:	ldr	w2, [sp, #1148]
 734:	mov	w1, w19
 738:	mov	x0, x7
 73c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 740:	ldr	x0, [sp, #120]
 744:	add	x0, x0, #0xb8
 748:	add	x1, sp, #0xe0
 74c:	add	x2, sp, #0xc0
 750:	mov	x8, x2
 754:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 758:	ldr	x0, [sp, #120]
 75c:	add	x0, x0, #0xb8
 760:	add	x1, sp, #0x370
 764:	mov	x8, x1
 768:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 76c:	add	x1, sp, #0x370
 770:	add	x0, sp, #0x350
 774:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 778:	add	x1, sp, #0x350
 77c:	add	x0, sp, #0xc0
 780:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 784:	and	w0, w0, #0xff
 788:	cmp	w0, #0x0
 78c:	b.eq	898 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x7ec>  // b.none
 790:	add	x0, sp, #0x200
 794:	ldp	x0, x1, [x0, #-168]
 798:	add	x2, sp, #0x400
 79c:	stp	x0, x1, [x2, #-112]
 7a0:	add	x0, sp, #0x200
 7a4:	ldp	x0, x1, [x0, #-200]
 7a8:	add	x2, sp, #0x400
 7ac:	stp	x0, x1, [x2, #-96]
 7b0:	ldr	x0, [sp, #104]
 7b4:	ldp	x0, x1, [x0]
 7b8:	add	x2, sp, #0x400
 7bc:	stp	x0, x1, [x2, #-80]
 7c0:	ldr	x0, [sp, #96]
 7c4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 7c8:	mov	w20, w0
 7cc:	ldr	x0, [sp, #120]
 7d0:	mov	x1, x0
 7d4:	mov	x0, #0x50                  	// #80
 7d8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 7dc:	mov	x19, x0
 7e0:	ldr	w7, [sp, #308]
 7e4:	ldr	w0, [sp, #364]
 7e8:	and	w2, w0, #0xffff
 7ec:	str	w20, [sp, #40]
 7f0:	add	x0, sp, #0x400
 7f4:	ldp	x0, x1, [x0, #-80]
 7f8:	stp	x0, x1, [sp, #24]
 7fc:	ldr	x0, [sp, #112]
 800:	str	x0, [sp, #16]
 804:	add	x0, sp, #0x400
 808:	ldp	x0, x1, [x0, #-96]
 80c:	stp	x0, x1, [sp]
 810:	add	x0, sp, #0x400
 814:	ldp	x5, x6, [x0, #-112]
 818:	mov	w4, w2
 81c:	ldr	w3, [sp, #1144]
 820:	ldr	w2, [sp, #1148]
 824:	mov	w1, w7
 828:	mov	x0, x19
 82c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 830:	str	x19, [sp, #160]
 834:	add	x1, sp, #0xaf
 838:	add	x0, sp, #0xc0
 83c:	add	x2, sp, #0x3c0
 840:	mov	x8, x2
 844:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 848:	ldr	x0, [sp, #120]
 84c:	add	x0, x0, #0xb8
 850:	add	x1, sp, #0xa0
 854:	add	x2, sp, #0x3d0
 858:	mov	x8, x2
 85c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 860:	add	x1, sp, #0x3d0
 864:	add	x0, sp, #0x3c0
 868:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 86c:	ldrb	w0, [sp, #175]
 870:	cmp	w0, #0x0
 874:	b.ne	904 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x858>  // b.any
 878:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 87c:	add	x3, x0, #0x0
 880:	mov	w2, #0xbc                  	// #188
 884:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 888:	add	x1, x0, #0x0
 88c:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 890:	add	x0, x0, #0x0
 894:	bl	0 <__assert_fail>
 898:	ldr	w0, [sp, #364]
 89c:	cmp	w0, #0x39
 8a0:	b.eq	8d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x82c>  // b.none
 8a4:	add	x0, sp, #0xc0
 8a8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8ac:	ldr	x0, [x0]
 8b0:	ldr	x2, [sp, #104]
 8b4:	ldr	x1, [sp, #96]
 8b8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8bc:	and	w0, w0, #0xff
 8c0:	eor	w0, w0, #0x1
 8c4:	and	w0, w0, #0xff
 8c8:	cmp	w0, #0x0
 8cc:	b.eq	8d8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x82c>  // b.none
 8d0:	mov	w0, #0x1                   	// #1
 8d4:	b	8dc <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x830>
 8d8:	mov	w0, #0x0                   	// #0
 8dc:	cmp	w0, #0x0
 8e0:	b.eq	904 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x858>  // b.none
 8e4:	add	x0, sp, #0xc0
 8e8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8ec:	ldr	x1, [x0]
 8f0:	add	x0, sp, #0x3f8
 8f4:	mov	w2, #0x1                   	// #1
 8f8:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 8fc:	ldr	x0, [sp, #1016]
 900:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 904:	ldr	x0, [sp, #120]
 908:	add	x0, x0, #0xb8
 90c:	add	x1, sp, #0x420
 910:	mov	x8, x1
 914:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 918:	add	x1, sp, #0x420
 91c:	add	x0, sp, #0x400
 920:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 924:	add	x1, sp, #0x400
 928:	add	x0, sp, #0xc0
 92c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 930:	and	w0, w0, #0xff
 934:	cmp	w0, #0x0
 938:	b.ne	95c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8b0>  // b.any
 93c:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 940:	add	x3, x0, #0x0
 944:	mov	w2, #0xc5                  	// #197
 948:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 94c:	add	x1, x0, #0x0
 950:	adrp	x0, 0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 954:	add	x0, x0, #0x0
 958:	bl	0 <__assert_fail>
 95c:	ldr	w0, [sp, #364]
 960:	cmp	w0, #0x2e
 964:	b.ne	990 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8e4>  // b.any
 968:	ldr	x0, [sp, #112]
 96c:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 970:	and	w0, w0, #0xffff
 974:	cmp	w0, #0x13
 978:	b.eq	990 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8e4>  // b.none
 97c:	ldr	x0, [sp, #112]
 980:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 984:	and	w0, w0, #0xffff
 988:	cmp	w0, #0x2
 98c:	b.ne	99c <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8f0>  // b.any
 990:	ldr	w0, [sp, #364]
 994:	cmp	w0, #0x17
 998:	b.ne	9a4 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8f8>  // b.any
 99c:	mov	w0, #0x1                   	// #1
 9a0:	b	9a8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x8fc>
 9a4:	mov	w0, #0x0                   	// #0
 9a8:	cmp	w0, #0x0
 9ac:	b.eq	9d0 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x924>  // b.none
 9b0:	add	x0, sp, #0xc0
 9b4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9b8:	ldr	x1, [x0]
 9bc:	add	x0, sp, #0x440
 9c0:	mov	w2, #0x1                   	// #1
 9c4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9c8:	ldr	x0, [sp, #1088]
 9cc:	b	9e8 <_ZN4llvm15DeclContextTree19getChildDeclContextERNS_11DeclContextERKNS_8DWARFDieERNS_11CompileUnitERNS_10StrongTypeINS_24NonRelocatableStringpoolENS_9UniqueTagEEEb+0x93c>
 9d0:	add	x0, sp, #0xc0
 9d4:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9d8:	ldr	x1, [x0]
 9dc:	add	x0, sp, #0x448
 9e0:	bl	0 <_ZN4llvm11DeclContext14setLastSeenDIEERNS_11CompileUnitERKNS_8DWARFDieE>
 9e4:	ldr	x0, [sp, #1096]
 9e8:	ldp	x19, x20, [sp, #64]
 9ec:	ldp	x29, x30, [sp, #48]
 9f0:	add	sp, sp, #0x480
 9f4:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_Znwm>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZdlPvm>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt14numeric_limitsImE3maxEv:

0000000000000000 <_ZNSt14numeric_limitsImE3maxEv>:
   0:	mov	x0, #0xffffffffffffffff    	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm9hash_codeC2Em:

0000000000000000 <_ZN4llvm9hash_codeC1Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9hash_codecvmEv:

0000000000000000 <_ZNK4llvm9hash_codecvmEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7hashing6detail7fetch64EPKc:

0000000000000000 <_ZN4llvm7hashing6detail7fetch64EPKc>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail7fetch32EPKc:

0000000000000000 <_ZN4llvm7hashing6detail7fetch32EPKc>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	str	w0, [sp, #28]
  14:	ldr	w0, [sp, #28]
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail6rotateEmm:

0000000000000000 <_ZN4llvm7hashing6detail6rotateEmm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	cmp	x0, #0x0
  14:	b.eq	2c <_ZN4llvm7hashing6detail6rotateEmm+0x2c>  // b.none
  18:	ldr	x0, [sp]
  1c:	mov	w1, w0
  20:	ldr	x0, [sp, #8]
  24:	ror	x0, x0, x1
  28:	b	30 <_ZN4llvm7hashing6detail6rotateEmm+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm7hashing6detail9shift_mixEm:

0000000000000000 <_ZN4llvm7hashing6detail9shift_mixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	lsr	x1, x0, #47
  10:	ldr	x0, [sp, #8]
  14:	eor	x0, x1, x0
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail13hash_16_bytesEmm:

0000000000000000 <_ZN4llvm7hashing6detail13hash_16_bytesEmm>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	mov	x0, #0x2d69                	// #11625
  10:	movk	x0, #0xeb38, lsl #16
  14:	movk	x0, #0xea08, lsl #32
  18:	movk	x0, #0x9ddf, lsl #48
  1c:	str	x0, [sp, #40]
  20:	ldr	x1, [sp, #8]
  24:	ldr	x0, [sp]
  28:	eor	x1, x1, x0
  2c:	mov	x0, #0x2d69                	// #11625
  30:	movk	x0, #0xeb38, lsl #16
  34:	movk	x0, #0xea08, lsl #32
  38:	movk	x0, #0x9ddf, lsl #48
  3c:	mul	x0, x1, x0
  40:	str	x0, [sp, #32]
  44:	ldr	x0, [sp, #32]
  48:	lsr	x0, x0, #47
  4c:	ldr	x1, [sp, #32]
  50:	eor	x0, x1, x0
  54:	str	x0, [sp, #32]
  58:	ldr	x1, [sp]
  5c:	ldr	x0, [sp, #32]
  60:	eor	x1, x1, x0
  64:	mov	x0, #0x2d69                	// #11625
  68:	movk	x0, #0xeb38, lsl #16
  6c:	movk	x0, #0xea08, lsl #32
  70:	movk	x0, #0x9ddf, lsl #48
  74:	mul	x0, x1, x0
  78:	str	x0, [sp, #24]
  7c:	ldr	x0, [sp, #24]
  80:	lsr	x0, x0, #47
  84:	ldr	x1, [sp, #24]
  88:	eor	x0, x1, x0
  8c:	str	x0, [sp, #24]
  90:	ldr	x1, [sp, #24]
  94:	mov	x0, #0x2d69                	// #11625
  98:	movk	x0, #0xeb38, lsl #16
  9c:	movk	x0, #0xea08, lsl #32
  a0:	movk	x0, #0x9ddf, lsl #48
  a4:	mul	x0, x1, x0
  a8:	str	x0, [sp, #24]
  ac:	ldr	x0, [sp, #24]
  b0:	add	sp, sp, #0x30
  b4:	ret

Disassembly of section .text._ZN4llvm7hashing6detail15hash_1to3_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail15hash_1to3_bytesEPKcmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldrb	w0, [x0]
  1c:	strb	w0, [sp, #63]
  20:	ldr	x0, [sp, #32]
  24:	lsr	x0, x0, #1
  28:	ldr	x1, [sp, #40]
  2c:	add	x0, x1, x0
  30:	ldrb	w0, [x0]
  34:	strb	w0, [sp, #62]
  38:	ldr	x0, [sp, #32]
  3c:	sub	x0, x0, #0x1
  40:	ldr	x1, [sp, #40]
  44:	add	x0, x1, x0
  48:	ldrb	w0, [x0]
  4c:	strb	w0, [sp, #61]
  50:	ldrb	w1, [sp, #63]
  54:	ldrb	w0, [sp, #62]
  58:	lsl	w0, w0, #8
  5c:	add	w0, w1, w0
  60:	str	w0, [sp, #56]
  64:	ldr	x0, [sp, #32]
  68:	mov	w1, w0
  6c:	ldrb	w0, [sp, #61]
  70:	lsl	w0, w0, #2
  74:	add	w0, w1, w0
  78:	str	w0, [sp, #52]
  7c:	ldr	w1, [sp, #56]
  80:	mov	x0, #0x404f                	// #16463
  84:	movk	x0, #0x2f90, lsl #16
  88:	movk	x0, #0x6a3b, lsl #32
  8c:	movk	x0, #0x9ae1, lsl #48
  90:	mul	x1, x1, x0
  94:	ldr	w2, [sp, #52]
  98:	mov	x0, #0x6557                	// #25943
  9c:	movk	x0, #0x509e, lsl #16
  a0:	movk	x0, #0xd7c7, lsl #32
  a4:	movk	x0, #0xc949, lsl #48
  a8:	mul	x0, x2, x0
  ac:	eor	x1, x1, x0
  b0:	ldr	x0, [sp, #24]
  b4:	eor	x0, x1, x0
  b8:	bl	0 <_ZN4llvm7hashing6detail15hash_1to3_bytesEPKcmm>
  bc:	mov	x1, x0
  c0:	mov	x0, #0x404f                	// #16463
  c4:	movk	x0, #0x2f90, lsl #16
  c8:	movk	x0, #0x6a3b, lsl #32
  cc:	movk	x0, #0x9ae1, lsl #48
  d0:	mul	x0, x1, x0
  d4:	ldp	x29, x30, [sp], #64
  d8:	ret

Disassembly of section .text._ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>
  20:	mov	w0, w0
  24:	str	x0, [sp, #72]
  28:	ldr	x0, [sp, #72]
  2c:	lsl	x1, x0, #3
  30:	ldr	x0, [sp, #48]
  34:	add	x19, x1, x0
  38:	ldr	x0, [sp, #48]
  3c:	sub	x0, x0, #0x4
  40:	ldr	x1, [sp, #56]
  44:	add	x0, x1, x0
  48:	bl	0 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #40]
  54:	eor	x0, x1, x0
  58:	mov	x1, x0
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm7hashing6detail15hash_4to8_bytesEPKcmm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #80
  6c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  20:	str	x0, [sp, #72]
  24:	ldr	x0, [sp, #48]
  28:	sub	x0, x0, #0x8
  2c:	ldr	x1, [sp, #56]
  30:	add	x0, x1, x0
  34:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  38:	str	x0, [sp, #64]
  3c:	ldr	x1, [sp, #40]
  40:	ldr	x0, [sp, #72]
  44:	eor	x19, x1, x0
  48:	ldr	x1, [sp, #64]
  4c:	ldr	x0, [sp, #48]
  50:	add	x0, x1, x0
  54:	ldr	x1, [sp, #48]
  58:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  5c:	mov	x1, x0
  60:	mov	x0, x19
  64:	bl	0 <_ZN4llvm7hashing6detail16hash_9to16_bytesEPKcmm>
  68:	mov	x1, x0
  6c:	ldr	x0, [sp, #64]
  70:	eor	x0, x1, x0
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  20:	mov	x1, x0
  24:	mov	x0, #0xf273                	// #62067
  28:	movk	x0, #0xbe98, lsl #16
  2c:	movk	x0, #0xb66f, lsl #32
  30:	movk	x0, #0xb492, lsl #48
  34:	mul	x0, x1, x0
  38:	str	x0, [sp, #88]
  3c:	ldr	x0, [sp, #56]
  40:	add	x0, x0, #0x8
  44:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  48:	str	x0, [sp, #80]
  4c:	ldr	x0, [sp, #48]
  50:	sub	x0, x0, #0x8
  54:	ldr	x1, [sp, #56]
  58:	add	x0, x1, x0
  5c:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  60:	mov	x1, x0
  64:	mov	x0, #0x404f                	// #16463
  68:	movk	x0, #0x2f90, lsl #16
  6c:	movk	x0, #0x6a3b, lsl #32
  70:	movk	x0, #0x9ae1, lsl #48
  74:	mul	x0, x1, x0
  78:	str	x0, [sp, #72]
  7c:	ldr	x0, [sp, #48]
  80:	sub	x0, x0, #0x10
  84:	ldr	x1, [sp, #56]
  88:	add	x0, x1, x0
  8c:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  90:	mov	x1, x0
  94:	mov	x0, #0x3127                	// #12583
  98:	movk	x0, #0x97cb, lsl #16
  9c:	movk	x0, #0xc85c, lsl #32
  a0:	movk	x0, #0xc3a5, lsl #48
  a4:	mul	x0, x1, x0
  a8:	str	x0, [sp, #64]
  ac:	ldr	x1, [sp, #88]
  b0:	ldr	x0, [sp, #80]
  b4:	sub	x0, x1, x0
  b8:	mov	x1, #0x2b                  	// #43
  bc:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  c0:	mov	x19, x0
  c4:	ldr	x1, [sp, #72]
  c8:	ldr	x0, [sp, #40]
  cc:	eor	x0, x1, x0
  d0:	mov	x1, #0x1e                  	// #30
  d4:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
  d8:	add	x1, x19, x0
  dc:	ldr	x0, [sp, #64]
  e0:	add	x19, x1, x0
  e4:	ldr	x1, [sp, #80]
  e8:	mov	x0, #0x6557                	// #25943
  ec:	movk	x0, #0x509e, lsl #16
  f0:	movk	x0, #0xd7c7, lsl #32
  f4:	movk	x0, #0xc949, lsl #48
  f8:	eor	x0, x1, x0
  fc:	mov	x1, #0x14                  	// #20
 100:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
 104:	mov	x1, x0
 108:	ldr	x0, [sp, #88]
 10c:	add	x1, x1, x0
 110:	ldr	x0, [sp, #72]
 114:	sub	x1, x1, x0
 118:	ldr	x0, [sp, #48]
 11c:	add	x1, x1, x0
 120:	ldr	x0, [sp, #40]
 124:	add	x0, x1, x0
 128:	mov	x1, x0
 12c:	mov	x0, x19
 130:	bl	0 <_ZN4llvm7hashing6detail17hash_17to32_bytesEPKcmm>
 134:	ldr	x19, [sp, #16]
 138:	ldp	x29, x30, [sp], #96
 13c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	add	x0, x0, #0x18
  20:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  24:	str	x0, [sp, #136]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #48]
  38:	sub	x0, x0, #0x10
  3c:	ldr	x1, [sp, #56]
  40:	add	x0, x1, x0
  44:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #48]
  50:	add	x1, x1, x0
  54:	mov	x0, #0x3127                	// #12583
  58:	movk	x0, #0x97cb, lsl #16
  5c:	movk	x0, #0xc85c, lsl #32
  60:	movk	x0, #0xc3a5, lsl #48
  64:	mul	x0, x1, x0
  68:	add	x0, x19, x0
  6c:	str	x0, [sp, #128]
  70:	ldr	x1, [sp, #128]
  74:	ldr	x0, [sp, #136]
  78:	add	x0, x1, x0
  7c:	mov	x1, #0x34                  	// #52
  80:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  84:	str	x0, [sp, #120]
  88:	mov	x1, #0x25                  	// #37
  8c:	ldr	x0, [sp, #128]
  90:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  94:	str	x0, [sp, #112]
  98:	ldr	x0, [sp, #56]
  9c:	add	x0, x0, #0x8
  a0:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  a4:	mov	x1, x0
  a8:	ldr	x0, [sp, #128]
  ac:	add	x0, x0, x1
  b0:	str	x0, [sp, #128]
  b4:	mov	x1, #0x7                   	// #7
  b8:	ldr	x0, [sp, #128]
  bc:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  c0:	mov	x1, x0
  c4:	ldr	x0, [sp, #112]
  c8:	add	x0, x0, x1
  cc:	str	x0, [sp, #112]
  d0:	ldr	x0, [sp, #56]
  d4:	add	x0, x0, #0x10
  d8:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
  dc:	mov	x1, x0
  e0:	ldr	x0, [sp, #128]
  e4:	add	x0, x0, x1
  e8:	str	x0, [sp, #128]
  ec:	ldr	x1, [sp, #128]
  f0:	ldr	x0, [sp, #136]
  f4:	add	x0, x1, x0
  f8:	str	x0, [sp, #104]
  fc:	mov	x1, #0x1f                  	// #31
 100:	ldr	x0, [sp, #128]
 104:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 108:	mov	x1, x0
 10c:	ldr	x0, [sp, #120]
 110:	add	x0, x1, x0
 114:	ldr	x1, [sp, #112]
 118:	add	x0, x1, x0
 11c:	str	x0, [sp, #96]
 120:	ldr	x0, [sp, #56]
 124:	add	x0, x0, #0x10
 128:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 12c:	mov	x19, x0
 130:	ldr	x0, [sp, #48]
 134:	sub	x0, x0, #0x20
 138:	ldr	x1, [sp, #56]
 13c:	add	x0, x1, x0
 140:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 144:	add	x0, x19, x0
 148:	str	x0, [sp, #128]
 14c:	ldr	x0, [sp, #48]
 150:	sub	x0, x0, #0x8
 154:	ldr	x1, [sp, #56]
 158:	add	x0, x1, x0
 15c:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 160:	str	x0, [sp, #136]
 164:	ldr	x1, [sp, #128]
 168:	ldr	x0, [sp, #136]
 16c:	add	x0, x1, x0
 170:	mov	x1, #0x34                  	// #52
 174:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 178:	str	x0, [sp, #120]
 17c:	mov	x1, #0x25                  	// #37
 180:	ldr	x0, [sp, #128]
 184:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 188:	str	x0, [sp, #112]
 18c:	ldr	x0, [sp, #48]
 190:	sub	x0, x0, #0x18
 194:	ldr	x1, [sp, #56]
 198:	add	x0, x1, x0
 19c:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 1a0:	mov	x1, x0
 1a4:	ldr	x0, [sp, #128]
 1a8:	add	x0, x0, x1
 1ac:	str	x0, [sp, #128]
 1b0:	mov	x1, #0x7                   	// #7
 1b4:	ldr	x0, [sp, #128]
 1b8:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 1bc:	mov	x1, x0
 1c0:	ldr	x0, [sp, #112]
 1c4:	add	x0, x0, x1
 1c8:	str	x0, [sp, #112]
 1cc:	ldr	x0, [sp, #48]
 1d0:	sub	x0, x0, #0x10
 1d4:	ldr	x1, [sp, #56]
 1d8:	add	x0, x1, x0
 1dc:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 1e0:	mov	x1, x0
 1e4:	ldr	x0, [sp, #128]
 1e8:	add	x0, x0, x1
 1ec:	str	x0, [sp, #128]
 1f0:	ldr	x1, [sp, #128]
 1f4:	ldr	x0, [sp, #136]
 1f8:	add	x0, x1, x0
 1fc:	str	x0, [sp, #88]
 200:	mov	x1, #0x1f                  	// #31
 204:	ldr	x0, [sp, #128]
 208:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 20c:	mov	x1, x0
 210:	ldr	x0, [sp, #120]
 214:	add	x0, x1, x0
 218:	ldr	x1, [sp, #112]
 21c:	add	x0, x1, x0
 220:	str	x0, [sp, #80]
 224:	ldr	x1, [sp, #104]
 228:	ldr	x0, [sp, #80]
 22c:	add	x1, x1, x0
 230:	mov	x0, #0x404f                	// #16463
 234:	movk	x0, #0x2f90, lsl #16
 238:	movk	x0, #0x6a3b, lsl #32
 23c:	movk	x0, #0x9ae1, lsl #48
 240:	mul	x1, x1, x0
 244:	ldr	x2, [sp, #88]
 248:	ldr	x0, [sp, #96]
 24c:	add	x2, x2, x0
 250:	mov	x0, #0x3127                	// #12583
 254:	movk	x0, #0x97cb, lsl #16
 258:	movk	x0, #0xc85c, lsl #32
 25c:	movk	x0, #0xc3a5, lsl #48
 260:	mul	x0, x2, x0
 264:	add	x0, x1, x0
 268:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 26c:	str	x0, [sp, #72]
 270:	ldr	x1, [sp, #72]
 274:	mov	x0, #0x3127                	// #12583
 278:	movk	x0, #0x97cb, lsl #16
 27c:	movk	x0, #0xc85c, lsl #32
 280:	movk	x0, #0xc3a5, lsl #48
 284:	mul	x1, x1, x0
 288:	ldr	x0, [sp, #40]
 28c:	eor	x1, x1, x0
 290:	ldr	x0, [sp, #96]
 294:	add	x0, x1, x0
 298:	bl	0 <_ZN4llvm7hashing6detail17hash_33to64_bytesEPKcmm>
 29c:	mov	x1, x0
 2a0:	mov	x0, #0x404f                	// #16463
 2a4:	movk	x0, #0x2f90, lsl #16
 2a8:	movk	x0, #0x6a3b, lsl #32
 2ac:	movk	x0, #0x9ae1, lsl #48
 2b0:	mul	x0, x1, x0
 2b4:	ldr	x19, [sp, #16]
 2b8:	ldp	x29, x30, [sp], #144
 2bc:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_shortEPKcmm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x3
  1c:	b.ls	40 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x40>  // b.plast
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, #0x8
  28:	b.hi	40 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x40>  // b.pmore
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x1, [sp, #32]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  3c:	b	f0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xf0>
  40:	ldr	x0, [sp, #32]
  44:	cmp	x0, #0x8
  48:	b.ls	6c <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x6c>  // b.plast
  4c:	ldr	x0, [sp, #32]
  50:	cmp	x0, #0x10
  54:	b.hi	6c <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x6c>  // b.pmore
  58:	ldr	x2, [sp, #24]
  5c:	ldr	x1, [sp, #32]
  60:	ldr	x0, [sp, #40]
  64:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  68:	b	f0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xf0>
  6c:	ldr	x0, [sp, #32]
  70:	cmp	x0, #0x10
  74:	b.ls	98 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x98>  // b.plast
  78:	ldr	x0, [sp, #32]
  7c:	cmp	x0, #0x20
  80:	b.hi	98 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0x98>  // b.pmore
  84:	ldr	x2, [sp, #24]
  88:	ldr	x1, [sp, #32]
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  94:	b	f0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xf0>
  98:	ldr	x0, [sp, #32]
  9c:	cmp	x0, #0x20
  a0:	b.ls	b8 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xb8>  // b.plast
  a4:	ldr	x2, [sp, #24]
  a8:	ldr	x1, [sp, #32]
  ac:	ldr	x0, [sp, #40]
  b0:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  b4:	b	f0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xf0>
  b8:	ldr	x0, [sp, #32]
  bc:	cmp	x0, #0x0
  c0:	b.eq	d8 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xd8>  // b.none
  c4:	ldr	x2, [sp, #24]
  c8:	ldr	x1, [sp, #32]
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm>
  d4:	b	f0 <_ZN4llvm7hashing6detail10hash_shortEPKcmm+0xf0>
  d8:	ldr	x1, [sp, #24]
  dc:	mov	x0, #0x404f                	// #16463
  e0:	movk	x0, #0x2f90, lsl #16
  e4:	movk	x0, #0x6a3b, lsl #32
  e8:	movk	x0, #0x9ae1, lsl #48
  ec:	eor	x0, x1, x0
  f0:	ldp	x29, x30, [sp], #48
  f4:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state6createEPKcm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	stp	xzr, xzr, [x19]
  1c:	stp	xzr, xzr, [x19, #16]
  20:	stp	xzr, xzr, [x19, #32]
  24:	str	xzr, [x19, #48]
  28:	ldr	x0, [sp, #32]
  2c:	str	x0, [x19, #8]
  30:	mov	x1, #0xf273                	// #62067
  34:	movk	x1, #0xbe98, lsl #16
  38:	movk	x1, #0xb66f, lsl #32
  3c:	movk	x1, #0xb492, lsl #48
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  48:	str	x0, [x19, #16]
  4c:	ldr	x1, [sp, #32]
  50:	mov	x0, #0xf273                	// #62067
  54:	movk	x0, #0xbe98, lsl #16
  58:	movk	x0, #0xb66f, lsl #32
  5c:	movk	x0, #0xb492, lsl #48
  60:	eor	x0, x1, x0
  64:	mov	x1, #0x31                  	// #49
  68:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  6c:	str	x0, [x19, #24]
  70:	ldr	x1, [sp, #32]
  74:	mov	x0, #0xf273                	// #62067
  78:	movk	x0, #0xbe98, lsl #16
  7c:	movk	x0, #0xb66f, lsl #32
  80:	movk	x0, #0xb492, lsl #48
  84:	mul	x0, x1, x0
  88:	str	x0, [x19, #32]
  8c:	ldr	x0, [sp, #32]
  90:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  94:	str	x0, [x19, #40]
  98:	ldr	x0, [x19, #32]
  9c:	ldr	x1, [x19, #40]
  a0:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  a4:	str	x0, [x19, #48]
  a8:	ldr	x1, [sp, #40]
  ac:	mov	x0, x19
  b0:	bl	0 <_ZN4llvm7hashing6detail10hash_state6createEPKcm>
  b4:	nop
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #48
  c0:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #48]
  28:	ldr	x0, [x0]
  2c:	add	x1, x1, x0
  30:	ldr	x0, [sp, #48]
  34:	str	x1, [x0]
  38:	ldr	x0, [sp, #56]
  3c:	add	x0, x0, #0x18
  40:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  44:	str	x0, [sp, #72]
  48:	ldr	x0, [sp, #40]
  4c:	ldr	x1, [x0]
  50:	ldr	x0, [sp, #48]
  54:	ldr	x0, [x0]
  58:	add	x1, x1, x0
  5c:	ldr	x0, [sp, #72]
  60:	add	x0, x1, x0
  64:	mov	x1, #0x15                  	// #21
  68:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  6c:	mov	x1, x0
  70:	ldr	x0, [sp, #40]
  74:	str	x1, [x0]
  78:	ldr	x0, [sp, #48]
  7c:	ldr	x0, [x0]
  80:	str	x0, [sp, #64]
  84:	ldr	x0, [sp, #56]
  88:	add	x0, x0, #0x8
  8c:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  90:	mov	x19, x0
  94:	ldr	x0, [sp, #56]
  98:	add	x0, x0, #0x10
  9c:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  a0:	add	x1, x19, x0
  a4:	ldr	x0, [sp, #48]
  a8:	ldr	x0, [x0]
  ac:	add	x1, x1, x0
  b0:	ldr	x0, [sp, #48]
  b4:	str	x1, [x0]
  b8:	ldr	x0, [sp, #48]
  bc:	ldr	x0, [x0]
  c0:	mov	x1, #0x2c                  	// #44
  c4:	bl	0 <_ZN4llvm7hashing6detail10hash_state12mix_32_bytesEPKcRmS5_>
  c8:	mov	x1, x0
  cc:	ldr	x0, [sp, #64]
  d0:	add	x1, x1, x0
  d4:	ldr	x0, [sp, #40]
  d8:	ldr	x0, [x0]
  dc:	add	x1, x1, x0
  e0:	ldr	x0, [sp, #40]
  e4:	str	x1, [x0]
  e8:	ldr	x0, [sp, #48]
  ec:	ldr	x1, [x0]
  f0:	ldr	x0, [sp, #72]
  f4:	add	x1, x1, x0
  f8:	ldr	x0, [sp, #48]
  fc:	str	x1, [x0]
 100:	nop
 104:	ldr	x19, [sp, #16]
 108:	ldp	x29, x30, [sp], #80
 10c:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state3mixEPKc:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #8]
  24:	add	x1, x1, x0
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x0, [x0, #24]
  30:	add	x19, x1, x0
  34:	ldr	x0, [sp, #32]
  38:	add	x0, x0, #0x8
  3c:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  40:	add	x0, x19, x0
  44:	mov	x1, #0x25                  	// #37
  48:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  4c:	mov	x1, x0
  50:	mov	x0, #0xf273                	// #62067
  54:	movk	x0, #0xbe98, lsl #16
  58:	movk	x0, #0xb66f, lsl #32
  5c:	movk	x0, #0xb492, lsl #48
  60:	mul	x1, x1, x0
  64:	ldr	x0, [sp, #40]
  68:	str	x1, [x0]
  6c:	ldr	x0, [sp, #40]
  70:	ldr	x1, [x0, #8]
  74:	ldr	x0, [sp, #40]
  78:	ldr	x0, [x0, #32]
  7c:	add	x19, x1, x0
  80:	ldr	x0, [sp, #32]
  84:	add	x0, x0, #0x30
  88:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  8c:	add	x0, x19, x0
  90:	mov	x1, #0x2a                  	// #42
  94:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  98:	mov	x1, x0
  9c:	mov	x0, #0xf273                	// #62067
  a0:	movk	x0, #0xbe98, lsl #16
  a4:	movk	x0, #0xb66f, lsl #32
  a8:	movk	x0, #0xb492, lsl #48
  ac:	mul	x1, x1, x0
  b0:	ldr	x0, [sp, #40]
  b4:	str	x1, [x0, #8]
  b8:	ldr	x0, [sp, #40]
  bc:	ldr	x1, [x0]
  c0:	ldr	x0, [sp, #40]
  c4:	ldr	x0, [x0, #48]
  c8:	eor	x1, x1, x0
  cc:	ldr	x0, [sp, #40]
  d0:	str	x1, [x0]
  d4:	ldr	x0, [sp, #40]
  d8:	ldr	x19, [x0, #24]
  dc:	ldr	x0, [sp, #32]
  e0:	add	x0, x0, #0x28
  e4:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
  e8:	add	x1, x19, x0
  ec:	ldr	x0, [sp, #40]
  f0:	ldr	x0, [x0, #8]
  f4:	add	x1, x1, x0
  f8:	ldr	x0, [sp, #40]
  fc:	str	x1, [x0, #8]
 100:	ldr	x0, [sp, #40]
 104:	ldr	x1, [x0, #16]
 108:	ldr	x0, [sp, #40]
 10c:	ldr	x0, [x0, #40]
 110:	add	x0, x1, x0
 114:	mov	x1, #0x21                  	// #33
 118:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 11c:	mov	x1, x0
 120:	mov	x0, #0xf273                	// #62067
 124:	movk	x0, #0xbe98, lsl #16
 128:	movk	x0, #0xb66f, lsl #32
 12c:	movk	x0, #0xb492, lsl #48
 130:	mul	x1, x1, x0
 134:	ldr	x0, [sp, #40]
 138:	str	x1, [x0, #16]
 13c:	ldr	x0, [sp, #40]
 140:	ldr	x1, [x0, #32]
 144:	mov	x0, #0xf273                	// #62067
 148:	movk	x0, #0xbe98, lsl #16
 14c:	movk	x0, #0xb66f, lsl #32
 150:	movk	x0, #0xb492, lsl #48
 154:	mul	x1, x1, x0
 158:	ldr	x0, [sp, #40]
 15c:	str	x1, [x0, #24]
 160:	ldr	x0, [sp, #40]
 164:	ldr	x1, [x0]
 168:	ldr	x0, [sp, #40]
 16c:	ldr	x0, [x0, #40]
 170:	add	x1, x1, x0
 174:	ldr	x0, [sp, #40]
 178:	str	x1, [x0, #32]
 17c:	ldr	x0, [sp, #40]
 180:	add	x1, x0, #0x18
 184:	ldr	x0, [sp, #40]
 188:	add	x0, x0, #0x20
 18c:	mov	x2, x0
 190:	ldr	x0, [sp, #32]
 194:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 198:	ldr	x0, [sp, #40]
 19c:	ldr	x1, [x0, #16]
 1a0:	ldr	x0, [sp, #40]
 1a4:	ldr	x0, [x0, #48]
 1a8:	add	x1, x1, x0
 1ac:	ldr	x0, [sp, #40]
 1b0:	str	x1, [x0, #40]
 1b4:	ldr	x0, [sp, #40]
 1b8:	ldr	x19, [x0, #8]
 1bc:	ldr	x0, [sp, #32]
 1c0:	add	x0, x0, #0x10
 1c4:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 1c8:	add	x1, x19, x0
 1cc:	ldr	x0, [sp, #40]
 1d0:	str	x1, [x0, #48]
 1d4:	ldr	x0, [sp, #32]
 1d8:	add	x3, x0, #0x20
 1dc:	ldr	x0, [sp, #40]
 1e0:	add	x1, x0, #0x28
 1e4:	ldr	x0, [sp, #40]
 1e8:	add	x0, x0, #0x30
 1ec:	mov	x2, x0
 1f0:	mov	x0, x3
 1f4:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 1f8:	ldr	x0, [sp, #40]
 1fc:	add	x0, x0, #0x10
 200:	ldr	x1, [sp, #40]
 204:	bl	0 <_ZN4llvm7hashing6detail10hash_state3mixEPKc>
 208:	nop
 20c:	ldr	x19, [sp, #16]
 210:	ldp	x29, x30, [sp], #48
 214:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_state8finalizeEm:

0000000000000000 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x2, [x0, #24]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #40]
  24:	mov	x1, x0
  28:	mov	x0, x2
  2c:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #40]
  38:	ldr	x0, [x0, #8]
  3c:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  40:	mov	x1, x0
  44:	mov	x0, #0xf273                	// #62067
  48:	movk	x0, #0xbe98, lsl #16
  4c:	movk	x0, #0xb66f, lsl #32
  50:	movk	x0, #0xb492, lsl #48
  54:	mul	x0, x1, x0
  58:	add	x1, x19, x0
  5c:	ldr	x0, [sp, #40]
  60:	ldr	x0, [x0, #16]
  64:	add	x19, x1, x0
  68:	ldr	x0, [sp, #40]
  6c:	ldr	x2, [x0, #32]
  70:	ldr	x0, [sp, #40]
  74:	ldr	x0, [x0, #48]
  78:	mov	x1, x0
  7c:	mov	x0, x2
  80:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  84:	mov	x20, x0
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  90:	mov	x1, x0
  94:	mov	x0, #0xf273                	// #62067
  98:	movk	x0, #0xbe98, lsl #16
  9c:	movk	x0, #0xb66f, lsl #32
  a0:	movk	x0, #0xb492, lsl #48
  a4:	mul	x0, x1, x0
  a8:	add	x1, x20, x0
  ac:	ldr	x0, [sp, #40]
  b0:	ldr	x0, [x0]
  b4:	add	x0, x1, x0
  b8:	mov	x1, x0
  bc:	mov	x0, x19
  c0:	bl	0 <_ZN4llvm7hashing6detail10hash_state8finalizeEm>
  c4:	ldp	x19, x20, [sp, #16]
  c8:	ldp	x29, x30, [sp], #48
  cc:	ret

Disassembly of section .text._ZN4llvm7hashing6detail18get_execution_seedEv:

0000000000000000 <_ZN4llvm7hashing6detail18get_execution_seedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x0, #0x8ccd                	// #36045
   c:	movk	x0, #0xed55, lsl #16
  10:	movk	x0, #0xafd7, lsl #32
  14:	movk	x0, #0xff51, lsl #48
  18:	str	x0, [sp, #24]
  1c:	adrp	x0, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  20:	ldr	x0, [x0]
  24:	ldarb	w0, [x0]
  28:	and	w0, w0, #0xff
  2c:	and	w0, w0, #0x1
  30:	cmp	w0, #0x0
  34:	cset	w0, eq  // eq = none
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.eq	b0 <_ZN4llvm7hashing6detail18get_execution_seedEv+0xb0>  // b.none
  44:	adrp	x0, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  48:	ldr	x0, [x0]
  4c:	bl	0 <__cxa_guard_acquire>
  50:	cmp	w0, #0x0
  54:	cset	w0, ne  // ne = any
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	b.eq	b0 <_ZN4llvm7hashing6detail18get_execution_seedEv+0xb0>  // b.none
  64:	adrp	x0, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
  68:	ldr	x0, [x0]
  6c:	ldr	x0, [x0]
  70:	cmp	x0, #0x0
  74:	b.eq	88 <_ZN4llvm7hashing6detail18get_execution_seedEv+0x88>  // b.none
  78:	adrp	x0, 0 <_ZN4llvm7hashing6detail19fixed_seed_overrideE>
  7c:	ldr	x0, [x0]
  80:	ldr	x0, [x0]
  84:	b	98 <_ZN4llvm7hashing6detail18get_execution_seedEv+0x98>
  88:	mov	x0, #0x8ccd                	// #36045
  8c:	movk	x0, #0xed55, lsl #16
  90:	movk	x0, #0xafd7, lsl #32
  94:	movk	x0, #0xff51, lsl #48
  98:	adrp	x1, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  9c:	ldr	x1, [x1]
  a0:	str	x0, [x1]
  a4:	adrp	x0, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  a8:	ldr	x0, [x0]
  ac:	bl	0 <__cxa_guard_release>
  b0:	adrp	x0, 0 <_ZN4llvm7hashing6detail18get_execution_seedEv>
  b4:	ldr	x0, [x0]
  b8:	ldr	x0, [x0]
  bc:	ldp	x29, x30, [sp], #32
  c0:	ret

Disassembly of section .text._ZN4llvm7hashing6detail10hash_stateC2Ev:

0000000000000000 <_ZN4llvm7hashing6detail10hash_stateC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	ldr	x0, [sp, #8]
  24:	str	xzr, [x0, #24]
  28:	ldr	x0, [sp, #8]
  2c:	str	xzr, [x0, #32]
  30:	ldr	x0, [sp, #8]
  34:	str	xzr, [x0, #40]
  38:	ldr	x0, [sp, #8]
  3c:	str	xzr, [x0, #48]
  40:	nop
  44:	add	sp, sp, #0x10
  48:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helperC2Ev:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helperC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	stp	xzr, xzr, [x0]
  14:	stp	xzr, xzr, [x0, #16]
  18:	stp	xzr, xzr, [x0, #32]
  1c:	stp	xzr, xzr, [x0, #48]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x40
  28:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helperC1Ev>
  2c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helperC1Ev>
  30:	mov	x1, x0
  34:	ldr	x0, [sp, #24]
  38:	str	x1, [x0, #120]
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x0, #0x0
  20:	b.ne	60 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_+0x60>  // b.any
  24:	ldr	x3, [sp, #40]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [sp, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x0, [x0, #120]
  40:	mov	x2, x0
  44:	mov	x0, x3
  48:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  4c:	mov	x1, x0
  50:	add	x0, sp, #0x30
  54:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  58:	ldr	x0, [sp, #48]
  5c:	b	bc <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_+0xbc>
  60:	ldr	x0, [sp, #40]
  64:	ldr	x2, [sp, #16]
  68:	ldr	x1, [sp, #24]
  6c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  70:	ldr	x0, [sp, #40]
  74:	add	x0, x0, #0x40
  78:	ldr	x1, [sp, #40]
  7c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  80:	ldr	x0, [sp, #40]
  84:	ldr	x1, [sp, #24]
  88:	sub	x0, x1, x0
  8c:	mov	x1, x0
  90:	ldr	x0, [sp, #32]
  94:	add	x0, x0, x1
  98:	str	x0, [sp, #32]
  9c:	ldr	x0, [sp, #40]
  a0:	add	x0, x0, #0x40
  a4:	ldr	x1, [sp, #32]
  a8:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  ac:	mov	x1, x0
  b0:	add	x0, sp, #0x38
  b4:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineEmPcS3_>
  b8:	ldr	x0, [sp, #56]
  bc:	ldp	x29, x30, [sp], #64
  c0:	ret

Disassembly of section .text._ZN4llvm13isPowerOf2_64Em:

0000000000000000 <_ZN4llvm13isPowerOf2_64Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	cmp	x0, #0x0
  10:	b.eq	34 <_ZN4llvm13isPowerOf2_64Em+0x34>  // b.none
  14:	ldr	x0, [sp, #8]
  18:	sub	x1, x0, #0x1
  1c:	ldr	x0, [sp, #8]
  20:	and	x0, x1, x0
  24:	cmp	x0, #0x0
  28:	b.ne	34 <_ZN4llvm13isPowerOf2_64Em+0x34>  // b.any
  2c:	mov	w0, #0x1                   	// #1
  30:	b	38 <_ZN4llvm13isPowerOf2_64Em+0x38>
  34:	mov	w0, #0x0                   	// #0
  38:	add	sp, sp, #0x10
  3c:	ret

Disassembly of section .text._ZN4llvm7Log2_64Em:

0000000000000000 <_ZN4llvm7Log2_64Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	w1, #0x2                   	// #2
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm7Log2_64Em>
  18:	mov	w1, w0
  1c:	mov	w0, #0x3f                  	// #63
  20:	sub	w0, w0, w1
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	lsr	x0, x0, #1
  10:	ldr	x1, [sp, #8]
  14:	orr	x0, x1, x0
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	lsr	x0, x0, #2
  24:	ldr	x1, [sp, #8]
  28:	orr	x0, x1, x0
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #8]
  34:	lsr	x0, x0, #4
  38:	ldr	x1, [sp, #8]
  3c:	orr	x0, x1, x0
  40:	str	x0, [sp, #8]
  44:	ldr	x0, [sp, #8]
  48:	lsr	x0, x0, #8
  4c:	ldr	x1, [sp, #8]
  50:	orr	x0, x1, x0
  54:	str	x0, [sp, #8]
  58:	ldr	x0, [sp, #8]
  5c:	lsr	x0, x0, #16
  60:	ldr	x1, [sp, #8]
  64:	orr	x0, x1, x0
  68:	str	x0, [sp, #8]
  6c:	ldr	x0, [sp, #8]
  70:	lsr	x0, x0, #32
  74:	ldr	x1, [sp, #8]
  78:	orr	x0, x1, x0
  7c:	str	x0, [sp, #8]
  80:	ldr	x0, [sp, #8]
  84:	add	x0, x0, #0x1
  88:	add	sp, sp, #0x10
  8c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <malloc>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.ne	4c <_ZN4llvm11safe_mallocEm+0x4c>  // b.any
  24:	ldr	x0, [sp, #24]
  28:	cmp	x0, #0x0
  2c:	b.ne	3c <_ZN4llvm11safe_mallocEm+0x3c>  // b.any
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	b	50 <_ZN4llvm11safe_mallocEm+0x50>
  3c:	mov	w1, #0x1                   	// #1
  40:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  44:	add	x0, x0, #0x0
  48:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  4c:	ldr	x0, [sp, #40]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>  // b.any
  20:	mov	w0, #0x0                   	// #0
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <memcmp>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef5beginEv:

0000000000000000 <_ZNK4llvm9StringRef5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	add	x0, x1, x0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	cmp	x0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef6equalsES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #32]
   c:	stp	x2, x3, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldp	x1, x2, [sp, #16]
  18:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_:

0000000000000000 <_ZN4llvm14DebugEpochBase10HandleBaseC1EPKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp]
  10:	ldr	x0, [sp, #8]
  14:	str	x1, [x0]
  18:	ldr	x0, [sp]
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5AlignC2Em:

0000000000000000 <_ZN4llvm5AlignC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	strb	wzr, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	cmp	x0, #0x0
  20:	b.ne	44 <_ZN4llvm5AlignC1Em+0x44>  // b.any
  24:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4e                  	// #78
  30:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm5AlignC1Em>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5AlignC1Em+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x4f                  	// #79
  64:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	ldr	x0, [sp, #16]
  80:	bl	0 <_ZN4llvm5AlignC1Em>
  84:	and	w1, w0, #0xff
  88:	ldr	x0, [sp, #24]
  8c:	strb	w1, [x0]
  90:	ldr	x0, [sp, #24]
  94:	ldrb	w0, [x0]
  98:	cmp	w0, #0x3f
  9c:	b.ls	c0 <_ZN4llvm5AlignC1Em+0xc0>  // b.plast
  a0:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  a4:	add	x3, x0, #0x0
  a8:	mov	w2, #0x51                  	// #81
  ac:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  b0:	add	x1, x0, #0x0
  b4:	adrp	x0, 0 <_ZN4llvm5AlignC1Em>
  b8:	add	x0, x0, #0x0
  bc:	bl	0 <__assert_fail>
  c0:	nop
  c4:	ldp	x29, x30, [sp], #32
  c8:	ret

Disassembly of section .text._ZNK4llvm5Align5valueEv:

0000000000000000 <_ZNK4llvm5Align5valueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0]
  10:	mov	w1, w0
  14:	mov	x0, #0x1                   	// #1
  18:	lsl	x0, x0, x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm7alignToEmNS_5AlignE:

0000000000000000 <_ZN4llvm7alignToEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	add	x0, sp, #0x10
  14:	bl	0 <_ZN4llvm7alignToEmNS_5AlignE>
  18:	str	x0, [sp, #40]
  1c:	ldr	x1, [sp, #24]
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x1, x0
  28:	sub	x1, x0, #0x1
  2c:	ldr	x0, [sp, #40]
  30:	neg	x0, x0
  34:	and	x0, x1, x0
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZN4llvm9alignAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm9alignAddrEPKvNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x10
  1c:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x1, x0
  2c:	sub	x0, x0, #0x1
  30:	ldr	x1, [sp, #40]
  34:	cmp	x1, x0
  38:	b.ls	5c <_ZN4llvm9alignAddrEPKvNS_5AlignE+0x5c>  // b.plast
  3c:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  40:	add	x3, x0, #0x0
  44:	mov	w2, #0xba                  	// #186
  48:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  4c:	add	x1, x0, #0x0
  50:	adrp	x0, 0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  54:	add	x0, x0, #0x0
  58:	bl	0 <__assert_fail>
  5c:	nop
  60:	ldrb	w1, [sp, #16]
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm9alignAddrEPKvNS_5AlignE>
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm17offsetToAlignmentEmNS_5AlignE:

0000000000000000 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	ldrb	w1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm17offsetToAlignmentEmNS_5AlignE>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #24]
  24:	sub	x0, x1, x0
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE:

0000000000000000 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #16]
  18:	bl	0 <_ZN4llvm19offsetToAlignedAddrEPKvNS_5AlignE>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm18StringMapEntryBaseC2Em:

0000000000000000 <_ZN4llvm18StringMapEntryBaseC1Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xffffffffffffffff    	// #-1
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x1                   	// #1
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #16]
  3c:	ldrb	w0, [x0]
  40:	cmp	w0, #0x0
  44:	b.eq	64 <_ZN4llvm5TwineC1EPKc+0x64>  // b.none
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [sp, #16]
  50:	str	x1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	mov	w1, #0x3                   	// #3
  5c:	strb	w1, [x0, #16]
  60:	b	70 <_ZN4llvm5TwineC1EPKc+0x70>
  64:	ldr	x0, [sp, #24]
  68:	mov	w1, #0x1                   	// #1
  6c:	strb	w1, [x0, #16]
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm5TwineC1EPKc>
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	b.ne	a4 <_ZN4llvm5TwineC1EPKc+0xa4>  // b.any
  84:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  88:	add	x3, x0, #0x0
  8c:	mov	w2, #0x112                 	// #274
  90:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  94:	add	x1, x0, #0x0
  98:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKc>
  9c:	add	x0, x0, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	nop
  a8:	nop
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x6                   	// #6
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x128                 	// #296
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_15SmallVectorImplIcEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv:

0000000000000000 <_ZNK4llvm28DWARFAbbreviationDeclaration6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm19DWARFDebugInfoEntry29getAbbreviationDeclarationPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	30 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x30>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  28:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
  2c:	b	40 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE+0x40>
  30:	add	x0, sp, #0x20
  34:	mov	w1, #0x1                   	// #1
  38:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEE>
  3c:	ldp	x0, x1, [sp, #32]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm:

0000000000000000 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  18:	stp	x0, x1, [sp, #32]
  1c:	add	x1, sp, #0x10
  20:	add	x0, sp, #0x20
  24:	bl	0 <_ZN4llvm5dwarf10toUnsignedERKNS_8OptionalINS_14DWARFFormValueEEEm>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie7isValidEv:

0000000000000000 <_ZNK4llvm8DWARFDie7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	cmp	x0, #0x0
  14:	b.eq	30 <_ZNK4llvm8DWARFDie7isValidEv+0x30>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x0, [x0, #8]
  20:	cmp	x0, #0x0
  24:	b.eq	30 <_ZNK4llvm8DWARFDie7isValidEv+0x30>  // b.none
  28:	mov	w0, #0x1                   	// #1
  2c:	b	34 <_ZNK4llvm8DWARFDie7isValidEv+0x34>
  30:	mov	w0, #0x0                   	// #0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie17getDebugInfoEntryEv:

0000000000000000 <_ZNK4llvm8DWARFDie17getDebugInfoEntryEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv:

0000000000000000 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x3c                  	// #60
  2c:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0, #8]
  4c:	bl	0 <_ZNK4llvm8DWARFDie29getAbbreviationDeclarationPtrEv>
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm8DWARFDie6getTagEv:

0000000000000000 <_ZNK4llvm8DWARFDie6getTagEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.eq	34 <_ZNK4llvm8DWARFDie6getTagEv+0x34>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNK4llvm8DWARFDie6getTagEv>
  2c:	and	w0, w0, #0xffff
  30:	b	38 <_ZNK4llvm8DWARFDie6getTagEv+0x38>
  34:	mov	w0, #0x0                   	// #0
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE:

0000000000000000 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x220
  18:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  1c:	str	x0, [sp, #40]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x1, x0
  2c:	b.cc	68 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0x68>  // b.lo, b.ul, b.last
  30:	ldr	x0, [sp, #24]
  34:	add	x0, x0, #0x220
  38:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  3c:	mov	x1, x0
  40:	mov	x0, x1
  44:	lsl	x0, x0, #1
  48:	add	x0, x0, x1
  4c:	lsl	x0, x0, #3
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #40]
  58:	add	x0, x0, x1
  5c:	ldr	x1, [sp, #16]
  60:	cmp	x1, x0
  64:	b.cc	88 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE+0x88>  // b.lo, b.ul, b.last
  68:	adrp	x0, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  6c:	add	x3, x0, #0x0
  70:	mov	w2, #0xf3                  	// #243
  74:	adrp	x0, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  78:	add	x1, x0, #0x0
  7c:	adrp	x0, 0 <_ZN4llvm9DWARFUnit11getDIEIndexEPKNS_19DWARFDebugInfoEntryE>
  80:	add	x0, x0, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldr	x1, [sp, #16]
  8c:	ldr	x0, [sp, #40]
  90:	sub	x0, x1, x0
  94:	asr	x1, x0, #3
  98:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  9c:	movk	x0, #0xaaab
  a0:	mul	x0, x1, x0
  a4:	ldp	x29, x30, [sp], #48
  a8:	ret

Disassembly of section .text._ZNK4llvm9DWARFUnit10getContextEv:

0000000000000000 <_ZNK4llvm9DWARFUnit10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DWARFDieC2Ev:

0000000000000000 <_ZN4llvm8DWARFDieC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE:

0000000000000000 <_ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm9DWARFUnit11getDIEIndexERKNS_8DWARFDieE>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit11getOrigUnitEv:

0000000000000000 <_ZNK4llvm11CompileUnit11getOrigUnitEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11CompileUnit11getUniqueIDEv:

0000000000000000 <_ZNK4llvm11CompileUnit11getUniqueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11CompileUnit7getInfoEj:

0000000000000000 <_ZN4llvm11CompileUnit7getInfoEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x10
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZN4llvm11CompileUnit7getInfoEj>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm11CompileUnit15getResolvedPathEj:

0000000000000000 <_ZN4llvm11CompileUnit15getResolvedPathEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	w19, [sp, #36]
  18:	ldr	x0, [sp, #40]
  1c:	add	x0, x0, #0x2c0
  20:	bl	0 <_ZN4llvm11CompileUnit15getResolvedPathEj>
  24:	cmp	x19, x0
  28:	cset	w0, cs  // cs = hs, nlast
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	50 <_ZN4llvm11CompileUnit15getResolvedPathEj+0x50>  // b.none
  38:	str	xzr, [sp, #48]
  3c:	str	xzr, [sp, #56]
  40:	add	x0, sp, #0x30
  44:	bl	0 <_ZN4llvm11CompileUnit15getResolvedPathEj>
  48:	ldp	x0, x1, [sp, #48]
  4c:	b	64 <_ZN4llvm11CompileUnit15getResolvedPathEj+0x64>
  50:	ldr	x0, [sp, #40]
  54:	add	x0, x0, #0x2c0
  58:	ldr	w1, [sp, #36]
  5c:	bl	0 <_ZN4llvm11CompileUnit15getResolvedPathEj>
  60:	ldp	x0, x1, [x0]
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE:

0000000000000000 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	w1, [sp, #36]
  10:	stp	x2, x3, [sp, #16]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x2c0
  1c:	bl	0 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>
  20:	mov	x1, x0
  24:	ldr	w0, [sp, #36]
  28:	cmp	x1, x0
  2c:	cset	w0, ls  // ls = plast
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	5c <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE+0x5c>  // b.none
  3c:	ldr	x0, [sp, #40]
  40:	add	x2, x0, #0x2c0
  44:	ldr	w0, [sp, #36]
  48:	add	w0, w0, #0x1
  4c:	mov	w0, w0
  50:	mov	x1, x0
  54:	mov	x0, x2
  58:	bl	0 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>
  5c:	ldr	x0, [sp, #40]
  60:	add	x0, x0, #0x2c0
  64:	ldr	w1, [sp, #36]
  68:	bl	0 <_ZN4llvm11CompileUnit15setResolvedPathEjNS_9StringRefE>
  6c:	mov	x2, x0
  70:	ldp	x0, x1, [sp, #16]
  74:	stp	x0, x1, [x2]
  78:	nop
  7c:	ldp	x29, x30, [sp], #48
  80:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE:

0000000000000000 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>:
   0:	sub	sp, sp, #0x4a0
   4:	stp	x29, x30, [sp]
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	str	x21, [sp, #32]
  14:	str	x0, [sp, #72]
  18:	str	x1, [sp, #64]
  1c:	str	x2, [sp, #56]
  20:	add	x0, sp, #0x398
  24:	ldr	x1, [sp, #64]
  28:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  2c:	mov	w2, #0x2                   	// #2
  30:	add	x0, sp, #0x400
  34:	ldp	x0, x1, [x0, #-104]
  38:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
  3c:	add	x2, sp, #0x400
  40:	stp	x0, x1, [x2, #-120]
  44:	add	x0, sp, #0x3a8
  48:	ldr	x1, [sp, #64]
  4c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  50:	mov	w2, #0x2                   	// #2
  54:	add	x0, sp, #0x400
  58:	ldp	x0, x1, [x0, #-88]
  5c:	bl	0 <_ZN4llvm3sys4path11parent_pathENS_9StringRefENS1_5StyleE>
  60:	add	x3, sp, #0x278
  64:	mov	x2, x1
  68:	mov	x1, x0
  6c:	mov	x0, x3
  70:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  74:	ldr	x19, [sp, #72]
  78:	add	x0, sp, #0x278
  7c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  80:	mov	x2, x1
  84:	mov	x1, x0
  88:	mov	x0, x19
  8c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  90:	cmp	x0, #0x0
  94:	cset	w0, eq  // eq = none
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.eq	124 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE+0x124>  // b.none
  a4:	add	x0, sp, #0x58
  a8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  ac:	add	x1, sp, #0x278
  b0:	add	x0, sp, #0x3b8
  b4:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  b8:	add	x1, sp, #0x58
  bc:	add	x0, sp, #0x3b8
  c0:	mov	w2, #0x0                   	// #0
  c4:	bl	0 <_ZN4llvm3sys2fs9real_pathERKNS_5TwineERNS_15SmallVectorImplIcEEb>
  c8:	ldr	x19, [sp, #72]
  cc:	add	x0, sp, #0x58
  d0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  d4:	add	x2, sp, #0x400
  d8:	stp	x0, x1, [x2, #32]
  dc:	add	x0, sp, #0x420
  e0:	add	x1, sp, #0x400
  e4:	mov	x8, x1
  e8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  ec:	add	x2, sp, #0x400
  f0:	add	x1, sp, #0x278
  f4:	add	x0, sp, #0x3d0
  f8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
  fc:	add	x0, sp, #0x3d0
 100:	mov	x1, x0
 104:	mov	x0, x19
 108:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 10c:	add	x0, sp, #0x3d0
 110:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 114:	add	x0, sp, #0x400
 118:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 11c:	add	x0, sp, #0x58
 120:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 124:	ldr	x19, [sp, #72]
 128:	add	x0, sp, #0x278
 12c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 130:	mov	x2, x1
 134:	mov	x1, x0
 138:	mov	x0, x19
 13c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 140:	mov	x1, x0
 144:	add	x0, sp, #0x430
 148:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 14c:	add	x0, sp, #0x168
 150:	add	x1, sp, #0x400
 154:	ldp	x1, x2, [x1, #48]
 158:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 15c:	add	x1, sp, #0x388
 160:	add	x0, sp, #0x440
 164:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 168:	add	x2, sp, #0x458
 16c:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 170:	add	x1, x0, #0x0
 174:	mov	x0, x2
 178:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 17c:	add	x2, sp, #0x470
 180:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 184:	add	x1, x0, #0x0
 188:	mov	x0, x2
 18c:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 190:	add	x2, sp, #0x488
 194:	adrp	x0, 0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 198:	add	x1, x0, #0x0
 19c:	mov	x0, x2
 1a0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1a4:	add	x4, sp, #0x488
 1a8:	add	x3, sp, #0x470
 1ac:	add	x2, sp, #0x458
 1b0:	add	x1, sp, #0x440
 1b4:	add	x0, sp, #0x168
 1b8:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 1bc:	add	x0, sp, #0x168
 1c0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1c4:	mov	x2, x1
 1c8:	mov	x1, x0
 1cc:	ldr	x0, [sp, #56]
 1d0:	bl	0 <_ZN4llvm24NonRelocatableStringpool12internStringENS_9StringRefE>
 1d4:	mov	x20, x0
 1d8:	mov	x21, x1
 1dc:	add	x0, sp, #0x168
 1e0:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1e4:	add	x0, sp, #0x278
 1e8:	bl	0 <_ZN4llvm18CachedPathResolver7resolveENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_24NonRelocatableStringpoolE>
 1ec:	mov	x0, x20
 1f0:	mov	x1, x21
 1f4:	ldp	x19, x20, [sp, #16]
 1f8:	ldr	x21, [sp, #32]
 1fc:	ldp	x29, x30, [sp]
 200:	add	sp, sp, #0x4a0
 204:	ret

Disassembly of section .text._ZN4llvm11DeclContextC2EjjjtNS_9StringRefES1_RKS0_NS_8DWARFDieEj:

0000000000000000 <_ZN4llvm11DeclContextC1EjjjtNS_9StringRefES1_RKS0_NS_8DWARFDieEj>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	w1, [sp, #36]
   c:	str	w2, [sp, #32]
  10:	str	w3, [sp, #28]
  14:	strh	w4, [sp, #26]
  18:	stp	x5, x6, [sp, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	w1, [sp, #36]
  24:	str	w1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	w1, [sp, #32]
  30:	str	w1, [x0, #4]
  34:	ldr	x0, [sp, #40]
  38:	ldr	w1, [sp, #28]
  3c:	str	w1, [x0, #8]
  40:	ldr	x0, [sp, #40]
  44:	ldrh	w1, [sp, #26]
  48:	strh	w1, [x0, #12]
  4c:	ldr	x0, [sp, #40]
  50:	ldrb	w1, [x0, #14]
  54:	and	w1, w1, #0xfffffffe
  58:	strb	w1, [x0, #14]
  5c:	ldr	x2, [sp, #40]
  60:	ldp	x0, x1, [sp, #8]
  64:	stp	x0, x1, [x2, #16]
  68:	ldr	x2, [sp, #40]
  6c:	ldp	x0, x1, [sp, #48]
  70:	stp	x0, x1, [x2, #32]
  74:	ldr	x0, [sp, #40]
  78:	ldr	x1, [sp, #64]
  7c:	str	x1, [x0, #48]
  80:	ldr	x2, [sp, #40]
  84:	ldp	x0, x1, [sp, #72]
  88:	stp	x0, x1, [x2, #56]
  8c:	ldr	x0, [sp, #40]
  90:	ldr	w1, [sp, #88]
  94:	str	w1, [x0, #72]
  98:	ldr	x0, [sp, #40]
  9c:	str	wzr, [x0, #76]
  a0:	nop
  a4:	add	sp, sp, #0x30
  a8:	ret

Disassembly of section .text._ZNK4llvm11DeclContext20getQualifiedNameHashEv:

0000000000000000 <_ZNK4llvm11DeclContext20getQualifiedNameHashEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm11DeclContext6getTagEv:

0000000000000000 <_ZNK4llvm11DeclContext6getTagEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrh	w0, [x0, #12]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11DeclMapInfo12getHashValueEPKNS_11DeclContextE:

0000000000000000 <_ZN4llvm11DeclMapInfo12getHashValueEPKNS_11DeclContextE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_:

0000000000000000 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x0, x1
  24:	b.eq	3c <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x3c>  // b.none
  28:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #32]
  34:	cmp	x0, x1
  38:	b.ne	44 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	cmp	w0, #0x0
  4c:	b.eq	68 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x68>  // b.none
  50:	ldr	x1, [sp, #32]
  54:	ldr	x0, [sp, #40]
  58:	cmp	x1, x0
  5c:	cset	w0, eq  // eq = none
  60:	and	w0, w0, #0xff
  64:	b	128 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x128>
  68:	ldr	x0, [sp, #40]
  6c:	ldr	w1, [x0]
  70:	ldr	x0, [sp, #32]
  74:	ldr	w0, [x0]
  78:	cmp	w1, w0
  7c:	b.ne	120 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x120>  // b.any
  80:	ldr	x0, [sp, #40]
  84:	ldr	w1, [x0, #4]
  88:	ldr	x0, [sp, #32]
  8c:	ldr	w0, [x0, #4]
  90:	cmp	w1, w0
  94:	b.ne	120 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x120>  // b.any
  98:	ldr	x0, [sp, #40]
  9c:	ldr	w1, [x0, #8]
  a0:	ldr	x0, [sp, #32]
  a4:	ldr	w0, [x0, #8]
  a8:	cmp	w1, w0
  ac:	b.ne	120 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x120>  // b.any
  b0:	ldr	x0, [sp, #40]
  b4:	add	x0, x0, #0x10
  b8:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  bc:	mov	x19, x0
  c0:	ldr	x0, [sp, #32]
  c4:	add	x0, x0, #0x10
  c8:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  cc:	cmp	x19, x0
  d0:	b.ne	120 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x120>  // b.any
  d4:	ldr	x0, [sp, #40]
  d8:	add	x0, x0, #0x20
  dc:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  e0:	mov	x19, x0
  e4:	ldr	x0, [sp, #32]
  e8:	add	x0, x0, #0x20
  ec:	bl	0 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_>
  f0:	cmp	x19, x0
  f4:	b.ne	120 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x120>  // b.any
  f8:	ldr	x0, [sp, #40]
  fc:	ldr	x0, [x0, #48]
 100:	ldr	w1, [x0]
 104:	ldr	x0, [sp, #32]
 108:	ldr	x0, [x0, #48]
 10c:	ldr	w0, [x0]
 110:	cmp	w1, w0
 114:	b.ne	120 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x120>  // b.any
 118:	mov	w0, #0x1                   	// #1
 11c:	b	124 <_ZN4llvm11DeclMapInfo7isEqualEPKNS_11DeclContextES3_+0x124>
 120:	mov	w0, #0x0                   	// #0
 124:	nop
 128:	ldr	x19, [sp, #16]
 12c:	ldp	x29, x30, [sp], #48
 130:	ret

Disassembly of section .text._ZNK4llvm14DWARFDebugLine9LineTable14hasFileAtIndexEm:

0000000000000000 <_ZNK4llvm14DWARFDebugLine9LineTable14hasFileAtIndexEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm14DWARFDebugLine9LineTable18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNK4llvm14DWARFDebugLine9LineTable18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	stp	x2, x3, [sp, #32]
  14:	str	w4, [sp, #28]
  18:	str	x5, [sp, #16]
  1c:	ldr	x0, [sp, #56]
  20:	add	x0, x0, #0x8
  24:	mov	w6, #0x2                   	// #2
  28:	ldr	x5, [sp, #16]
  2c:	ldr	w4, [sp, #28]
  30:	ldp	x2, x3, [sp, #32]
  34:	ldr	x1, [sp, #48]
  38:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
  3c:	and	w0, w0, #0xff
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4swapImENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_:

0000000000000000 <_ZSt4swapImENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt4swapImENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZSt4swapImENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  28:	ldr	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	str	x1, [x0]
  34:	add	x0, sp, #0x28
  38:	bl	0 <_ZSt4swapImENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	str	x1, [x0]
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNSt3_V26rotateIPcEET_S2_S2_S2_:

0000000000000000 <_ZNSt3_V26rotateIPcEET_S2_S2_S2_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	add	x0, sp, #0x38
  20:	bl	0 <_ZNSt3_V26rotateIPcEET_S2_S2_S2_>
  24:	mov	w3, w20
  28:	ldr	x2, [sp, #40]
  2c:	ldr	x1, [sp, #48]
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt3_V26rotateIPcEET_S2_S2_S2_>
  38:	ldp	x19, x20, [sp, #16]
  3c:	ldp	x29, x30, [sp], #80
  40:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3maxImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE:

0000000000000000 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>
  18:	str	x0, [sp, #32]
  1c:	mov	x0, #0x10                  	// #16
  20:	str	x0, [sp, #40]
  24:	add	x1, sp, #0x28
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>
  30:	ldr	x0, [x0]
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #24]
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZnwIN4llvm15MallocAllocatorELm4096ELm4096EEPvmRNS0_20BumpPtrAllocatorImplIT_XT0_EXT1_EEE>
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNK4llvm8OptionalImE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalImE8hasValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalImE8hasValueEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageImLb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageImLb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalImEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalImEC1ENS_8NoneTypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8OptionalImEC1ENS_8NoneTypeE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEcvbEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_:

0000000000000000 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	38 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x38>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  2c:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  30:	ldr	x0, [x0]
  34:	b	44 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_+0x44>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNO4llvm8OptionalImE10getValueOrIRmEEmOT_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4dataEv:

0000000000000000 <_ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4dataEv>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x1, x0, #3
  20:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  24:	movk	x0, #0xaaab
  28:	mul	x0, x1, x0
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm11CompileUnit7DIEInfoESaIS2_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #5
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #4
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #4
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	cset	w0, hi  // hi = pmore
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	58 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x58>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #16]
  44:	sub	x0, x0, x1
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  54:	b	9c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x9c>
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #16]
  68:	cmp	x0, x1
  6c:	cset	w0, cc  // cc = lo, ul, last
  70:	and	w0, w0, #0xff
  74:	cmp	w0, #0x0
  78:	b.eq	9c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm+0x9c>  // b.none
  7c:	ldr	x0, [sp, #24]
  80:	ldr	x1, [x0]
  84:	ldr	x0, [sp, #16]
  88:	lsl	x0, x0, #4
  8c:	add	x0, x1, x0
  90:	mov	x1, x0
  94:	ldr	x0, [sp, #24]
  98:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE6resizeEm>
  9c:	nop
  a0:	ldp	x29, x30, [sp], #32
  a4:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC1ENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	ldr	x19, [sp, #56]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZN4llvm11SmallStringILj256EEC1ENS_9StringRefE>
  20:	mov	x20, x0
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZN4llvm11SmallStringILj256EEC1ENS_9StringRefE>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm11SmallStringILj256EEC1ENS_9StringRefE>
  3c:	nop
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj256EEcvNS_9StringRefEEv:

0000000000000000 <_ZNK4llvm11SmallStringILj256EEcvNS_9StringRefEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm11SmallStringILj256EEcvNS_9StringRefEEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE:

0000000000000000 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldp	x1, x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>
  1c:	str	x0, [sp, #48]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>
  28:	str	x0, [sp, #56]
  2c:	add	x1, sp, #0x38
  30:	add	x0, sp, #0x30
  34:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE>
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.eq	4c <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE+0x4c>  // b.none
  44:	mov	x0, #0x0                   	// #0
  48:	b	50 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE5countENS_9StringRefE+0x50>
  4c:	mov	x0, #0x1                   	// #1
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x100                 	// #256
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #48]
  1c:	bl	0 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>
  20:	ldr	x19, [sp, #56]
  24:	bl	0 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>
  28:	stp	x0, x1, [x19]
  2c:	ldr	x0, [sp, #56]
  30:	add	x19, x0, #0x10
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZNSt4pairIN4llvm9StringRefENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IRNS0_11SmallStringILj256EEES7_Lb1EEEOT_OT0_>
  3c:	mov	x1, x0
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  48:	nop
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	add	x0, x0, #0x10
  18:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #16]
  24:	mov	x3, x1
  28:	ldp	x1, x2, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES6_E>
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldp	x1, x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE>
  1c:	stp	x0, x1, [sp, #48]
  20:	add	x0, sp, #0x30
  24:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEEixENS_9StringRefE>
  28:	add	x0, x0, #0x8
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_11DeclContextEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_11DeclContextEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xffffffffffffffff    	// #-1
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_11DeclContextEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_11DeclContextEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xfffffffffffffffe    	// #-2
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_:

0000000000000000 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC1ES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC1ES2_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_:

0000000000000000 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	add	x0, sp, #0x30
  18:	bl	0 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  1c:	add	x0, sp, #0x30
  20:	add	x0, x0, #0x40
  24:	add	x1, sp, #0x30
  28:	add	x7, sp, #0x30
  2c:	ldr	x6, [sp, #24]
  30:	ldr	x5, [sp, #32]
  34:	ldr	x4, [sp, #40]
  38:	mov	x3, x0
  3c:	mov	x2, x1
  40:	mov	x1, #0x0                   	// #0
  44:	mov	x0, x7
  48:	bl	0 <_ZN4llvm12hash_combineIJjjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  4c:	ldp	x29, x30, [sp], #176
  50:	ret

Disassembly of section .text._ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_:

0000000000000000 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	bl	0 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  18:	add	x0, sp, #0x20
  1c:	add	x0, x0, #0x40
  20:	add	x1, sp, #0x20
  24:	add	x6, sp, #0x20
  28:	ldr	x5, [sp, #16]
  2c:	ldr	x4, [sp, #24]
  30:	mov	x3, x0
  34:	mov	x2, x1
  38:	mov	x1, #0x0                   	// #0
  3c:	mov	x0, x6
  40:	bl	0 <_ZN4llvm12hash_combineIJjNS_9StringRefEEEENS_9hash_codeEDpRKT_>
  44:	ldp	x29, x30, [sp], #160
  48:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	add	x1, sp, #0x30
  20:	mov	x8, x1
  24:	ldr	x1, [sp, #32]
  28:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_>
  2c:	add	x0, sp, #0x30
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E4findEPKS2_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #80
  44:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x1, sp, #0x30
  1c:	mov	x8, x1
  20:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv>
  24:	add	x0, sp, #0x30
  28:	mov	x1, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E3endEv>
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #80
  3c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E13ConstIteratorC2ERKNSA_8IteratorE:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E13ConstIteratorC1ERKNSA_8IteratorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E13ConstIteratorC1ERKNSA_8IteratorE>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratoreqERKNSA_13ConstIteratorE:

0000000000000000 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratoreqERKNSA_13ConstIteratorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratoreqERKNSA_13ConstIteratorE>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt3tieIJN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEESt5tupleIJDpRT_EESG_:

0000000000000000 <_ZSt3tieIJN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEESt5tupleIJDpRT_EESG_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x2, [sp, #32]
  1c:	ldr	x1, [sp, #40]
  20:	mov	x0, x19
  24:	bl	0 <_ZSt3tieIJN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEESt5tupleIJDpRT_EESG_>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	add	x1, sp, #0x30
  20:	add	x2, sp, #0x38
  24:	mov	x8, x2
  28:	mov	x2, x1
  2c:	ldr	x1, [sp, #32]
  30:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_>
  34:	add	x0, sp, #0x38
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E6insertERKS3_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #96
  4c:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E:

0000000000000000 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  28:	mov	x2, x0
  2c:	mov	x3, x19
  30:	ldp	x0, x1, [x3]
  34:	stp	x0, x1, [x2]
  38:	ldp	x0, x1, [x3, #16]
  3c:	stp	x0, x1, [x2, #16]
  40:	ldr	x0, [sp, #32]
  44:	add	x0, x0, #0x20
  48:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  4c:	mov	x19, x0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEaSISC_bEENSt9enable_ifIXcl12__assignableIT_T0_EEERSF_E4typeEOSt4pairISI_SJ_E>
  60:	ldrb	w1, [x19]
  64:	strb	w1, [x0]
  68:	ldr	x0, [sp, #40]
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv>
  14:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratordeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC2ES2_j:

0000000000000000 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC1ES2_j>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x0, [sp, #40]
  18:	str	xzr, [x0]
  1c:	ldr	w2, [sp, #28]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEEC1ES2_j>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorneERKNSA_13ConstIteratorE:

0000000000000000 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorneERKNSA_13ConstIteratorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNK4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorneERKNSA_13ConstIteratorE>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_:

0000000000000000 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag:

0000000000000000 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	strb	w3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.ne	30 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x30>  // b.any
  28:	ldr	x0, [sp, #24]
  2c:	b	328 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x328>
  30:	ldr	x1, [sp, #24]
  34:	ldr	x0, [sp, #32]
  38:	cmp	x1, x0
  3c:	b.ne	48 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x48>  // b.any
  40:	ldr	x0, [sp, #40]
  44:	b	328 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x328>
  48:	ldr	x1, [sp, #24]
  4c:	ldr	x0, [sp, #40]
  50:	sub	x0, x1, x0
  54:	str	x0, [sp, #72]
  58:	ldr	x1, [sp, #32]
  5c:	ldr	x0, [sp, #40]
  60:	sub	x0, x1, x0
  64:	str	x0, [sp, #64]
  68:	ldr	x1, [sp, #72]
  6c:	ldr	x0, [sp, #64]
  70:	sub	x1, x1, x0
  74:	ldr	x0, [sp, #64]
  78:	cmp	x1, x0
  7c:	b.ne	98 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x98>  // b.any
  80:	ldr	x2, [sp, #32]
  84:	ldr	x1, [sp, #32]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
  90:	ldr	x0, [sp, #32]
  94:	b	328 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x328>
  98:	ldr	x0, [sp, #40]
  9c:	str	x0, [sp, #120]
  a0:	ldr	x1, [sp, #24]
  a4:	ldr	x0, [sp, #32]
  a8:	sub	x0, x1, x0
  ac:	mov	x1, x0
  b0:	ldr	x0, [sp, #40]
  b4:	add	x0, x0, x1
  b8:	str	x0, [sp, #80]
  bc:	ldr	x1, [sp, #72]
  c0:	ldr	x0, [sp, #64]
  c4:	sub	x1, x1, x0
  c8:	ldr	x0, [sp, #64]
  cc:	cmp	x1, x0
  d0:	b.le	1f4 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1f4>
  d4:	ldr	x0, [sp, #64]
  d8:	cmp	x0, #0x1
  dc:	b.ne	144 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x144>  // b.any
  e0:	ldr	x0, [sp, #120]
  e4:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
  e8:	ldrb	w0, [x0]
  ec:	strb	w0, [sp, #63]
  f0:	ldr	x0, [sp, #120]
  f4:	add	x3, x0, #0x1
  f8:	ldr	x0, [sp, #72]
  fc:	mov	x1, x0
 100:	ldr	x0, [sp, #120]
 104:	add	x0, x0, x1
 108:	ldr	x2, [sp, #120]
 10c:	mov	x1, x0
 110:	mov	x0, x3
 114:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 118:	add	x0, sp, #0x3f
 11c:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 120:	mov	x2, x0
 124:	ldr	x0, [sp, #72]
 128:	sub	x0, x0, #0x1
 12c:	ldr	x1, [sp, #120]
 130:	add	x0, x1, x0
 134:	ldrb	w1, [x2]
 138:	strb	w1, [x0]
 13c:	ldr	x0, [sp, #80]
 140:	b	328 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x328>
 144:	ldr	x0, [sp, #64]
 148:	mov	x1, x0
 14c:	ldr	x0, [sp, #120]
 150:	add	x0, x0, x1
 154:	str	x0, [sp, #112]
 158:	str	xzr, [sp, #104]
 15c:	ldr	x1, [sp, #72]
 160:	ldr	x0, [sp, #64]
 164:	sub	x0, x1, x0
 168:	ldr	x1, [sp, #104]
 16c:	cmp	x1, x0
 170:	b.ge	1a8 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1a8>  // b.tcont
 174:	ldr	x1, [sp, #112]
 178:	ldr	x0, [sp, #120]
 17c:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 180:	ldr	x0, [sp, #120]
 184:	add	x0, x0, #0x1
 188:	str	x0, [sp, #120]
 18c:	ldr	x0, [sp, #112]
 190:	add	x0, x0, #0x1
 194:	str	x0, [sp, #112]
 198:	ldr	x0, [sp, #104]
 19c:	add	x0, x0, #0x1
 1a0:	str	x0, [sp, #104]
 1a4:	b	15c <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x15c>
 1a8:	ldr	x0, [sp, #72]
 1ac:	ldr	x1, [sp, #64]
 1b0:	sdiv	x2, x0, x1
 1b4:	mul	x1, x2, x1
 1b8:	sub	x0, x0, x1
 1bc:	str	x0, [sp, #72]
 1c0:	ldr	x0, [sp, #72]
 1c4:	cmp	x0, #0x0
 1c8:	b.ne	1d4 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x1d4>  // b.any
 1cc:	ldr	x0, [sp, #80]
 1d0:	b	328 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x328>
 1d4:	add	x1, sp, #0x40
 1d8:	add	x0, sp, #0x48
 1dc:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 1e0:	ldr	x1, [sp, #72]
 1e4:	ldr	x0, [sp, #64]
 1e8:	sub	x0, x1, x0
 1ec:	str	x0, [sp, #64]
 1f0:	b	bc <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xbc>
 1f4:	ldr	x1, [sp, #72]
 1f8:	ldr	x0, [sp, #64]
 1fc:	sub	x0, x1, x0
 200:	str	x0, [sp, #64]
 204:	ldr	x0, [sp, #64]
 208:	cmp	x0, #0x1
 20c:	b.ne	274 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x274>  // b.any
 210:	ldr	x0, [sp, #72]
 214:	sub	x0, x0, #0x1
 218:	ldr	x1, [sp, #120]
 21c:	add	x0, x1, x0
 220:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 224:	ldrb	w0, [x0]
 228:	strb	w0, [sp, #62]
 22c:	ldr	x0, [sp, #72]
 230:	sub	x0, x0, #0x1
 234:	ldr	x1, [sp, #120]
 238:	add	x1, x1, x0
 23c:	ldr	x0, [sp, #72]
 240:	mov	x2, x0
 244:	ldr	x0, [sp, #120]
 248:	add	x0, x0, x2
 24c:	mov	x2, x0
 250:	ldr	x0, [sp, #120]
 254:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 258:	add	x0, sp, #0x3e
 25c:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 260:	ldrb	w1, [x0]
 264:	ldr	x0, [sp, #120]
 268:	strb	w1, [x0]
 26c:	ldr	x0, [sp, #80]
 270:	b	328 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x328>
 274:	ldr	x0, [sp, #72]
 278:	mov	x1, x0
 27c:	ldr	x0, [sp, #120]
 280:	add	x0, x0, x1
 284:	str	x0, [sp, #96]
 288:	ldr	x0, [sp, #64]
 28c:	neg	x0, x0
 290:	ldr	x1, [sp, #96]
 294:	add	x0, x1, x0
 298:	str	x0, [sp, #120]
 29c:	str	xzr, [sp, #88]
 2a0:	ldr	x1, [sp, #72]
 2a4:	ldr	x0, [sp, #64]
 2a8:	sub	x0, x1, x0
 2ac:	ldr	x1, [sp, #88]
 2b0:	cmp	x1, x0
 2b4:	b.ge	2ec <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x2ec>  // b.tcont
 2b8:	ldr	x0, [sp, #120]
 2bc:	sub	x0, x0, #0x1
 2c0:	str	x0, [sp, #120]
 2c4:	ldr	x0, [sp, #96]
 2c8:	sub	x0, x0, #0x1
 2cc:	str	x0, [sp, #96]
 2d0:	ldr	x1, [sp, #96]
 2d4:	ldr	x0, [sp, #120]
 2d8:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 2dc:	ldr	x0, [sp, #88]
 2e0:	add	x0, x0, #0x1
 2e4:	str	x0, [sp, #88]
 2e8:	b	2a0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x2a0>
 2ec:	ldr	x0, [sp, #72]
 2f0:	ldr	x1, [sp, #64]
 2f4:	sdiv	x2, x0, x1
 2f8:	mul	x1, x2, x1
 2fc:	sub	x0, x0, x1
 300:	str	x0, [sp, #72]
 304:	ldr	x0, [sp, #72]
 308:	cmp	x0, #0x0
 30c:	b.ne	318 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x318>  // b.any
 310:	ldr	x0, [sp, #80]
 314:	b	328 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0x328>
 318:	add	x1, sp, #0x40
 31c:	add	x0, sp, #0x48
 320:	bl	0 <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag>
 324:	b	bc <_ZNSt3_V28__rotateIPcEET_S2_S2_S2_St26random_access_iterator_tag+0xbc>
 328:	ldp	x29, x30, [sp], #128
 32c:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w0, [sp, #4]
  10:	cmp	w0, #0x0
  14:	b.eq	2c <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x2c>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	cmp	x0, #0x0
  20:	b.ne	2c <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x2c>  // b.any
  24:	mov	w0, #0x40                  	// #64
  28:	b	34 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x34>
  2c:	ldr	x0, [sp, #8]
  30:	clz	x0, x0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRmEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm+0x40>  // b.any
  20:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x110                 	// #272
  2c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	add	x0, sp, #0x38
  44:	ldr	x1, [sp, #24]
  48:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  4c:	ldrb	w2, [sp, #56]
  50:	ldr	x1, [sp, #32]
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmm>
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE13_M_deallocateEPS1_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefES1_EvT_S3_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm9StringRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageImLb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x1                   	// #1
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE8hasValueEv>
  14:	and	w0, w0, #0xff
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv:

0000000000000000 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm8OptionalINS_14DWARFFormValueEE10getPointerEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNR4llvm8OptionalImE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalImE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNR4llvm8OptionalImE8getValueEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRlEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE11_M_data_ptrIS1_EEPT_S6_:

0000000000000000 <_ZNKSt6vectorIN4llvm19DWARFDebugInfoEntryESaIS1_EE11_M_data_ptrIS1_EEPT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp, #8]
  10:	ldr	x0, [sp]
  14:	cmp	x1, x0
  18:	b.eq	2c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0x2c>  // b.none
  1c:	ldr	x0, [sp]
  20:	sub	x0, x0, #0x10
  24:	str	x0, [sp]
  28:	b	c <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE13destroy_rangeEPS3_S5_+0xc>
  2c:	nop
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	26c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x26c>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  28:	str	x0, [sp, #88]
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x1, [x0, #16]
  34:	ldr	x0, [sp, #40]
  38:	ldr	x0, [x0, #8]
  3c:	sub	x0, x1, x0
  40:	asr	x0, x0, #4
  44:	str	x0, [sp, #80]
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #88]
  58:	cmp	x0, x1
  5c:	b.hi	80 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x80>  // b.pmore
  60:	ldr	x0, [sp, #40]
  64:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  68:	mov	x1, x0
  6c:	ldr	x0, [sp, #88]
  70:	sub	x0, x1, x0
  74:	ldr	x1, [sp, #80]
  78:	cmp	x1, x0
  7c:	b.ls	88 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x88>  // b.plast
  80:	mov	w0, #0x1                   	// #1
  84:	b	8c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x8c>
  88:	mov	w0, #0x0                   	// #0
  8c:	cmp	w0, #0x0
  90:	ldr	x1, [sp, #80]
  94:	ldr	x0, [sp, #32]
  98:	cmp	x1, x0
  9c:	b.cc	d0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0xd0>  // b.lo, b.ul, b.last
  a0:	ldr	x0, [sp, #40]
  a4:	ldr	x19, [x0, #8]
  a8:	ldr	x0, [sp, #40]
  ac:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  b0:	mov	x2, x0
  b4:	ldr	x1, [sp, #32]
  b8:	mov	x0, x19
  bc:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  c0:	mov	x1, x0
  c4:	ldr	x0, [sp, #40]
  c8:	str	x1, [x0, #8]
  cc:	b	26c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x26c>
  d0:	adrp	x0, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  d4:	add	x2, x0, #0x0
  d8:	ldr	x1, [sp, #32]
  dc:	ldr	x0, [sp, #40]
  e0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  e4:	str	x0, [sp, #72]
  e8:	ldr	x0, [sp, #40]
  ec:	ldr	x1, [sp, #72]
  f0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  f4:	str	x0, [sp, #64]
  f8:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
  fc:	and	w0, w0, #0xff
 100:	cmp	w0, #0x0
 104:	b.eq	160 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x160>  // b.none
 108:	ldr	x0, [sp, #88]
 10c:	lsl	x0, x0, #4
 110:	ldr	x1, [sp, #64]
 114:	add	x19, x1, x0
 118:	ldr	x0, [sp, #40]
 11c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 120:	mov	x2, x0
 124:	ldr	x1, [sp, #32]
 128:	mov	x0, x19
 12c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 130:	ldr	x0, [sp, #40]
 134:	ldr	x19, [x0]
 138:	ldr	x0, [sp, #40]
 13c:	ldr	x20, [x0, #8]
 140:	ldr	x0, [sp, #40]
 144:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 148:	mov	x3, x0
 14c:	ldr	x2, [sp, #64]
 150:	mov	x1, x20
 154:	mov	x0, x19
 158:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 15c:	b	1f4 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm+0x1f4>
 160:	str	xzr, [sp, #56]
 164:	ldr	x0, [sp, #88]
 168:	lsl	x0, x0, #4
 16c:	ldr	x1, [sp, #64]
 170:	add	x19, x1, x0
 174:	ldr	x0, [sp, #40]
 178:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 17c:	mov	x2, x0
 180:	ldr	x1, [sp, #32]
 184:	mov	x0, x19
 188:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 18c:	ldr	x0, [sp, #88]
 190:	lsl	x0, x0, #4
 194:	ldr	x1, [sp, #64]
 198:	add	x0, x1, x0
 19c:	str	x0, [sp, #56]
 1a0:	ldr	x0, [sp, #40]
 1a4:	ldr	x19, [x0]
 1a8:	ldr	x0, [sp, #40]
 1ac:	ldr	x20, [x0, #8]
 1b0:	ldr	x0, [sp, #40]
 1b4:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 1b8:	mov	x3, x0
 1bc:	ldr	x2, [sp, #64]
 1c0:	mov	x1, x20
 1c4:	mov	x0, x19
 1c8:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 1cc:	ldr	x0, [sp, #40]
 1d0:	ldr	x19, [x0]
 1d4:	ldr	x0, [sp, #40]
 1d8:	ldr	x20, [x0, #8]
 1dc:	ldr	x0, [sp, #40]
 1e0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 1e4:	mov	x2, x0
 1e8:	mov	x1, x20
 1ec:	mov	x0, x19
 1f0:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 1f4:	ldr	x3, [sp, #40]
 1f8:	ldr	x0, [sp, #40]
 1fc:	ldr	x4, [x0]
 200:	ldr	x0, [sp, #40]
 204:	ldr	x1, [x0, #16]
 208:	ldr	x0, [sp, #40]
 20c:	ldr	x0, [x0]
 210:	sub	x0, x1, x0
 214:	asr	x0, x0, #4
 218:	mov	x2, x0
 21c:	mov	x1, x4
 220:	mov	x0, x3
 224:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_default_appendEm>
 228:	ldr	x0, [sp, #40]
 22c:	ldr	x1, [sp, #64]
 230:	str	x1, [x0]
 234:	ldr	x1, [sp, #88]
 238:	ldr	x0, [sp, #32]
 23c:	add	x0, x1, x0
 240:	lsl	x0, x0, #4
 244:	ldr	x1, [sp, #64]
 248:	add	x1, x1, x0
 24c:	ldr	x0, [sp, #40]
 250:	str	x1, [x0, #8]
 254:	ldr	x0, [sp, #72]
 258:	lsl	x0, x0, #4
 25c:	ldr	x1, [sp, #64]
 260:	add	x1, x1, x0
 264:	ldr	x0, [sp, #40]
 268:	str	x1, [x0, #16]
 26c:	nop
 270:	ldp	x19, x20, [sp, #16]
 274:	ldp	x29, x30, [sp], #96
 278:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #32]
  20:	sub	x0, x1, x0
  24:	asr	x0, x0, #4
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [sp, #56]
  30:	cmp	x0, #0x0
  34:	b.eq	64 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_+0x64>  // b.none
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x19, [x0, #8]
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_>
  48:	mov	x2, x0
  4c:	mov	x1, x19
  50:	ldr	x0, [sp, #32]
  54:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE15_M_erase_at_endEPS1_>
  58:	ldr	x0, [sp, #40]
  5c:	ldr	x1, [sp, #32]
  60:	str	x1, [x0, #8]
  64:	nop
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2IPKcvEET_S5_:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC1IPKcvEET_S5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	mov	w1, #0x100                 	// #256
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC1IPKcvEET_S5_>
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC1IPKcvEET_S5_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNK4llvm11SmallStringILj256EE3strEv:

0000000000000000 <_ZNK4llvm11SmallStringILj256EE3strEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm11SmallStringILj256EE3strEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm11SmallStringILj256EE3strEv>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x19
  34:	bl	0 <_ZNK4llvm11SmallStringILj256EE3strEv>
  38:	ldp	x0, x1, [sp, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE:

0000000000000000 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldp	x1, x2, [sp, #24]
  18:	bl	0 <_ZNK4llvm13StringMapImpl7FindKeyENS_9StringRefE>
  1c:	str	w0, [sp, #60]
  20:	ldr	w0, [sp, #60]
  24:	cmn	w0, #0x1
  28:	b.ne	38 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE+0x38>  // b.any
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE>
  34:	b	5c <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE+0x5c>
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x1, [x0]
  40:	ldrsw	x0, [sp, #60]
  44:	lsl	x0, x0, #3
  48:	add	x1, x1, x0
  4c:	add	x0, sp, #0x30
  50:	mov	w2, #0x1                   	// #1
  54:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE4findENS_9StringRefE>
  58:	ldr	x0, [sp, #48]
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w0, [x0, #8]
  1c:	mov	w0, w0
  20:	lsl	x0, x0, #3
  24:	add	x1, x1, x0
  28:	add	x0, sp, #0x28
  2c:	mov	w2, #0x1                   	// #1
  30:	bl	0 <_ZNK4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE3endEv>
  34:	ldr	x0, [sp, #40]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEeqERKS8_:

0000000000000000 <_ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEeqERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm11SmallStringILj256EEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm11SmallStringILj256EEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	ldr	x0, [sp, #56]
  1c:	ldp	x1, x2, [sp, #40]
  20:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  24:	str	w0, [sp, #108]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x1, [x0]
  30:	ldr	w0, [sp, #108]
  34:	lsl	x0, x0, #3
  38:	add	x0, x1, x0
  3c:	str	x0, [sp, #96]
  40:	ldr	x0, [sp, #96]
  44:	ldr	x0, [x0]
  48:	cmp	x0, #0x0
  4c:	b.eq	6c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x6c>  // b.none
  50:	ldr	x0, [sp, #96]
  54:	ldr	x19, [x0]
  58:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  5c:	cmp	x19, x0
  60:	b.eq	6c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x6c>  // b.none
  64:	mov	w0, #0x1                   	// #1
  68:	b	70 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x70>
  6c:	mov	w0, #0x0                   	// #0
  70:	cmp	w0, #0x0
  74:	b.eq	ac <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xac>  // b.none
  78:	ldr	x0, [sp, #56]
  7c:	ldr	x1, [x0]
  80:	ldr	w0, [sp, #108]
  84:	lsl	x0, x0, #3
  88:	add	x1, x1, x0
  8c:	add	x0, sp, #0x40
  90:	mov	w2, #0x0                   	// #0
  94:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  98:	strb	wzr, [sp, #79]
  9c:	add	x1, sp, #0x4f
  a0:	add	x0, sp, #0x40
  a4:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  a8:	b	1ac <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x1ac>
  ac:	ldr	x0, [sp, #96]
  b0:	ldr	x19, [x0]
  b4:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  b8:	cmp	x19, x0
  bc:	cset	w0, eq  // eq = none
  c0:	and	w0, w0, #0xff
  c4:	cmp	w0, #0x0
  c8:	b.eq	e0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xe0>  // b.none
  cc:	ldr	x0, [sp, #56]
  d0:	ldr	w0, [x0, #16]
  d4:	sub	w1, w0, #0x1
  d8:	ldr	x0, [sp, #56]
  dc:	str	w1, [x0, #16]
  e0:	ldr	x0, [sp, #56]
  e4:	add	x19, x0, #0x18
  e8:	ldr	x0, [sp, #32]
  ec:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  f0:	mov	x3, x0
  f4:	mov	x2, x19
  f8:	ldp	x0, x1, [sp, #40]
  fc:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 100:	mov	x1, x0
 104:	ldr	x0, [sp, #96]
 108:	str	x1, [x0]
 10c:	ldr	x0, [sp, #56]
 110:	ldr	w0, [x0, #12]
 114:	add	w1, w0, #0x1
 118:	ldr	x0, [sp, #56]
 11c:	str	w1, [x0, #12]
 120:	ldr	x0, [sp, #56]
 124:	ldr	w1, [x0, #12]
 128:	ldr	x0, [sp, #56]
 12c:	ldr	w0, [x0, #16]
 130:	add	w1, w1, w0
 134:	ldr	x0, [sp, #56]
 138:	ldr	w0, [x0, #8]
 13c:	cmp	w1, w0
 140:	b.ls	164 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x164>  // b.plast
 144:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 148:	add	x3, x0, #0x0
 14c:	mov	w2, #0x1bb                 	// #443
 150:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 154:	add	x1, x0, #0x0
 158:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 15c:	add	x0, x0, #0x0
 160:	bl	0 <__assert_fail>
 164:	ldr	x0, [sp, #56]
 168:	ldr	w1, [sp, #108]
 16c:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 170:	str	w0, [sp, #108]
 174:	ldr	x0, [sp, #56]
 178:	ldr	x1, [x0]
 17c:	ldr	w0, [sp, #108]
 180:	lsl	x0, x0, #3
 184:	add	x1, x1, x0
 188:	add	x0, sp, #0x50
 18c:	mov	w2, #0x0                   	// #0
 190:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 194:	mov	w0, #0x1                   	// #1
 198:	strb	w0, [sp, #95]
 19c:	add	x1, sp, #0x5f
 1a0:	add	x0, sp, #0x50
 1a4:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJS6_EEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 1a8:	nop
 1ac:	ldr	x19, [sp, #16]
 1b0:	ldp	x29, x30, [sp], #112
 1b4:	ret

Disassembly of section .text._ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	ldr	x0, [sp, #56]
  18:	ldp	x1, x2, [sp, #40]
  1c:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  20:	str	w0, [sp, #108]
  24:	ldr	x0, [sp, #56]
  28:	ldr	x1, [x0]
  2c:	ldr	w0, [sp, #108]
  30:	lsl	x0, x0, #3
  34:	add	x0, x1, x0
  38:	str	x0, [sp, #96]
  3c:	ldr	x0, [sp, #96]
  40:	ldr	x0, [x0]
  44:	cmp	x0, #0x0
  48:	b.eq	68 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x68>  // b.none
  4c:	ldr	x0, [sp, #96]
  50:	ldr	x19, [x0]
  54:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  58:	cmp	x19, x0
  5c:	b.eq	68 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x68>  // b.none
  60:	mov	w0, #0x1                   	// #1
  64:	b	6c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x6c>
  68:	mov	w0, #0x0                   	// #0
  6c:	cmp	w0, #0x0
  70:	b.eq	a8 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xa8>  // b.none
  74:	ldr	x0, [sp, #56]
  78:	ldr	x1, [x0]
  7c:	ldr	w0, [sp, #108]
  80:	lsl	x0, x0, #3
  84:	add	x1, x1, x0
  88:	add	x0, sp, #0x40
  8c:	mov	w2, #0x0                   	// #0
  90:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  94:	strb	wzr, [sp, #79]
  98:	add	x1, sp, #0x4f
  9c:	add	x0, sp, #0x40
  a0:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  a4:	b	19c <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x19c>
  a8:	ldr	x0, [sp, #96]
  ac:	ldr	x19, [x0]
  b0:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  b4:	cmp	x19, x0
  b8:	cset	w0, eq  // eq = none
  bc:	and	w0, w0, #0xff
  c0:	cmp	w0, #0x0
  c4:	b.eq	dc <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0xdc>  // b.none
  c8:	ldr	x0, [sp, #56]
  cc:	ldr	w0, [x0, #16]
  d0:	sub	w1, w0, #0x1
  d4:	ldr	x0, [sp, #56]
  d8:	str	w1, [x0, #16]
  dc:	ldr	x0, [sp, #56]
  e0:	add	x0, x0, #0x18
  e4:	mov	x2, x0
  e8:	ldp	x0, x1, [sp, #40]
  ec:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
  f0:	mov	x1, x0
  f4:	ldr	x0, [sp, #96]
  f8:	str	x1, [x0]
  fc:	ldr	x0, [sp, #56]
 100:	ldr	w0, [x0, #12]
 104:	add	w1, w0, #0x1
 108:	ldr	x0, [sp, #56]
 10c:	str	w1, [x0, #12]
 110:	ldr	x0, [sp, #56]
 114:	ldr	w1, [x0, #12]
 118:	ldr	x0, [sp, #56]
 11c:	ldr	w0, [x0, #16]
 120:	add	w1, w1, w0
 124:	ldr	x0, [sp, #56]
 128:	ldr	w0, [x0, #8]
 12c:	cmp	w1, w0
 130:	b.ls	154 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_+0x154>  // b.plast
 134:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 138:	add	x3, x0, #0x0
 13c:	mov	w2, #0x1bb                 	// #443
 140:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 144:	add	x1, x0, #0x0
 148:	adrp	x0, 0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 14c:	add	x0, x0, #0x0
 150:	bl	0 <__assert_fail>
 154:	ldr	x0, [sp, #56]
 158:	ldr	w1, [sp, #108]
 15c:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 160:	str	w0, [sp, #108]
 164:	ldr	x0, [sp, #56]
 168:	ldr	x1, [x0]
 16c:	ldr	w0, [sp, #108]
 170:	lsl	x0, x0, #3
 174:	add	x1, x1, x0
 178:	add	x0, sp, #0x50
 17c:	mov	w2, #0x0                   	// #0
 180:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 184:	mov	w0, #0x1                   	// #1
 188:	strb	w0, [sp, #95]
 18c:	add	x1, sp, #0x5f
 190:	add	x0, sp, #0x50
 194:	bl	0 <_ZN4llvm9StringMapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS6_EEbENS_9StringRefEDpOT_>
 198:	nop
 19c:	ldr	x19, [sp, #16]
 1a0:	ldp	x29, x30, [sp], #112
 1a4:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt20forward_iterator_tagNS_14StringMapEntryIS7_EElPSB_RSB_EptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE15initWithPointerES2_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE15initWithPointerES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	mov	x0, #0x0                   	// #0
  18:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE15initWithPointerES2_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #24]
  24:	str	x1, [x0]
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #72]
   c:	str	x1, [sp, #64]
  10:	str	x2, [sp, #56]
  14:	str	x3, [sp, #48]
  18:	str	x4, [sp, #40]
  1c:	str	x5, [sp, #32]
  20:	str	x6, [sp, #24]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  2c:	mov	w1, w0
  30:	add	x0, sp, #0x40
  34:	mov	w4, w1
  38:	ldr	x3, [sp, #48]
  3c:	ldr	x2, [sp, #56]
  40:	mov	x1, x0
  44:	ldr	x0, [sp, #72]
  48:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  4c:	str	x0, [sp, #56]
  50:	ldr	x0, [sp, #64]
  54:	ldr	x5, [sp, #24]
  58:	ldr	x4, [sp, #32]
  5c:	ldr	x3, [sp, #48]
  60:	ldr	x2, [sp, #56]
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #72]
  6c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJjNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  70:	ldp	x29, x30, [sp], #80
  74:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	str	x5, [sp, #16]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  28:	mov	w1, w0
  2c:	add	x0, sp, #0x30
  30:	mov	w4, w1
  34:	ldr	x3, [sp, #32]
  38:	ldr	x2, [sp, #40]
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  48:	str	x0, [sp, #40]
  4c:	ldr	x0, [sp, #48]
  50:	ldr	x4, [sp, #16]
  54:	ldr	x3, [sp, #32]
  58:	ldr	x2, [sp, #40]
  5c:	mov	x1, x0
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineIjJNS_9StringRefEEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	add	x1, sp, #0x38
  1c:	add	x0, sp, #0x20
  20:	mov	x2, x1
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	70 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_+0x70>  // b.none
  3c:	ldr	x20, [sp, #56]
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	mov	x8, x19
  54:	mov	w4, #0x1                   	// #1
  58:	mov	x3, x0
  5c:	mov	x2, x1
  60:	mov	x1, x20
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  6c:	b	7c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_+0x7c>
  70:	mov	x8, x19
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4findEPKS2_>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorC2ERKNS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEE:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_11DeclContextENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_11DeclMapInfoENS0_12DenseSetPairIS3_EEEES6_E8IteratorC1ERKNS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp, #8]
  10:	ldr	x0, [sp]
  14:	mov	x2, x1
  18:	mov	x3, x0
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldp	x0, x1, [x3, #16]
  28:	stp	x0, x1, [x2, #16]
  2c:	nop
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>
  28:	mov	x1, x0
  2c:	ldr	x0, [sp, #40]
  30:	mov	x8, x20
  34:	mov	w4, #0x1                   	// #1
  38:	mov	x3, x0
  3c:	mov	x2, x1
  40:	mov	x1, x19
  44:	ldr	x0, [sp, #40]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E3endEv>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb1EEC2ILb0EvEERKNS0_IS2_S4_S5_S7_XT_EEE:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb1EEC1ILb0EvEERKNS0_IS2_S4_S5_S7_XT_EEE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x2, [sp, #8]
  10:	ldr	x0, [sp]
  14:	ldp	x0, x1, [x0]
  18:	stp	x0, x1, [x2]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #16]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #16]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [x0, #24]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [x0, #24]
  3c:	nop
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x0, [x0, #16]
  1c:	cmp	x0, #0x0
  20:	b.eq	58 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x58>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.ne	58 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0x58>  // b.any
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  3c:	add	x3, x0, #0x0
  40:	mov	w2, #0x4c0                 	// #1216
  44:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  48:	add	x1, x0, #0x0
  4c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  50:	add	x0, x0, #0x0
  54:	bl	0 <__assert_fail>
  58:	nop
  5c:	ldr	x0, [sp, #32]
  60:	ldr	x0, [x0, #16]
  64:	cmp	x0, #0x0
  68:	b.eq	a0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa0>  // b.none
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.ne	a0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa0>  // b.any
  80:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  84:	add	x3, x0, #0x0
  88:	mov	w2, #0x4c1                 	// #1217
  8c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  90:	add	x1, x0, #0x0
  94:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  98:	add	x0, x0, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	nop
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  ac:	mov	x19, x0
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  b8:	cmp	x19, x0
  bc:	b.eq	e0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE+0xe0>  // b.none
  c0:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  c4:	add	x3, x0, #0x0
  c8:	mov	w2, #0x4c2                 	// #1218
  cc:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  d0:	add	x1, x0, #0x0
  d4:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEeqERKNS0_IS2_S4_S5_S7_Lb1EEE>
  d8:	add	x0, x0, #0x0
  dc:	bl	0 <__assert_fail>
  e0:	nop
  e4:	ldr	x0, [sp, #40]
  e8:	ldr	x1, [x0, #16]
  ec:	ldr	x0, [sp, #32]
  f0:	ldr	x0, [x0, #16]
  f4:	cmp	x1, x0
  f8:	cset	w0, eq  // eq = none
  fc:	and	w0, w0, #0xff
 100:	ldr	x19, [sp, #16]
 104:	ldp	x29, x30, [sp], #48
 108:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2IvLb1EEESD_SE_:

0000000000000000 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC1IvLb1EEESD_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZNSt5tupleIJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC1IvLb1EEESD_SE_>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	add	x0, sp, #0x48
  20:	mov	x2, x0
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	84 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_+0x84>  // b.none
  3c:	ldr	x20, [sp, #72]
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  48:	mov	x2, x0
  4c:	ldr	x0, [sp, #56]
  50:	add	x1, sp, #0x50
  54:	mov	x8, x1
  58:	mov	w4, #0x1                   	// #1
  5c:	mov	x3, x0
  60:	mov	x1, x20
  64:	ldr	x0, [sp, #56]
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  6c:	strb	wzr, [sp, #119]
  70:	add	x1, sp, #0x77
  74:	add	x0, sp, #0x50
  78:	mov	x8, x19
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  80:	b	f4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_+0xf4>
  84:	ldr	x20, [sp, #72]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  90:	mov	x3, x0
  94:	ldr	x2, [sp, #48]
  98:	mov	x1, x20
  9c:	ldr	x0, [sp, #56]
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  a4:	str	x0, [sp, #72]
  a8:	ldr	x20, [sp, #72]
  ac:	ldr	x0, [sp, #56]
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  b4:	mov	x2, x0
  b8:	ldr	x0, [sp, #56]
  bc:	add	x1, sp, #0x78
  c0:	mov	x8, x1
  c4:	mov	w4, #0x1                   	// #1
  c8:	mov	x3, x0
  cc:	mov	x1, x20
  d0:	ldr	x0, [sp, #56]
  d4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  d8:	mov	w0, #0x1                   	// #1
  dc:	strb	w0, [sp, #159]
  e0:	add	x1, sp, #0x9f
  e4:	add	x0, sp, #0x78
  e8:	mov	x8, x19
  ec:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11try_emplaceIJRS5_EEESt4pairINS_16DenseMapIteratorIS3_S5_S6_S8_Lb0EEEbERKS3_DpOT_>
  f0:	nop
  f4:	ldp	x19, x20, [sp, #16]
  f8:	ldp	x29, x30, [sp], #160
  fc:	ret

Disassembly of section .text._ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC2INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E:

0000000000000000 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC1INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC1INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC1INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>
  2c:	ldr	x0, [sp, #32]
  30:	add	x0, x0, #0x20
  34:	bl	0 <_ZNSt4pairIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEbEC1INS0_16DenseMapIteratorIS4_S6_S7_S9_Lb0EEEbLb1EEEOS_IT_T0_E>
  38:	ldrb	w1, [x0]
  3c:	ldr	x0, [sp, #40]
  40:	strb	w1, [x0, #32]
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_headERSF_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_headERSF_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_headERSF_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEEOT_RNSt16remove_referenceISD_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorEEOT_RNSt16remove_referenceISD_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_tailERSF_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEE7_M_tailERSF_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRbEE7_M_headERS1_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRbEE7_M_headERS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJRbEE7_M_headERS1_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x4b9                 	// #1209
  2c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv>
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.eq	64 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x64>  // b.none
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0, #16]
  5c:	sub	x0, x0, #0x8
  60:	b	6c <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEptEv+0x6c>
  64:	ldr	x0, [sp, #24]
  68:	ldr	x0, [x0, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j:

0000000000000000 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0x0                   	// #0
  1c:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j>
  20:	mov	x2, x0
  24:	ldr	w0, [sp, #28]
  28:	mov	x1, x0
  2c:	mov	x0, x2
  30:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_11DeclContextELj1EjNS_21PointerLikeTypeTraitsIS2_EENS_18PointerIntPairInfoIS2_Lj1ES4_EEE16setPointerAndIntES2_j>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #40]
  3c:	str	x1, [x0]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x0, [x0, #16]
  1c:	cmp	x0, #0x0
  20:	b.eq	58 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x58>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.ne	58 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0x58>  // b.any
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  3c:	add	x3, x0, #0x0
  40:	mov	w2, #0x4c7                 	// #1223
  44:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  48:	add	x1, x0, #0x0
  4c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  50:	add	x0, x0, #0x0
  54:	bl	0 <__assert_fail>
  58:	nop
  5c:	ldr	x0, [sp, #32]
  60:	ldr	x0, [x0, #16]
  64:	cmp	x0, #0x0
  68:	b.eq	a0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa0>  // b.none
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.ne	a0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xa0>  // b.any
  80:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  84:	add	x3, x0, #0x0
  88:	mov	w2, #0x4c8                 	// #1224
  8c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  90:	add	x1, x0, #0x0
  94:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  98:	add	x0, x0, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	nop
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  ac:	mov	x19, x0
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  b8:	cmp	x19, x0
  bc:	b.eq	e0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE+0xe0>  // b.none
  c0:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  c4:	add	x3, x0, #0x0
  c8:	mov	w2, #0x4c9                 	// #1225
  cc:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  d0:	add	x1, x0, #0x0
  d4:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEneERKNS0_IS2_S4_S5_S7_Lb1EEE>
  d8:	add	x0, x0, #0x0
  dc:	bl	0 <__assert_fail>
  e0:	nop
  e4:	ldr	x0, [sp, #40]
  e8:	ldr	x1, [x0, #16]
  ec:	ldr	x0, [sp, #32]
  f0:	ldr	x0, [x0, #16]
  f4:	cmp	x1, x0
  f8:	cset	w0, ne  // ne = any
  fc:	and	w0, w0, #0xff
 100:	ldr	x19, [sp, #16]
 104:	ldp	x29, x30, [sp], #48
 108:	ret

Disassembly of section .text._ZSt11swap_rangesIPcS0_ET0_T_S2_S1_:

0000000000000000 <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.eq	4c <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_+0x4c>  // b.none
  24:	ldr	x1, [sp, #24]
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_>
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x1
  38:	str	x0, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	add	x0, x0, #0x1
  44:	str	x0, [sp, #24]
  48:	b	14 <_ZSt11swap_rangesIPcS0_ET0_T_S2_S1_+0x14>
  4c:	ldr	x0, [sp, #24]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZSt4moveIRcEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRcEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIPcS0_ET0_T_S2_S1_:

0000000000000000 <_ZSt4moveIPcS0_ET0_T_S2_S1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4moveIPcS0_ET0_T_S2_S1_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4moveIPcS0_ET0_T_S2_S1_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4moveIPcS0_ET0_T_S2_S1_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt9iter_swapIPcS0_EvT_T0_:

0000000000000000 <_ZSt9iter_swapIPcS0_EvT_T0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt9iter_swapIPcS0_EvT_T0_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt4swapIlENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_:

0000000000000000 <_ZSt4swapIlENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt4swapIlENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZSt4swapIlENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  28:	ldr	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	str	x1, [x0]
  34:	add	x0, sp, #0x28
  38:	bl	0 <_ZSt4swapIlENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	str	x1, [x0]
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZSt13move_backwardIPcS0_ET0_T_S2_S1_:

0000000000000000 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt13move_backwardIPcS0_ET0_T_S2_S1_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	strb	w2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x1, [x0, #80]
  20:	ldr	x0, [sp, #48]
  24:	add	x1, x1, x0
  28:	ldr	x0, [sp, #56]
  2c:	str	x1, [x0, #80]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	ldrb	w1, [sp, #40]
  3c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  40:	str	x0, [sp, #152]
  44:	ldr	x1, [sp, #152]
  48:	ldr	x0, [sp, #48]
  4c:	add	x0, x1, x0
  50:	ldr	x1, [sp, #48]
  54:	cmp	x1, x0
  58:	b.ls	7c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x7c>  // b.plast
  5c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  60:	add	x3, x0, #0x0
  64:	mov	w2, #0xdc                  	// #220
  68:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  6c:	add	x1, x0, #0x0
  70:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  74:	add	x0, x0, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	x0, [sp, #48]
  80:	str	x0, [sp, #144]
  84:	ldr	x1, [sp, #152]
  88:	ldr	x0, [sp, #144]
  8c:	add	x0, x1, x0
  90:	ldr	x1, [sp, #56]
  94:	ldr	x2, [x1, #8]
  98:	ldr	x1, [sp, #56]
  9c:	ldr	x1, [x1]
  a0:	sub	x1, x2, x1
  a4:	cmp	x0, x1
  a8:	b.hi	dc <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0xdc>  // b.pmore
  ac:	ldr	x0, [sp, #56]
  b0:	ldr	x1, [x0]
  b4:	ldr	x0, [sp, #152]
  b8:	add	x0, x1, x0
  bc:	str	x0, [sp, #104]
  c0:	ldr	x1, [sp, #104]
  c4:	ldr	x0, [sp, #144]
  c8:	add	x1, x1, x0
  cc:	ldr	x0, [sp, #56]
  d0:	str	x1, [x0]
  d4:	ldr	x0, [sp, #104]
  d8:	b	220 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x220>
  dc:	add	x0, sp, #0x28
  e0:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
  e4:	mov	x1, x0
  e8:	ldr	x0, [sp, #144]
  ec:	add	x0, x1, x0
  f0:	sub	x0, x0, #0x1
  f4:	str	x0, [sp, #80]
  f8:	ldr	x0, [sp, #80]
  fc:	cmp	x0, #0x1, lsl #12
 100:	b.ls	1a8 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x1a8>  // b.plast
 104:	ldr	x0, [sp, #56]
 108:	add	x0, x0, #0x60
 10c:	ldr	x1, [sp, #80]
 110:	mov	x2, #0x0                   	// #0
 114:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 118:	str	x0, [sp, #72]
 11c:	ldr	x0, [sp, #56]
 120:	add	x19, x0, #0x40
 124:	add	x1, sp, #0x50
 128:	add	x0, sp, #0x48
 12c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 130:	stp	x0, x1, [sp, #88]
 134:	add	x0, sp, #0x58
 138:	mov	x1, x0
 13c:	mov	x0, x19
 140:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 144:	ldr	x0, [sp, #72]
 148:	ldrb	w1, [sp, #40]
 14c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 150:	str	x0, [sp, #120]
 154:	ldr	x1, [sp, #120]
 158:	ldr	x0, [sp, #48]
 15c:	add	x1, x1, x0
 160:	ldr	x0, [sp, #72]
 164:	mov	x2, x0
 168:	ldr	x0, [sp, #80]
 16c:	add	x0, x2, x0
 170:	cmp	x1, x0
 174:	b.ls	198 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x198>  // b.plast
 178:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 17c:	add	x3, x0, #0x0
 180:	mov	w2, #0xfb                  	// #251
 184:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 188:	add	x1, x0, #0x0
 18c:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 190:	add	x0, x0, #0x0
 194:	bl	0 <__assert_fail>
 198:	ldr	x0, [sp, #120]
 19c:	str	x0, [sp, #112]
 1a0:	ldr	x0, [sp, #112]
 1a4:	b	220 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x220>
 1a8:	ldr	x0, [sp, #56]
 1ac:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1b0:	ldr	x0, [sp, #56]
 1b4:	ldr	x0, [x0]
 1b8:	ldrb	w1, [sp, #40]
 1bc:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1c0:	str	x0, [sp, #136]
 1c4:	ldr	x1, [sp, #136]
 1c8:	ldr	x0, [sp, #144]
 1cc:	add	x0, x1, x0
 1d0:	ldr	x1, [sp, #56]
 1d4:	ldr	x1, [x1, #8]
 1d8:	cmp	x0, x1
 1dc:	b.ls	200 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE+0x200>  // b.plast
 1e0:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1e4:	add	x3, x0, #0x0
 1e8:	mov	w2, #0x105                 	// #261
 1ec:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1f0:	add	x1, x0, #0x0
 1f4:	adrp	x0, 0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE8AllocateEmNS_5AlignE>
 1f8:	add	x0, x0, #0x0
 1fc:	bl	0 <__assert_fail>
 200:	ldr	x0, [sp, #136]
 204:	str	x0, [sp, #128]
 208:	ldr	x1, [sp, #128]
 20c:	ldr	x0, [sp, #144]
 210:	add	x1, x1, x0
 214:	ldr	x0, [sp, #56]
 218:	str	x1, [x0]
 21c:	ldr	x0, [sp, #128]
 220:	ldr	x19, [sp, #16]
 224:	ldp	x29, x30, [sp], #160
 228:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE10deallocateERS2_PS1_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_:

0000000000000000 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPN4llvm9StringRefEEvT_S3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #136]
  10:	str	x1, [sp, #128]
  14:	str	x2, [sp, #120]
  18:	str	x3, [sp, #112]
  1c:	str	x4, [sp, #104]
  20:	add	x1, sp, #0x68
  24:	add	x0, sp, #0x78
  28:	mov	x3, #0x0                   	// #0
  2c:	mov	x2, x1
  30:	ldr	x1, [sp, #112]
  34:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  38:	and	w0, w0, #0xff
  3c:	eor	w0, w0, #0x1
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	148 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x148>  // b.none
  4c:	ldr	x0, [sp, #120]
  50:	ldr	x1, [sp, #112]
  54:	sub	x0, x1, x0
  58:	str	x0, [sp, #152]
  5c:	ldr	x0, [sp, #120]
  60:	add	x1, sp, #0x68
  64:	ldr	x2, [sp, #152]
  68:	bl	0 <memcpy>
  6c:	ldr	x0, [sp, #128]
  70:	ldr	x0, [x0]
  74:	cmp	x0, #0x0
  78:	b.ne	d8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0xd8>  // b.any
  7c:	ldr	x2, [sp, #136]
  80:	ldr	x0, [sp, #136]
  84:	ldr	x1, [x0, #120]
  88:	ldr	x0, [sp, #136]
  8c:	add	x19, x0, #0x40
  90:	add	x0, sp, #0x20
  94:	mov	x8, x0
  98:	mov	x0, x2
  9c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  a0:	mov	x1, x19
  a4:	add	x0, sp, #0x20
  a8:	ldp	x2, x3, [x0]
  ac:	stp	x2, x3, [x1]
  b0:	ldp	x2, x3, [x0, #16]
  b4:	stp	x2, x3, [x1, #16]
  b8:	ldp	x2, x3, [x0, #32]
  bc:	stp	x2, x3, [x1, #32]
  c0:	ldr	x0, [x0, #48]
  c4:	str	x0, [x1, #48]
  c8:	ldr	x0, [sp, #128]
  cc:	mov	x1, #0x40                  	// #64
  d0:	str	x1, [x0]
  d4:	b	fc <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0xfc>
  d8:	ldr	x0, [sp, #136]
  dc:	add	x0, x0, #0x40
  e0:	ldr	x1, [sp, #136]
  e4:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
  e8:	ldr	x0, [sp, #128]
  ec:	ldr	x0, [x0]
  f0:	add	x1, x0, #0x40
  f4:	ldr	x0, [sp, #128]
  f8:	str	x1, [x0]
  fc:	ldr	x0, [sp, #136]
 100:	str	x0, [sp, #120]
 104:	add	x1, sp, #0x68
 108:	add	x0, sp, #0x78
 10c:	ldr	x3, [sp, #152]
 110:	mov	x2, x1
 114:	ldr	x1, [sp, #112]
 118:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
 11c:	and	w0, w0, #0xff
 120:	eor	w0, w0, #0x1
 124:	and	w0, w0, #0xff
 128:	cmp	w0, #0x0
 12c:	b.eq	148 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_+0x148>  // b.none
 130:	mov	w2, #0x21f                 	// #543
 134:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
 138:	add	x1, x0, #0x0
 13c:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataImEEPcRmS4_S4_T_>
 140:	add	x0, x0, #0x0
 144:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 148:	ldr	x0, [sp, #120]
 14c:	ldr	x19, [sp, #16]
 150:	ldp	x29, x30, [sp], #160
 154:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  24:	str	x0, [sp, #72]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #56]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  3c:	sub	x0, x19, x0
  40:	ldr	x1, [sp, #72]
  44:	cmp	x1, x0
  48:	cset	w0, hi  // hi = pmore
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.eq	7c <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x7c>  // b.none
  58:	ldr	x19, [sp, #56]
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #72]
  6c:	add	x0, x1, x0
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  7c:	ldr	x0, [sp, #56]
  80:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  84:	mov	x3, #0x0                   	// #0
  88:	mov	x2, x0
  8c:	ldr	x1, [sp, #40]
  90:	ldr	x0, [sp, #48]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  98:	ldr	x19, [sp, #56]
  9c:	ldr	x0, [sp, #56]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  a4:	mov	x1, x0
  a8:	ldr	x0, [sp, #72]
  ac:	add	x0, x1, x0
  b0:	mov	x1, x0
  b4:	mov	x0, x19
  b8:	bl	0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  bc:	nop
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #48]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv:

0000000000000000 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #48]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0xb1                  	// #177
  28:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNKR4llvm15optional_detail15OptionalStorageINS_14DWARFFormValueELb1EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	cmp	w0, #0x0
  18:	b.ne	3c <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0xad                  	// #173
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageImLb1EE8getValueEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	mov	x0, #0x1e                  	// #30
  10:	str	x0, [sp, #32]
  14:	ldr	w0, [sp, #28]
  18:	lsr	w0, w0, #7
  1c:	mov	w0, w0
  20:	str	x0, [sp, #40]
  24:	add	x1, sp, #0x28
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE15computeSlabSizeEj>
  30:	ldr	x0, [x0]
  34:	mov	w1, w0
  38:	mov	x0, #0x1000                	// #4096
  3c:	lsl	x0, x0, x1
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt27__uninitialized_default_n_aIPN4llvm9StringRefEmS1_ET_S3_T0_RSaIT1_E:

0000000000000000 <_ZSt27__uninitialized_default_n_aIPN4llvm9StringRefEmS1_ET_S3_T0_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt27__uninitialized_default_n_aIPN4llvm9StringRefEmS1_ET_S3_T0_RSaIT1_E>
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN4llvm22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldrb	w2, [sp, #31]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EPPNS_18StringMapEntryBaseEb>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldrb	w2, [sp, #31]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EPPNS_18StringMapEntryBaseEb>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_:

0000000000000000 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x30
  30:	mov	x2, x1
  34:	mov	x1, x19
  38:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  3c:	ldp	x0, x1, [sp, #48]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEIJS6_EEEmDpOT_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI1NS_21StringMapEntryStorageIS6_EEIJS6_EEEmDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x2, [sp, #24]
  20:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI1NS_21StringMapEntryStorageIS6_EEIJS6_EEEmDpOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	stp	x0, x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	add	x0, sp, #0x30
  1c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  20:	str	x0, [sp, #104]
  24:	ldr	x0, [sp, #104]
  28:	add	x0, x0, #0x29
  2c:	str	x0, [sp, #96]
  30:	mov	x0, #0x8                   	// #8
  34:	str	x0, [sp, #88]
  38:	ldr	x2, [sp, #88]
  3c:	ldr	x1, [sp, #96]
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  48:	str	x0, [sp, #80]
  4c:	ldr	x0, [sp, #80]
  50:	cmp	x0, #0x0
  54:	b.ne	78 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0xbd                  	// #189
  64:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #32]
  7c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  80:	mov	x19, x0
  84:	ldr	x0, [sp, #80]
  88:	mov	x1, x0
  8c:	mov	x0, #0x28                  	// #40
  90:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  94:	mov	x2, x19
  98:	ldr	x1, [sp, #104]
  9c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  a0:	ldr	x0, [sp, #80]
  a4:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  a8:	str	x0, [sp, #72]
  ac:	ldr	x0, [sp, #104]
  b0:	cmp	x0, #0x0
  b4:	b.eq	d0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_+0xd0>  // b.none
  b8:	add	x0, sp, #0x30
  bc:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJS6_EEEPS7_NS_9StringRefERT_DpOT0_>
  c0:	ldr	x2, [sp, #104]
  c4:	mov	x1, x0
  c8:	ldr	x0, [sp, #72]
  cc:	bl	0 <memcpy>
  d0:	ldr	x1, [sp, #72]
  d4:	ldr	x0, [sp, #104]
  d8:	add	x0, x1, x0
  dc:	strb	wzr, [x0]
  e0:	ldr	x0, [sp, #80]
  e4:	ldr	x19, [sp, #16]
  e8:	ldp	x29, x30, [sp], #112
  ec:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI2NS_21StringMapEntryStorageIS6_EEEm:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI1NS_21StringMapEntryStorageIS6_EEEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEECI1NS_21StringMapEntryStorageIS6_EEEm>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	add	x0, sp, #0x20
  14:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  18:	str	x0, [sp, #88]
  1c:	ldr	x0, [sp, #88]
  20:	add	x0, x0, #0x29
  24:	str	x0, [sp, #80]
  28:	mov	x0, #0x8                   	// #8
  2c:	str	x0, [sp, #72]
  30:	ldr	x2, [sp, #72]
  34:	ldr	x1, [sp, #80]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  40:	str	x0, [sp, #64]
  44:	ldr	x0, [sp, #64]
  48:	cmp	x0, #0x0
  4c:	b.ne	70 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0x70>  // b.any
  50:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  54:	add	x3, x0, #0x0
  58:	mov	w2, #0xbd                  	// #189
  5c:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  60:	add	x1, x0, #0x0
  64:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  68:	add	x0, x0, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #64]
  74:	mov	x1, x0
  78:	mov	x0, #0x28                  	// #40
  7c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  80:	ldr	x1, [sp, #88]
  84:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  88:	ldr	x0, [sp, #64]
  8c:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  90:	str	x0, [sp, #56]
  94:	ldr	x0, [sp, #88]
  98:	cmp	x0, #0x0
  9c:	b.eq	b8 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_+0xb8>  // b.none
  a0:	add	x0, sp, #0x20
  a4:	bl	0 <_ZN4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6CreateINS_15MallocAllocatorEJEEEPS7_NS_9StringRefERT_DpOT0_>
  a8:	ldr	x2, [sp, #88]
  ac:	mov	x1, x0
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <memcpy>
  b8:	ldr	x1, [sp, #56]
  bc:	ldr	x0, [sp, #88]
  c0:	add	x0, x1, x0
  c4:	strb	wzr, [x0]
  c8:	ldr	x0, [sp, #64]
  cc:	ldp	x29, x30, [sp], #96
  d0:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldr	x0, [x0]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	and	x0, x0, #0x7
  24:	cmp	x0, #0x0
  28:	b.eq	4c <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_+0x4c>  // b.none
  2c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0xb2                  	// #178
  38:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE13updatePointerElS2_>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	and	x1, x0, #0x7
  54:	ldr	x0, [sp, #40]
  58:	orr	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17get_hashable_dataIjEENSt9enable_ifIXsrNS1_16is_hashable_dataIT_EE5valueES5_E4typeERKS5_:

0000000000000000 <_ZN4llvm7hashing6detail17get_hashable_dataIjEENSt9enable_ifIXsrNS1_16is_hashable_dataIT_EE5valueES5_E4typeERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #136]
  10:	str	x1, [sp, #128]
  14:	str	x2, [sp, #120]
  18:	str	x3, [sp, #112]
  1c:	str	w4, [sp, #108]
  20:	add	x1, sp, #0x6c
  24:	add	x0, sp, #0x78
  28:	mov	x3, #0x0                   	// #0
  2c:	mov	x2, x1
  30:	ldr	x1, [sp, #112]
  34:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  38:	and	w0, w0, #0xff
  3c:	eor	w0, w0, #0x1
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	148 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0x148>  // b.none
  4c:	ldr	x0, [sp, #120]
  50:	ldr	x1, [sp, #112]
  54:	sub	x0, x1, x0
  58:	str	x0, [sp, #152]
  5c:	ldr	x0, [sp, #120]
  60:	add	x1, sp, #0x6c
  64:	ldr	x2, [sp, #152]
  68:	bl	0 <memcpy>
  6c:	ldr	x0, [sp, #128]
  70:	ldr	x0, [x0]
  74:	cmp	x0, #0x0
  78:	b.ne	d8 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0xd8>  // b.any
  7c:	ldr	x2, [sp, #136]
  80:	ldr	x0, [sp, #136]
  84:	ldr	x1, [x0, #120]
  88:	ldr	x0, [sp, #136]
  8c:	add	x19, x0, #0x40
  90:	add	x0, sp, #0x20
  94:	mov	x8, x0
  98:	mov	x0, x2
  9c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  a0:	mov	x1, x19
  a4:	add	x0, sp, #0x20
  a8:	ldp	x2, x3, [x0]
  ac:	stp	x2, x3, [x1]
  b0:	ldp	x2, x3, [x0, #16]
  b4:	stp	x2, x3, [x1, #16]
  b8:	ldp	x2, x3, [x0, #32]
  bc:	stp	x2, x3, [x1, #32]
  c0:	ldr	x0, [x0, #48]
  c4:	str	x0, [x1, #48]
  c8:	ldr	x0, [sp, #128]
  cc:	mov	x1, #0x40                  	// #64
  d0:	str	x1, [x0]
  d4:	b	fc <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0xfc>
  d8:	ldr	x0, [sp, #136]
  dc:	add	x0, x0, #0x40
  e0:	ldr	x1, [sp, #136]
  e4:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
  e8:	ldr	x0, [sp, #128]
  ec:	ldr	x0, [x0]
  f0:	add	x1, x0, #0x40
  f4:	ldr	x0, [sp, #128]
  f8:	str	x1, [x0]
  fc:	ldr	x0, [sp, #136]
 100:	str	x0, [sp, #120]
 104:	add	x1, sp, #0x6c
 108:	add	x0, sp, #0x78
 10c:	ldr	x3, [sp, #152]
 110:	mov	x2, x1
 114:	ldr	x1, [sp, #112]
 118:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
 11c:	and	w0, w0, #0xff
 120:	eor	w0, w0, #0x1
 124:	and	w0, w0, #0xff
 128:	cmp	w0, #0x0
 12c:	b.eq	148 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_+0x148>  // b.none
 130:	mov	w2, #0x21f                 	// #543
 134:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
 138:	add	x1, x0, #0x0
 13c:	adrp	x0, 0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper12combine_dataIjEEPcRmS4_S4_T_>
 140:	add	x0, x0, #0x0
 144:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 148:	ldr	x0, [sp, #120]
 14c:	ldr	x19, [sp, #16]
 150:	ldp	x29, x30, [sp], #160
 154:	ret

Disassembly of section .text._ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_:

0000000000000000 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #24]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x4, x1
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	ldr	x0, [sp, #56]
  40:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  44:	str	x0, [sp, #40]
  48:	ldr	x0, [sp, #48]
  4c:	ldr	x3, [sp, #32]
  50:	ldr	x2, [sp, #40]
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #56]
  5c:	bl	0 <_ZN4llvm7hashing6detail29hash_combine_recursive_helper7combineINS_9StringRefEJEEENS_9hash_codeEmPcS6_RKT_DpRKT0_>
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPS8_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPS8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	add	x0, sp, #0x30
  18:	mov	x2, x0
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPS8_>
  28:	strb	w0, [sp, #63]
  2c:	ldr	x1, [sp, #48]
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0]
  38:	ldrb	w0, [sp, #63]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	str	x3, [sp, #48]
  20:	strb	w4, [sp, #47]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x80>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #64]
  44:	cmp	x0, x1
  48:	b.ne	58 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x58>  // b.any
  4c:	ldr	x0, [sp, #72]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  54:	b	60 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x60>
  58:	ldr	x0, [sp, #64]
  5c:	add	x0, x0, #0x8
  60:	str	x0, [sp, #88]
  64:	ldrb	w4, [sp, #47]
  68:	ldr	x3, [sp, #48]
  6c:	ldr	x2, [sp, #56]
  70:	ldr	x1, [sp, #88]
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  7c:	b	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x98>
  80:	ldrb	w4, [sp, #47]
  84:	ldr	x3, [sp, #48]
  88:	ldr	x2, [sp, #56]
  8c:	ldr	x1, [sp, #64]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getBucketsEndEv>
  24:	mov	w0, w0
  28:	lsl	x0, x0, #3
  2c:	add	x0, x19, x0
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC2ESD_SE_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC1ESD_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #24]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC1ESD_SE_>
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x0, #0x8
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorERbEEC1ESD_SE_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EEC2ESD_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EEC1ESD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPS8_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPS8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	add	x0, sp, #0x30
  18:	mov	x2, x0
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPS8_>
  28:	strb	w0, [sp, #63]
  2c:	ldr	x1, [sp, #48]
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0]
  38:	ldrb	w0, [sp, #63]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_:

0000000000000000 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbESt4pairINSt17__decay_and_stripIT_E6__typeENSB_IT0_E6__typeEEOSC_OSF_>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm6detail13DenseSetEmptyEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm6detail13DenseSetEmptyEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x3, [sp, #48]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #40]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  30:	str	x0, [sp, #48]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #48]
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  48:	mov	x1, x0
  4c:	ldr	x0, [x19]
  50:	str	x0, [x1]
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  5c:	ldr	x0, [sp, #48]
  60:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  64:	mov	x1, x0
  68:	mov	x0, #0x1                   	// #1
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16InsertIntoBucketIRKS3_JRS5_EEEPS8_SF_OT_DpOT0_>
  70:	ldr	x0, [sp, #48]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EE7_M_headERSE_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm6detail12DenseSetImplIPNS0_11DeclContextENS0_8DenseMapIS4_NS1_13DenseSetEmptyENS0_11DeclMapInfoENS1_12DenseSetPairIS4_EEEES7_E8IteratorELb0EE7_M_headERSE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERbLb0EE7_M_headERS1_:

0000000000000000 <_ZNSt10_Head_baseILm1ERbLb0EE7_M_headERS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm20shouldReverseIterateIPNS_11DeclContextEEEbv:

0000000000000000 <_ZN4llvm20shouldReverseIterateIPNS_11DeclContextEEEbv>:
   0:	mov	w0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	and	x0, x0, #0xfffffffffffffffe
  20:	cmp	x0, #0x0
  24:	b.eq	48 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll+0x48>  // b.none
  28:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xba                  	// #186
  34:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_11DeclContextELj1ENS_21PointerLikeTypeTraitsIS2_EEE9updateIntEll>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	and	x0, x0, #0xfffffffffffffffb
  50:	ldr	x1, [sp, #40]
  54:	lsl	x1, x1, #2
  58:	orr	x0, x0, x1
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZSt12__miter_baseIPcET_S1_:

0000000000000000 <_ZSt12__miter_baseIPcET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt4swapIcENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_:

0000000000000000 <_ZSt4swapIcENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt4swapIcENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  18:	ldrb	w0, [x0]
  1c:	strb	w0, [sp, #47]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZSt4swapIcENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  28:	ldrb	w1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	strb	w1, [x0]
  34:	add	x0, sp, #0x2f
  38:	bl	0 <_ZSt4swapIcENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
  3c:	ldrb	w1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	strb	w1, [x0]
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPcS0_ET1_T0_S2_S1_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_:

0000000000000000 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x30
  30:	mov	x2, x1
  34:	mov	x1, x19
  38:	bl	0 <_ZSt9make_pairIRPvRmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  3c:	ldp	x0, x1, [sp, #48]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  58:	ldr	x0, [sp, #32]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  60:	mov	x19, x0
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  6c:	mov	x1, x0
  70:	mov	x0, #0x10                  	// #16
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  78:	mov	x2, x0
  7c:	ldp	x0, x1, [x19]
  80:	stp	x0, x1, [x2]
  84:	ldr	x19, [sp, #40]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  90:	add	x0, x0, #0x1
  94:	mov	x1, x0
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE9push_backEOS3_>
  a0:	nop
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  18:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x60
  28:	mov	x2, #0x0                   	// #0
  2c:	ldr	x1, [sp, #40]
  30:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  34:	str	x0, [sp, #32]
  38:	ldr	x0, [sp, #24]
  3c:	add	x0, x0, #0x10
  40:	add	x1, sp, #0x20
  44:	bl	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE12StartNewSlabEv>
  48:	ldr	x1, [sp, #32]
  4c:	ldr	x0, [sp, #24]
  50:	str	x1, [x0]
  54:	ldr	x1, [sp, #32]
  58:	ldr	x0, [sp, #40]
  5c:	add	x1, x1, x0
  60:	ldr	x0, [sp, #24]
  64:	str	x1, [x0, #8]
  68:	nop
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE10deallocateEPS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm9StringRefEEEvT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x10                  	// #16
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE9constructIS2_JS2_EEEvPT_DpOT0_>
  34:	mov	x2, x0
  38:	ldp	x0, x1, [x19]
  3c:	stp	x0, x1, [x2]
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE7destroyIS1_EEvRS2_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m:

0000000000000000 <_ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	mov	x1, #0x8                   	// #8
  1c:	ldr	x0, [sp, #16]
  20:	sub	x0, x1, x0
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #56]
  34:	add	x0, x1, x0
  38:	ldr	x1, [sp, #32]
  3c:	cmp	x1, x0
  40:	b.cs	4c <_ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m+0x4c>  // b.hs, b.nlast
  44:	mov	w0, #0x0                   	// #0
  48:	b	94 <_ZN4llvm7hashing6detail17store_and_advanceImEEbRPcS3_RKT_m+0x94>
  4c:	ldr	x0, [sp, #24]
  50:	str	x0, [sp, #48]
  54:	ldr	x0, [sp, #40]
  58:	ldr	x3, [x0]
  5c:	ldr	x1, [sp, #48]
  60:	ldr	x0, [sp, #16]
  64:	add	x0, x1, x0
  68:	ldr	x2, [sp, #56]
  6c:	mov	x1, x0
  70:	mov	x0, x3
  74:	bl	0 <memcpy>
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x1, [x0]
  80:	ldr	x0, [sp, #56]
  84:	add	x1, x1, x0
  88:	ldr	x0, [sp, #40]
  8c:	str	x1, [x0]
  90:	mov	w0, #0x1                   	// #1
  94:	ldp	x29, x30, [sp], #64
  98:	ret

Disassembly of section .text._ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_:

0000000000000000 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE18uninitialized_copyIKccEEvPT_S5_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS4_E4typeES6_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPvvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt4pairIPvmEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE11_S_max_sizeERKS2_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm9StringRefESaIS1_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt25__uninitialized_default_nIPN4llvm9StringRefEmET_S3_T0_:

0000000000000000 <_ZSt25__uninitialized_default_nIPN4llvm9StringRefEmET_S3_T0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	w0, #0x1                   	// #1
  14:	strb	w0, [sp, #47]
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZSt25__uninitialized_default_nIPN4llvm9StringRefEmET_S3_T0_>
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8allocateERS2_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIN4llvm9StringRefESt13move_iteratorIPS1_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm9StringRefESt13move_iteratorIPS1_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm9StringRefESt13move_iteratorIPS1_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm9StringRefEES3_S2_ET0_T_S6_S5_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm9StringRefEES3_S2_ET0_T_S6_S5_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm9StringRefEES3_S2_ET0_T_S6_S5_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #31]
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x3c>  // b.none
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb>
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #31]
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb+0x3c>  // b.none
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEEC1EPPNS_18StringMapEntryBaseEb>
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC2IS8_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC1IS8_bLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC1IS8_bLb1EEEOT_OT0_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x1, [x1]
  28:	str	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbEC1IS8_bLb1EEEOT_OT0_>
  34:	ldrb	w1, [x0]
  38:	ldr	x0, [sp, #40]
  3c:	strb	w1, [x0, #8]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IJS6_EEEmDpOT_:

0000000000000000 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IJS6_EEEmDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x1, [sp, #48]
  20:	bl	0 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IJS6_EEEmDpOT_>
  24:	ldr	x0, [sp, #56]
  28:	add	x19, x0, #0x8
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IJS6_EEEmDpOT_>
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x28
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Em:

0000000000000000 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm21StringMapEntryStorageINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Em>
  1c:	ldr	x0, [sp, #24]
  20:	add	x0, x0, #0x8
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_11DeclContextEE16getAsVoidPointerES2_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_11DeclContextEE16getAsVoidPointerES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m:

0000000000000000 <_ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	mov	x1, #0x4                   	// #4
  1c:	ldr	x0, [sp, #16]
  20:	sub	x0, x1, x0
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #56]
  34:	add	x0, x1, x0
  38:	ldr	x1, [sp, #32]
  3c:	cmp	x1, x0
  40:	b.cs	4c <_ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m+0x4c>  // b.hs, b.nlast
  44:	mov	w0, #0x0                   	// #0
  48:	b	94 <_ZN4llvm7hashing6detail17store_and_advanceIjEEbRPcS3_RKT_m+0x94>
  4c:	ldr	x0, [sp, #24]
  50:	str	x0, [sp, #48]
  54:	ldr	x0, [sp, #40]
  58:	ldr	x3, [x0]
  5c:	ldr	x1, [sp, #48]
  60:	ldr	x0, [sp, #16]
  64:	add	x0, x1, x0
  68:	ldr	x2, [sp, #56]
  6c:	mov	x1, x0
  70:	mov	x0, x3
  74:	bl	0 <memcpy>
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x1, [x0]
  80:	ldr	x0, [sp, #56]
  84:	add	x1, x1, x0
  88:	ldr	x0, [sp, #40]
  8c:	str	x1, [x0]
  90:	mov	w0, #0x1                   	// #1
  94:	ldp	x29, x30, [sp], #64
  98:	ret

Disassembly of section .text._ZN4llvm7hashing6detail17get_hashable_dataINS_9StringRefEEENSt9enable_ifIXntsrNS1_16is_hashable_dataIT_EE5valueEmE4typeERKS6_:

0000000000000000 <_ZN4llvm7hashing6detail17get_hashable_dataINS_9StringRefEEENSt9enable_ifIXntsrNS1_16is_hashable_dataIT_EE5valueEmE4typeERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldp	x0, x1, [x0]
  14:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  18:	str	x0, [sp, #40]
  1c:	add	x0, sp, #0x28
  20:	bl	0 <_ZN4llvm7hashing6detail17get_hashable_dataINS_9StringRefEEENSt9enable_ifIXntsrNS1_16is_hashable_dataIT_EE5valueEmE4typeERKS6_>
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  20:	str	x0, [sp, #104]
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  2c:	str	w0, [sp, #100]
  30:	ldr	w0, [sp, #100]
  34:	cmp	w0, #0x0
  38:	b.ne	4c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x4c>  // b.any
  3c:	ldr	x0, [sp, #40]
  40:	str	xzr, [x0]
  44:	mov	w0, #0x0                   	// #0
  48:	b	224 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x224>
  4c:	str	xzr, [sp, #120]
  50:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  54:	str	x0, [sp, #88]
  58:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  5c:	str	x0, [sp, #80]
  60:	ldr	x0, [sp, #48]
  64:	ldr	x0, [x0]
  68:	ldr	x1, [sp, #88]
  6c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  70:	and	w0, w0, #0xff
  74:	eor	w0, w0, #0x1
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	b.eq	a8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xa8>  // b.none
  84:	ldr	x0, [sp, #48]
  88:	ldr	x0, [x0]
  8c:	ldr	x1, [sp, #80]
  90:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  94:	and	w0, w0, #0xff
  98:	eor	w0, w0, #0x1
  9c:	and	w0, w0, #0xff
  a0:	cmp	w0, #0x0
  a4:	b.ne	c8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xc8>  // b.any
  a8:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  ac:	add	x3, x0, #0x0
  b0:	mov	w2, #0x250                 	// #592
  b4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  b8:	add	x1, x0, #0x0
  bc:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  c0:	add	x0, x0, #0x0
  c4:	bl	0 <__assert_fail>
  c8:	nop
  cc:	ldr	x0, [sp, #48]
  d0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
  d4:	mov	w1, w0
  d8:	ldr	w0, [sp, #100]
  dc:	sub	w0, w0, #0x1
  e0:	and	w0, w1, w0
  e4:	str	w0, [sp, #116]
  e8:	mov	w0, #0x1                   	// #1
  ec:	str	w0, [sp, #112]
  f0:	ldr	w0, [sp, #116]
  f4:	lsl	x0, x0, #3
  f8:	ldr	x1, [sp, #104]
  fc:	add	x0, x1, x0
 100:	str	x0, [sp, #72]
 104:	ldr	x0, [sp, #48]
 108:	ldr	x19, [x0]
 10c:	ldr	x0, [sp, #72]
 110:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 114:	ldr	x0, [x0]
 118:	mov	x1, x0
 11c:	mov	x0, x19
 120:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 124:	and	w0, w0, #0xff
 128:	and	x0, x0, #0xff
 12c:	cmp	x0, #0x0
 130:	cset	w0, ne  // ne = any
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	154 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x154>  // b.none
 140:	ldr	x0, [sp, #40]
 144:	ldr	x1, [sp, #72]
 148:	str	x1, [x0]
 14c:	mov	w0, #0x1                   	// #1
 150:	b	224 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x224>
 154:	ldr	x0, [sp, #72]
 158:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 15c:	ldr	x0, [x0]
 160:	ldr	x1, [sp, #88]
 164:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 168:	and	w0, w0, #0xff
 16c:	and	x0, x0, #0xff
 170:	cmp	x0, #0x0
 174:	cset	w0, ne  // ne = any
 178:	and	w0, w0, #0xff
 17c:	cmp	w0, #0x0
 180:	b.eq	1ac <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1ac>  // b.none
 184:	ldr	x0, [sp, #120]
 188:	cmp	x0, #0x0
 18c:	b.eq	198 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x198>  // b.none
 190:	ldr	x0, [sp, #120]
 194:	b	19c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x19c>
 198:	ldr	x0, [sp, #72]
 19c:	ldr	x1, [sp, #40]
 1a0:	str	x0, [x1]
 1a4:	mov	w0, #0x0                   	// #0
 1a8:	b	224 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x224>
 1ac:	ldr	x0, [sp, #72]
 1b0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 1b4:	ldr	x0, [x0]
 1b8:	ldr	x1, [sp, #80]
 1bc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_>
 1c0:	and	w0, w0, #0xff
 1c4:	cmp	w0, #0x0
 1c8:	b.eq	1e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1e0>  // b.none
 1cc:	ldr	x0, [sp, #120]
 1d0:	cmp	x0, #0x0
 1d4:	b.ne	1e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1e0>  // b.any
 1d8:	mov	w0, #0x1                   	// #1
 1dc:	b	1e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1e4>
 1e0:	mov	w0, #0x0                   	// #0
 1e4:	cmp	w0, #0x0
 1e8:	b.eq	1f4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0x1f4>  // b.none
 1ec:	ldr	x0, [sp, #72]
 1f0:	str	x0, [sp, #120]
 1f4:	ldr	w0, [sp, #112]
 1f8:	add	w1, w0, #0x1
 1fc:	str	w1, [sp, #112]
 200:	ldr	w1, [sp, #116]
 204:	add	w0, w1, w0
 208:	str	w0, [sp, #116]
 20c:	ldr	w0, [sp, #100]
 210:	sub	w0, w0, #0x1
 214:	ldr	w1, [sp, #116]
 218:	and	w0, w1, w0
 21c:	str	w0, [sp, #116]
 220:	b	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIPKS2_EEbRKT_RPKS8_+0xf0>
 224:	ldr	x19, [sp, #16]
 228:	ldp	x29, x30, [sp], #128
 22c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #31]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x1, [sp, #48]
  30:	str	x1, [x0, #16]
  34:	ldr	x0, [sp, #56]
  38:	ldr	x1, [sp, #40]
  3c:	str	x1, [x0, #24]
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.ne	74 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0x74>  // b.any
  54:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  58:	add	x3, x0, #0x0
  5c:	mov	w2, #0x49f                 	// #1183
  60:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  64:	add	x1, x0, #0x0
  68:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <__assert_fail>
  74:	nop
  78:	ldrb	w0, [sp, #31]
  7c:	cmp	w0, #0x0
  80:	b.ne	ac <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xac>  // b.any
  84:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.eq	a0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xa0>  // b.none
  94:	ldr	x0, [sp, #56]
  98:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  9c:	b	b0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xb0>
  a0:	ldr	x0, [sp, #56]
  a4:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  a8:	b	b0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xb0>
  ac:	nop
  b0:	ldp	x29, x30, [sp], #64
  b4:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRbEEC2ES0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRbEEC1ES0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJRbEEC1ES0_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERbLb0EEC2ES0_:

0000000000000000 <_ZNSt10_Head_baseILm1ERbLb0EEC1ES0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  20:	str	x0, [sp, #104]
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  2c:	str	w0, [sp, #100]
  30:	ldr	w0, [sp, #100]
  34:	cmp	w0, #0x0
  38:	b.ne	4c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x4c>  // b.any
  3c:	ldr	x0, [sp, #40]
  40:	str	xzr, [x0]
  44:	mov	w0, #0x0                   	// #0
  48:	b	224 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x224>
  4c:	str	xzr, [sp, #120]
  50:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  54:	str	x0, [sp, #88]
  58:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  5c:	str	x0, [sp, #80]
  60:	ldr	x0, [sp, #48]
  64:	ldr	x0, [x0]
  68:	ldr	x1, [sp, #88]
  6c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  70:	and	w0, w0, #0xff
  74:	eor	w0, w0, #0x1
  78:	and	w0, w0, #0xff
  7c:	cmp	w0, #0x0
  80:	b.eq	a8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xa8>  // b.none
  84:	ldr	x0, [sp, #48]
  88:	ldr	x0, [x0]
  8c:	ldr	x1, [sp, #80]
  90:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  94:	and	w0, w0, #0xff
  98:	eor	w0, w0, #0x1
  9c:	and	w0, w0, #0xff
  a0:	cmp	w0, #0x0
  a4:	b.ne	c8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xc8>  // b.any
  a8:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  ac:	add	x3, x0, #0x0
  b0:	mov	w2, #0x250                 	// #592
  b4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  b8:	add	x1, x0, #0x0
  bc:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  c0:	add	x0, x0, #0x0
  c4:	bl	0 <__assert_fail>
  c8:	nop
  cc:	ldr	x0, [sp, #48]
  d0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
  d4:	mov	w1, w0
  d8:	ldr	w0, [sp, #100]
  dc:	sub	w0, w0, #0x1
  e0:	and	w0, w1, w0
  e4:	str	w0, [sp, #116]
  e8:	mov	w0, #0x1                   	// #1
  ec:	str	w0, [sp, #112]
  f0:	ldr	w0, [sp, #116]
  f4:	lsl	x0, x0, #3
  f8:	ldr	x1, [sp, #104]
  fc:	add	x0, x1, x0
 100:	str	x0, [sp, #72]
 104:	ldr	x0, [sp, #48]
 108:	ldr	x19, [x0]
 10c:	ldr	x0, [sp, #72]
 110:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 114:	ldr	x0, [x0]
 118:	mov	x1, x0
 11c:	mov	x0, x19
 120:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 124:	and	w0, w0, #0xff
 128:	and	x0, x0, #0xff
 12c:	cmp	x0, #0x0
 130:	cset	w0, ne  // ne = any
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	154 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x154>  // b.none
 140:	ldr	x0, [sp, #40]
 144:	ldr	x1, [sp, #72]
 148:	str	x1, [x0]
 14c:	mov	w0, #0x1                   	// #1
 150:	b	224 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x224>
 154:	ldr	x0, [sp, #72]
 158:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 15c:	ldr	x0, [x0]
 160:	ldr	x1, [sp, #88]
 164:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 168:	and	w0, w0, #0xff
 16c:	and	x0, x0, #0xff
 170:	cmp	x0, #0x0
 174:	cset	w0, ne  // ne = any
 178:	and	w0, w0, #0xff
 17c:	cmp	w0, #0x0
 180:	b.eq	1ac <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1ac>  // b.none
 184:	ldr	x0, [sp, #120]
 188:	cmp	x0, #0x0
 18c:	b.eq	198 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x198>  // b.none
 190:	ldr	x0, [sp, #120]
 194:	b	19c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x19c>
 198:	ldr	x0, [sp, #72]
 19c:	ldr	x1, [sp, #40]
 1a0:	str	x0, [x1]
 1a4:	mov	w0, #0x0                   	// #0
 1a8:	b	224 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x224>
 1ac:	ldr	x0, [sp, #72]
 1b0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 1b4:	ldr	x0, [x0]
 1b8:	ldr	x1, [sp, #80]
 1bc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_>
 1c0:	and	w0, w0, #0xff
 1c4:	cmp	w0, #0x0
 1c8:	b.eq	1e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1e0>  // b.none
 1cc:	ldr	x0, [sp, #120]
 1d0:	cmp	x0, #0x0
 1d4:	b.ne	1e0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1e0>  // b.any
 1d8:	mov	w0, #0x1                   	// #1
 1dc:	b	1e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1e4>
 1e0:	mov	w0, #0x0                   	// #0
 1e4:	cmp	w0, #0x0
 1e8:	b.eq	1f4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0x1f4>  // b.none
 1ec:	ldr	x0, [sp, #72]
 1f0:	str	x0, [sp, #120]
 1f4:	ldr	w0, [sp, #112]
 1f8:	add	w1, w0, #0x1
 1fc:	str	w1, [sp, #112]
 200:	ldr	w1, [sp, #116]
 204:	add	w0, w1, w0
 208:	str	w0, [sp, #116]
 20c:	ldr	w0, [sp, #100]
 210:	sub	w0, w0, #0x1
 214:	ldr	w1, [sp, #116]
 218:	and	w0, w1, w0
 21c:	str	w0, [sp, #116]
 220:	b	f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15LookupBucketForIS3_EEbRKT_RPKS8_+0xf0>
 224:	ldr	x19, [sp, #16]
 228:	ldp	x29, x30, [sp], #128
 22c:	ret

Disassembly of section .text._ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC2IS9_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC1IS9_bLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC1IS9_bLb1EEEOT_OT0_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x2, x0
  28:	mov	x3, x1
  2c:	ldp	x0, x1, [x3]
  30:	stp	x0, x1, [x2]
  34:	ldp	x0, x1, [x3, #16]
  38:	stp	x0, x1, [x2, #16]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIPNS0_11DeclContextENS0_6detail13DenseSetEmptyENS0_11DeclMapInfoENS4_12DenseSetPairIS3_EELb0EEEbEC1IS9_bLb1EEEOT_OT0_>
  44:	ldrb	w1, [x0]
  48:	ldr	x0, [sp, #40]
  4c:	strb	w1, [x0, #32]
  50:	nop
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  28:	add	w0, w0, #0x1
  2c:	str	w0, [sp, #60]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  38:	str	w0, [sp, #56]
  3c:	ldr	w0, [sp, #60]
  40:	lsl	w2, w0, #2
  44:	ldr	w1, [sp, #56]
  48:	mov	w0, w1
  4c:	lsl	w0, w0, #1
  50:	add	w0, w0, w1
  54:	cmp	w2, w0
  58:	cset	w0, cs  // cs = hs, nlast
  5c:	and	w0, w0, #0xff
  60:	and	x0, x0, #0xff
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0xa4>  // b.none
  6c:	ldr	w0, [sp, #56]
  70:	lsl	w0, w0, #1
  74:	mov	w1, w0
  78:	ldr	x0, [sp, #40]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  80:	add	x0, sp, #0x10
  84:	mov	x2, x0
  88:	ldr	x1, [sp, #24]
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  9c:	str	w0, [sp, #56]
  a0:	b	10c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x10c>
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  ac:	mov	w1, w0
  b0:	ldr	w0, [sp, #60]
  b4:	add	w0, w1, w0
  b8:	ldr	w1, [sp, #56]
  bc:	sub	w1, w1, w0
  c0:	ldr	w0, [sp, #56]
  c4:	lsr	w0, w0, #3
  c8:	cmp	w1, w0
  cc:	cset	w0, ls  // ls = plast
  d0:	and	w0, w0, #0xff
  d4:	and	x0, x0, #0xff
  d8:	cmp	x0, #0x0
  dc:	cset	w0, ne  // ne = any
  e0:	and	w0, w0, #0xff
  e4:	cmp	w0, #0x0
  e8:	b.eq	10c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x10c>  // b.none
  ec:	ldr	w1, [sp, #56]
  f0:	ldr	x0, [sp, #40]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
  f8:	add	x0, sp, #0x10
  fc:	mov	x2, x0
 100:	ldr	x1, [sp, #24]
 104:	ldr	x0, [sp, #40]
 108:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 10c:	ldr	x0, [sp, #16]
 110:	cmp	x0, #0x0
 114:	b.ne	138 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x138>  // b.any
 118:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 11c:	add	x3, x0, #0x0
 120:	mov	w2, #0x22f                 	// #559
 124:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 128:	add	x1, x0, #0x0
 12c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 130:	add	x0, x0, #0x0
 134:	bl	0 <__assert_fail>
 138:	ldr	x0, [sp, #40]
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 140:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 144:	str	x0, [sp, #48]
 148:	ldr	x0, [sp, #16]
 14c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 150:	ldr	x0, [x0]
 154:	ldr	x1, [sp, #48]
 158:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 15c:	and	w0, w0, #0xff
 160:	eor	w0, w0, #0x1
 164:	and	w0, w0, #0xff
 168:	cmp	w0, #0x0
 16c:	b.eq	178 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_+0x178>  // b.none
 170:	ldr	x0, [sp, #40]
 174:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E20InsertIntoBucketImplIS3_EEPS8_RKS3_RKT_SC_>
 178:	ldr	x0, [sp, #16]
 17c:	ldp	x29, x30, [sp], #64
 180:	ret

Disassembly of section .text._ZSt7forwardIRKPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRKPN4llvm11DeclContextEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_11DeclContextEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPcET_S1_:

0000000000000000 <_ZSt12__niter_baseIPcET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPcET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPcET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt22__copy_move_backward_aILb1EPcS0_ET1_T0_S2_S1_:

0000000000000000 <_ZSt22__copy_move_backward_aILb1EPcS0_ET1_T0_S2_S1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt22__copy_move_backward_aILb1EPcS0_ET1_T0_S2_S1_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRPvEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPvmEC2IRS0_RmLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPvmEC1IRS0_RmLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIPvmEC1IRS0_RmLb1EEEOT_OT0_>
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt4pairIPvmEC1IRS0_RmLb1EEEOT_OT0_>
  30:	ldr	x1, [x0]
  34:	ldr	x0, [sp, #40]
  38:	str	x1, [x0, #8]
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	b.ls	34 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0x34>  // b.plast
  24:	mov	w1, #0x1                   	// #1
  28:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  3c:	add	x0, x0, #0x2
  40:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  44:	str	x0, [sp, #56]
  48:	add	x1, sp, #0x20
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  54:	mov	x2, x0
  58:	mov	x0, #0xffffffff            	// #4294967295
  5c:	str	x0, [sp, #64]
  60:	add	x0, sp, #0x40
  64:	mov	x1, x0
  68:	mov	x0, x2
  6c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  70:	ldr	x0, [x0]
  74:	str	x0, [sp, #56]
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #4
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  84:	str	x0, [sp, #72]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  90:	mov	x19, x0
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  9c:	ldr	x2, [sp, #72]
  a0:	mov	x1, x0
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  ac:	ldr	x0, [sp, #40]
  b0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  b4:	mov	x19, x0
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  d4:	and	w0, w0, #0xff
  d8:	eor	w0, w0, #0x1
  dc:	and	w0, w0, #0xff
  e0:	cmp	w0, #0x0
  e4:	b.eq	f4 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm+0xf4>  // b.none
  e8:	ldr	x0, [sp, #40]
  ec:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE4growEm>
  f0:	bl	0 <free>
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x1, [sp, #72]
  fc:	str	x1, [x0]
 100:	ldr	x0, [sp, #56]
 104:	mov	w1, w0
 108:	ldr	x0, [sp, #40]
 10c:	str	w1, [x0, #12]
 110:	nop
 114:	ldr	x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #80
 11c:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRSt4pairIPvmEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE9push_backERKS1_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE7destroyIS2_EEvPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_:

0000000000000000 <_ZSt19__iterator_categoryIPKcENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKcENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm9StringRefEEE8max_sizeERKS2_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_:

0000000000000000 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #16]
  1c:	cmp	x0, #0x0
  20:	b.eq	4c <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_+0x4c>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_>
  2c:	bl	0 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_>
  30:	ldr	x0, [sp, #16]
  34:	sub	x0, x0, #0x1
  38:	str	x0, [sp, #16]
  3c:	ldr	x0, [sp, #40]
  40:	add	x0, x0, #0x10
  44:	str	x0, [sp, #40]
  48:	b	18 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIPN4llvm9StringRefEmEET_S5_T0_+0x18>
  4c:	ldr	x0, [sp, #40]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #4
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm9StringRefEEC2ES2_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm9StringRefEEC1ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm9StringRefEES3_ET0_T_S6_S5_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm9StringRefEES3_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm9StringRefEES3_ET0_T_S6_S5_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	cmp	x0, #0x0
  20:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x3c>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x19, [x0]
  30:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>
  34:	cmp	x19, x0
  38:	b.ne	44 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	cmp	w0, #0x0
  4c:	b.eq	68 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x68>  // b.none
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0]
  58:	add	x1, x0, #0x8
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0]
  64:	b	10 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEKNS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x10>
  68:	nop
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	cmp	x0, #0x0
  20:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x3c>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x19, [x0]
  30:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv>
  34:	cmp	x19, x0
  38:	b.ne	44 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	cmp	w0, #0x0
  4c:	b.eq	68 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x68>  // b.none
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0]
  58:	add	x1, x0, #0x8
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0]
  64:	b	10 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_14StringMapEntryIS7_EEE23AdvancePastEmptyBucketsEv+0x10>
  68:	nop
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueIPKS2_EEjRKT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueIPKS2_EEjRKT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueIPKS2_EEjRKT_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv:

0000000000000000 <_ZNK4llvm6detail12DenseSetPairIPNS_11DeclContextEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.cs	44 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0x44>  // b.hs, b.nlast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4ea                 	// #1258
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  48:	str	x0, [sp, #40]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  50:	str	x0, [sp, #32]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	c4 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xc4>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	sub	x0, x0, #0x8
  78:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  7c:	ldr	x0, [x0]
  80:	ldr	x1, [sp, #40]
  84:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.ne	bc <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xbc>  // b.any
  94:	ldr	x0, [sp, #24]
  98:	ldr	x0, [x0, #16]
  9c:	sub	x0, x0, #0x8
  a0:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  a4:	ldr	x0, [x0]
  a8:	ldr	x1, [sp, #32]
  ac:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	c4 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xc4>  // b.none
  bc:	mov	w0, #0x1                   	// #1
  c0:	b	c8 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xc8>
  c4:	mov	w0, #0x0                   	// #0
  c8:	cmp	w0, #0x0
  cc:	b.eq	e8 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0xe8>  // b.none
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0, #16]
  d8:	sub	x1, x0, #0x8
  dc:	ldr	x0, [sp, #24]
  e0:	str	x1, [x0, #16]
  e4:	b	54 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23RetreatPastEmptyBucketsEv+0x54>
  e8:	nop
  ec:	ldp	x29, x30, [sp], #48
  f0:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.ls	44 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0x44>  // b.plast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4e0                 	// #1248
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  48:	str	x0, [sp, #40]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  50:	str	x0, [sp, #32]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	bc <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xbc>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  78:	ldr	x0, [x0]
  7c:	ldr	x1, [sp, #40]
  80:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  84:	and	w0, w0, #0xff
  88:	cmp	w0, #0x0
  8c:	b.ne	b4 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xb4>  // b.any
  90:	ldr	x0, [sp, #24]
  94:	ldr	x0, [x0, #16]
  98:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  9c:	ldr	x0, [x0]
  a0:	ldr	x1, [sp, #32]
  a4:	bl	0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv>
  a8:	and	w0, w0, #0xff
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xbc>  // b.none
  b4:	mov	w0, #0x1                   	// #1
  b8:	b	c0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xc0>
  bc:	mov	w0, #0x0                   	// #0
  c0:	cmp	w0, #0x0
  c4:	b.eq	e0 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0xe0>  // b.none
  c8:	ldr	x0, [sp, #24]
  cc:	ldr	x0, [x0, #16]
  d0:	add	x1, x0, #0x8
  d4:	ldr	x0, [sp, #24]
  d8:	str	x1, [x0, #16]
  dc:	b	54 <_ZN4llvm16DenseMapIteratorIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EELb0EE23AdvancePastEmptyBucketsEv+0x54>
  e0:	nop
  e4:	ldp	x29, x30, [sp], #48
  e8:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueERKS3_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E12getHashValueERKS3_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumEntriesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13getNumEntriesEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4growEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4growEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E4growEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16getNumTombstonesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16getNumTombstonesEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv>
  14:	add	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E19incrementNumEntriesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv>
  14:	sub	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E22decrementNumTombstonesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	str	x0, [sp, #56]
  24:	ldr	x0, [sp, #56]
  28:	cmp	x0, #0x0
  2c:	b.eq	44 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_+0x44>  // b.none
  30:	ldr	x0, [sp, #56]
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memmove>
  44:	ldr	x0, [sp, #56]
  48:	ldr	x1, [sp, #24]
  4c:	add	x0, x1, x0
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIcEEPT_PKS3_S6_S4_:

0000000000000000 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIcEEPT_PKS3_S6_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	str	x0, [sp, #56]
  24:	ldr	x0, [sp, #56]
  28:	cmp	x0, #0x0
  2c:	b.eq	50 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIcEEPT_PKS3_S6_S4_+0x50>  // b.none
  30:	ldr	x0, [sp, #56]
  34:	neg	x0, x0
  38:	ldr	x1, [sp, #24]
  3c:	add	x0, x1, x0
  40:	ldr	x1, [sp, #56]
  44:	mov	x2, x1
  48:	ldr	x1, [sp, #40]
  4c:	bl	0 <memmove>
  50:	ldr	x0, [sp, #56]
  54:	neg	x0, x0
  58:	ldr	x1, [sp, #24]
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt4pairIPvmELb0EE18uninitialized_moveIPS3_S6_EEvT_S7_T0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPvLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm9StringRefEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm9StringRefEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm9StringRefEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm9StringRefEJEEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm9StringRefEJEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	x1, x0
  14:	mov	x0, #0x10                  	// #16
  18:	bl	0 <_ZSt10_ConstructIN4llvm9StringRefEJEEvPT_DpOT0_>
  1c:	str	xzr, [x0]
  20:	str	xzr, [x0, #8]
  24:	bl	0 <_ZSt10_ConstructIN4llvm9StringRefEJEEvPT_DpOT0_>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm9StringRefEET_S3_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm9StringRefEET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x10
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x10
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPN4llvm9StringRefES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm9StringRefEES5_EET0_T_S8_S7_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumEntriesEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13getNumEntriesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w0, [x0, #24]
  18:	str	w0, [sp, #60]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0, #8]
  24:	str	x0, [sp, #48]
  28:	mov	w0, #0x40                  	// #64
  2c:	str	w0, [sp, #40]
  30:	ldr	w0, [sp, #20]
  34:	sub	w0, w0, #0x1
  38:	mov	w0, w0
  3c:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  40:	str	w0, [sp, #44]
  44:	add	x1, sp, #0x2c
  48:	add	x0, sp, #0x28
  4c:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  50:	ldr	w0, [x0]
  54:	mov	w1, w0
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  60:	ldr	x0, [sp, #24]
  64:	ldr	x0, [x0, #8]
  68:	cmp	x0, #0x0
  6c:	b.ne	90 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0x90>  // b.any
  70:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  74:	add	x3, x0, #0x0
  78:	mov	w2, #0x309                 	// #777
  7c:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  80:	add	x1, x0, #0x0
  84:	adrp	x0, 0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  88:	add	x0, x0, #0x0
  8c:	bl	0 <__assert_fail>
  90:	ldr	x0, [sp, #48]
  94:	cmp	x0, #0x0
  98:	b.ne	a8 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xa8>  // b.any
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  a4:	b	e4 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj+0xe4>
  a8:	ldr	x3, [sp, #24]
  ac:	ldr	w0, [sp, #60]
  b0:	lsl	x0, x0, #3
  b4:	ldr	x1, [sp, #48]
  b8:	add	x0, x1, x0
  bc:	mov	x2, x0
  c0:	ldr	x1, [sp, #48]
  c4:	mov	x0, x3
  c8:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  cc:	ldr	w0, [sp, #60]
  d0:	lsl	x0, x0, #3
  d4:	mov	x2, #0x8                   	// #8
  d8:	mov	x1, x0
  dc:	ldr	x0, [sp, #48]
  e0:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE4growEj>
  e4:	ldp	x29, x30, [sp], #64
  e8:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13setNumEntriesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E13setNumEntriesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16setNumTombstonesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E16setNumTombstonesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt18make_move_iteratorIPSt4pairIPvmEESt13move_iteratorIT_ES5_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIPvmEES4_ET0_T_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPvvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aIN4llvm9StringRefES1_SaIS1_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZStneIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm9StringRefEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm9StringRefEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm9StringRefEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm9StringRefEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x10                  	// #16
  2c:	bl	0 <_ZSt10_ConstructIN4llvm9StringRefEJS1_EEvPT_DpOT0_>
  30:	mov	x2, x0
  34:	ldp	x0, x1, [x19]
  38:	stp	x0, x1, [x2]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	str	w1, [x0, #24]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	cmp	w0, #0x0
  28:	b.ne	3c <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj+0x3c>  // b.any
  2c:	ldr	x0, [sp, #24]
  30:	str	xzr, [x0, #8]
  34:	mov	w0, #0x0                   	// #0
  38:	b	64 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj+0x64>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	w0, [x0, #24]
  44:	mov	w0, w0
  48:	lsl	x0, x0, #3
  4c:	mov	x1, #0x8                   	// #8
  50:	bl	0 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE15allocateBucketsEj>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #24]
  5c:	str	x1, [x0, #8]
  60:	mov	w0, #0x1                   	// #1
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.cs	2c <_ZSt3maxIjERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxIjERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	w1, #0x0                   	// #0
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  1c:	mov	w1, #0x0                   	// #0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  30:	mov	w19, w0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  3c:	sub	w0, w0, #0x1
  40:	and	w0, w19, w0
  44:	cmp	w0, #0x0
  48:	b.eq	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x6c>  // b.none
  4c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0x15b                 	// #347
  58:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  74:	str	x0, [sp, #64]
  78:	ldr	x0, [sp, #40]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  80:	str	x0, [sp, #72]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  8c:	str	x0, [sp, #56]
  90:	ldr	x1, [sp, #72]
  94:	ldr	x0, [sp, #56]
  98:	cmp	x1, x0
  9c:	b.eq	d0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0xd0>  // b.none
  a0:	ldr	x0, [sp, #72]
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  a8:	mov	x1, x0
  ac:	mov	x0, #0x8                   	// #8
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv>
  b4:	mov	x1, x0
  b8:	ldr	x0, [sp, #64]
  bc:	str	x0, [x1]
  c0:	ldr	x0, [sp, #72]
  c4:	add	x0, x0, #0x8
  c8:	str	x0, [sp, #72]
  cc:	b	90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E9initEmptyEv+0x90>
  d0:	nop
  d4:	ldr	x19, [sp, #16]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  24:	str	x0, [sp, #96]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  2c:	str	x0, [sp, #88]
  30:	ldr	x0, [sp, #48]
  34:	str	x0, [sp, #104]
  38:	ldr	x0, [sp, #40]
  3c:	str	x0, [sp, #80]
  40:	ldr	x1, [sp, #104]
  44:	ldr	x0, [sp, #80]
  48:	cmp	x1, x0
  4c:	b.eq	174 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x174>  // b.none
  50:	ldr	x0, [sp, #104]
  54:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  58:	ldr	x0, [x0]
  5c:	ldr	x1, [sp, #96]
  60:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  64:	and	w0, w0, #0xff
  68:	eor	w0, w0, #0x1
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xa8>  // b.none
  78:	ldr	x0, [sp, #104]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  80:	ldr	x0, [x0]
  84:	ldr	x1, [sp, #88]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  8c:	and	w0, w0, #0xff
  90:	eor	w0, w0, #0x1
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x0
  9c:	b.eq	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xa8>  // b.none
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	15c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x15c>  // b.none
  b4:	ldr	x0, [sp, #104]
  b8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  bc:	mov	x1, x0
  c0:	add	x0, sp, #0x40
  c4:	mov	x2, x0
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  d0:	strb	w0, [sp, #79]
  d4:	ldrb	w0, [sp, #79]
  d8:	eor	w0, w0, #0x1
  dc:	and	w0, w0, #0xff
  e0:	cmp	w0, #0x0
  e4:	b.ne	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x108>  // b.any
  e8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  ec:	add	x3, x0, #0x0
  f0:	mov	w2, #0x17a                 	// #378
  f4:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
  f8:	add	x1, x0, #0x0
  fc:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 100:	add	x0, x0, #0x0
 104:	bl	0 <__assert_fail>
 108:	ldr	x0, [sp, #104]
 10c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 110:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 114:	mov	x19, x0
 118:	ldr	x0, [sp, #64]
 11c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 120:	mov	x1, x0
 124:	ldr	x0, [x19]
 128:	str	x0, [x1]
 12c:	ldr	x0, [sp, #104]
 130:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 134:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 138:	ldr	x0, [sp, #64]
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 140:	mov	x1, x0
 144:	mov	x0, #0x1                   	// #1
 148:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 14c:	ldr	x0, [sp, #56]
 150:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 154:	ldr	x0, [sp, #104]
 158:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 15c:	ldr	x0, [sp, #104]
 160:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_>
 164:	ldr	x0, [sp, #104]
 168:	add	x0, x0, #0x8
 16c:	str	x0, [sp, #104]
 170:	b	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS4_12DenseSetPairIS3_EEEES3_S5_S6_S8_E18moveFromOldBucketsEPS8_SB_+0x40>
 174:	nop
 178:	ldr	x19, [sp, #16]
 17c:	ldp	x29, x30, [sp], #112
 180:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0, #16]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_11DeclContextENS_6detail13DenseSetEmptyENS_11DeclMapInfoENS3_12DenseSetPairIS2_EEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0, #20]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIPvmEES6_EET0_T_S9_S8_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_:

0000000000000000 <_ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPN4llvm9StringRefEEbRKSt13move_iteratorIT_ES7_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm11DeclContextEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm11DeclContextEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRN4llvm6detail13DenseSetEmptyEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm6detail13DenseSetEmptyEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIPvmEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIPvmEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIPvmEEPT_RS3_:

0000000000000000 <_ZSt11__addressofISt4pairIPvmEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x10                  	// #16
  2c:	bl	0 <_ZSt10_ConstructISt4pairIPvmEJS2_EEvPT_DpOT0_>
  30:	mov	x2, x0
  34:	ldp	x0, x1, [x19]
  38:	stp	x0, x1, [x2]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm9StringRefEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm9StringRefEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPSt4pairIPvmEEbRKSt13move_iteratorIT_ES8_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIPvmEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIPvmEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

DWARFLinker.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm12AddressesMapD1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	adrp	x0, 0 <_ZN4llvm12AddressesMapD1Ev>
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

0000000000000028 <_ZN4llvm12AddressesMapD0Ev>:
  28:	stp	x29, x30, [sp, #-32]!
  2c:	mov	x29, sp
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm12AddressesMapD1Ev>
  3c:	mov	x1, #0x8                   	// #8
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZdlPvm>
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

0000000000000050 <_ZN4llvm12DwarfEmitterD1Ev>:
  50:	sub	sp, sp, #0x10
  54:	str	x0, [sp, #8]
  58:	adrp	x0, 0 <_ZN4llvm12AddressesMapD1Ev>
  5c:	ldr	x0, [x0]
  60:	add	x1, x0, #0x10
  64:	ldr	x0, [sp, #8]
  68:	str	x1, [x0]
  6c:	nop
  70:	add	sp, sp, #0x10
  74:	ret

0000000000000078 <_ZN4llvm12DwarfEmitterD0Ev>:
  78:	stp	x29, x30, [sp, #-32]!
  7c:	mov	x29, sp
  80:	str	x0, [sp, #24]
  84:	ldr	x0, [sp, #24]
  88:	bl	50 <_ZN4llvm12DwarfEmitterD1Ev>
  8c:	mov	x1, #0x8                   	// #8
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZdlPvm>
  98:	ldp	x29, x30, [sp], #32
  9c:	ret
