Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/FullAdder/fulladd_fulladd_sch_tb_isim_beh.exe -prj C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/FullAdder/fulladd_fulladd_sch_tb_beh.prj work.fulladd_fulladd_sch_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/FullAdder/fulladd.vf" into library work
Analyzing Verilog file "C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/FullAdder/testfixture.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module OR2
Compiling module OR3
Compiling module AND2
Compiling module AND3
Compiling module NOR2
Compiling module INV
Compiling module fulladd
Compiling module fulladd_fulladd_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/s144192/Dropbox/Courses/Year 2/Quartile 3/Computation 2/Computer Architecture/FullAdder/fulladd_fulladd_sch_tb_isim_beh.exe
Fuse Memory Usage: 27080 KB
Fuse CPU Usage: 608 ms
