#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 12:57:16 2024
# Process ID: 31019
# Current directory: /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/SegmentsIP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/dzielnikIP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/blink'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/Bin_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/MUX_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/imports/IP/Licznik_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31069
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7385 ; free virtual = 12840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_Licznik_2_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_Licznik_2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Licznik_2_0_0' (1#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_Licznik_2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MUX_display_LED_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_MUX_display_LED_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MUX_display_LED_0_0' (2#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_MUX_display_LED_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_bin_2_bcd_v2_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_bin_2_bcd_v2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bin_2_bcd_v2_0_0' (3#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_bin_2_bcd_v2_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Hundreds' of module 'design_1_bin_2_bcd_v2_0_0' is unconnected for instance 'bin_2_bcd_v2_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/synth/design_1.v:72]
WARNING: [Synth 8-7023] instance 'bin_2_bcd_v2_0' of module 'design_1_bin_2_bcd_v2_0_0' has 4 connections declared, but only 3 given [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/synth/design_1.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_blink_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_blink_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blink_0_0' (4#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_blink_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_dzielnik_1Khz_z_10mHz_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_dzielnik_1Khz_z_10mHz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dzielnik_1Khz_z_10mHz_0_0' (6#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_dzielnik_1Khz_z_10mHz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_segments_7_driver_0_0' [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_segments_7_driver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_segments_7_driver_0_0' (7#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/.Xil/Vivado-31019-LA-1497/realtime/design_1_segments_7_driver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7485 ; free virtual = 12941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7482 ; free virtual = 12937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7482 ; free virtual = 12937
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7476 ; free virtual = 12932
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc:6]
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_dzielnik_1Khz_z_10mHz_0_0/design_1_dzielnik_1Khz_z_10mHz_0_0/design_1_dzielnik_1Khz_z_10mHz_0_0_in_context.xdc] for cell 'design_1_i/dzielnik_1Khz_z_10mHz_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_dzielnik_1Khz_z_10mHz_0_0/design_1_dzielnik_1Khz_z_10mHz_0_0/design_1_dzielnik_1Khz_z_10mHz_0_0_in_context.xdc] for cell 'design_1_i/dzielnik_1Khz_z_10mHz_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_segments_7_driver_0_0/design_1_segments_7_driver_0_0/design_1_segments_7_driver_0_0_in_context.xdc] for cell 'design_1_i/segments_7_driver_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_segments_7_driver_0_0/design_1_segments_7_driver_0_0/design_1_segments_7_driver_0_0_in_context.xdc] for cell 'design_1_i/segments_7_driver_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_blink_0_0/design_1_blink_0_0/design_1_blink_0_0_in_context.xdc] for cell 'design_1_i/blink_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_blink_0_0/design_1_blink_0_0/design_1_blink_0_0_in_context.xdc] for cell 'design_1_i/blink_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_bin_2_bcd_v2_0_0/design_1_bin_2_bcd_v2_0_0/design_1_bin_2_bcd_v2_0_0_in_context.xdc] for cell 'design_1_i/bin_2_bcd_v2_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_bin_2_bcd_v2_0_0/design_1_bin_2_bcd_v2_0_0/design_1_bin_2_bcd_v2_0_0_in_context.xdc] for cell 'design_1_i/bin_2_bcd_v2_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_MUX_display_LED_0_0/design_1_MUX_display_LED_0_0/design_1_MUX_display_LED_0_0_in_context.xdc] for cell 'design_1_i/MUX_display_LED_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_MUX_display_LED_0_0/design_1_MUX_display_LED_0_0/design_1_MUX_display_LED_0_0_in_context.xdc] for cell 'design_1_i/MUX_display_LED_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_Licznik_2_0_0/design_1_Licznik_2_0_0/design_1_Licznik_2_0_0_in_context.xdc] for cell 'design_1_i/Licznik_2_0'
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_Licznik_2_0_0/design_1_Licznik_2_0_0/design_1_Licznik_2_0_0_in_context.xdc] for cell 'design_1_i/Licznik_2_0'
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/constrs_1/imports/new/PMOD_SSD.xdc]
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/constrs_1/imports/new/PMOD_SSD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/constrs_1/imports/new/PMOD_SSD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7384 ; free virtual = 12843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7384 ; free virtual = 12843
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7434 ; free virtual = 12889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7434 ; free virtual = 12889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dzielnik_1Khz_z_10mHz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/segments_7_driver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blink_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bin_2_bcd_v2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MUX_display_LED_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Licznik_2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7434 ; free virtual = 12889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7435 ; free virtual = 12891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7437 ; free virtual = 12896
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7313 ; free virtual = 12772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7313 ; free virtual = 12772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7311 ; free virtual = 12770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_Licznik_2_0_0             |         1|
|2     |design_1_MUX_display_LED_0_0       |         1|
|3     |design_1_bin_2_bcd_v2_0_0          |         1|
|4     |design_1_blink_0_0                 |         1|
|5     |design_1_clk_wiz_0_0               |         1|
|6     |design_1_dzielnik_1Khz_z_10mHz_0_0 |         1|
|7     |design_1_segments_7_driver_0_0     |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_Licznik_2_0             |     1|
|2     |design_1_MUX_display_LED_0       |     1|
|3     |design_1_bin_2_bcd_v2_0          |     1|
|4     |design_1_blink_0                 |     1|
|5     |design_1_clk_wiz_0               |     1|
|6     |design_1_dzielnik_1Khz_z_10mHz_0 |     1|
|7     |design_1_segments_7_driver_0     |     1|
|8     |IBUF                             |     1|
|9     |OBUF                             |     8|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12771
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7369 ; free virtual = 12828
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7369 ; free virtual = 12828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7441 ; free virtual = 12900
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7389 ; free virtual = 12848
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2202.266 ; gain = 0.000 ; free physical = 7519 ; free virtual = 12978
INFO: [Common 17-1381] The checkpoint '/home/student/HDL/Projekty/G5_N/project_licznik/project_licznik.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 11 12:57:37 2024...
