--------------- Build Started: 09/30/2018 19:29:18 Project: GRBL, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Kozak\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\My\SmartChess\GRBL.cydsn\GRBL.cyprj -d CY8C4248LQI-BL583 -s C:\My\SmartChess\GRBL.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Debug_Red_Pin(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0019: GRBL_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFClk ) to clock ( UART_IntClock ). (File=C:\My\SmartChess\GRBL.cydsn\GRBL_timing.html)
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 09/30/2018 19:29:27 ---------------
