<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='y80e.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: y80e
    <br/>
    Created: May 27, 2013
    <br/>
    Updated: May 29, 2013
    <br/>
    SVN Updated: May 28, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Z80/Z180 compatible processor softcore. Based on Y80 project described in the book 'Microprocessor Design Using Verilog HDL' of Monte Dalryple from Systemyde. If you want to understand internals of CPU then this book may greately help you to do it.
     <br/>
     This CPU supports commonly used Z80 undocumented instructions: operations with halfs of index registers and SLI/SLL (Shift Left Logical). Optionally it supports emulation of R register.
     <br/>
     Additionally CPU is Z180 compatible. Supported all IO, MLT (implemented via standard Verilog multiplication) and TST instructions.
     <br/>
     Moreover, it has all non-ADL instructions from Zilog eZ80 CPU:
     <br/>
     IND2, IND2R, INDM, INDMR, INDRX,
     <br/>
     INI2, INI2R, INIM, INIMR, INIRX,
     <br/>
     LD (HL),rr
     <br/>
     LD (ii+d),rr
     <br/>
     LD rr,(HL)
     <br/>
     LD rr,(ii+d)
     <br/>
     LEA rr,ii+d
     <br/>
     OUTD2, OTD2R, OTDRX
     <br/>
     OUTI2, OTI2R, OTIRX
     <br/>
     PEA ii+d
     <br/>
     ii - IX, IY
     <br/>
     rr - BC, DE, HL, IX, IY
     <br/>
     Compiled for Altera Cyclone III FPGA. It consumes 2557 logical cells.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
