// Seed: 1563400915
module module_0;
endmodule
module module_1 #(
    parameter id_14 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4[1 : !id_14],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12[-1'b0 : 1],
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire _id_14;
  inout wire id_13;
  input logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  module_0 modCall_1 ();
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_18 = 1;
endmodule
