{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731414004469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731414004469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 20:20:04 2024 " "Processing started: Tue Nov 12 20:20:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731414004469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731414004469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FGPA_EXP_tem -c FGPA_EXP_tem " "Command: quartus_map --read_settings_files=on --write_settings_files=off FGPA_EXP_tem -c FGPA_EXP_tem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731414004469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731414004653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fgpa_exp_tem.v 6 6 " "Found 6 design units, including 6 entities, in source file fgpa_exp_tem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_ctrl " "Found entity 1: ds18b20_ctrl" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""} { "Info" "ISGN_ENTITY_NAME" "2 Div50MHz " "Found entity 2: Div50MHz" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""} { "Info" "ISGN_ENTITY_NAME" "3 Counter8 " "Found entity 3: Counter8" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""} { "Info" "ISGN_ENTITY_NAME" "4 Decoder38 " "Found entity 4: Decoder38" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder47 " "Found entity 5: Decoder47" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""} { "Info" "ISGN_ENTITY_NAME" "6 FGPA_EXP_tem " "Found entity 6: FGPA_EXP_tem" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp_tem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_exp_tem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FGPA_EXP_tem_tb " "Found entity 1: FGPA_EXP_tem_tb" {  } { { "FPGA_EXP_tem_tb.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FPGA_EXP_tem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414004684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FGPA_EXP_tem " "Elaborating entity \"FGPA_EXP_tem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731414004715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div50MHz Div50MHz:U1 " "Elaborating entity \"Div50MHz\" for hierarchy \"Div50MHz:U1\"" {  } { { "FGPA_EXP_tem.v" "U1" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8 Counter8:U2 " "Elaborating entity \"Counter8\" for hierarchy \"Counter8:U2\"" {  } { { "FGPA_EXP_tem.v" "U2" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FGPA_EXP_tem.v(302) " "Verilog HDL assignment warning at FGPA_EXP_tem.v(302): truncated value with size 32 to match size of target (3)" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Counter8:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder38 Decoder38:U3 " "Elaborating entity \"Decoder38\" for hierarchy \"Decoder38:U3\"" {  } { { "FGPA_EXP_tem.v" "U3" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder47 Decoder47:U4 " "Elaborating entity \"Decoder47\" for hierarchy \"Decoder47:U4\"" {  } { { "FGPA_EXP_tem.v" "U4" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004715 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout FGPA_EXP_tem.v(341) " "Verilog HDL Always Construct warning at FGPA_EXP_tem.v(341): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FGPA_EXP_tem.v(341) " "Verilog HDL assignment warning at FGPA_EXP_tem.v(341): truncated value with size 32 to match size of target (4)" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout FGPA_EXP_tem.v(342) " "Verilog HDL Always Construct warning at FGPA_EXP_tem.v(342): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FGPA_EXP_tem.v(342) " "Verilog HDL assignment warning at FGPA_EXP_tem.v(342): truncated value with size 32 to match size of target (4)" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout FGPA_EXP_tem.v(343) " "Verilog HDL Always Construct warning at FGPA_EXP_tem.v(343): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FGPA_EXP_tem.v(343) " "Verilog HDL assignment warning at FGPA_EXP_tem.v(343): truncated value with size 32 to match size of target (4)" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout FGPA_EXP_tem.v(344) " "Verilog HDL Always Construct warning at FGPA_EXP_tem.v(344): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FGPA_EXP_tem.v(344) " "Verilog HDL assignment warning at FGPA_EXP_tem.v(344): truncated value with size 32 to match size of target (4)" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout FGPA_EXP_tem.v(345) " "Verilog HDL Always Construct warning at FGPA_EXP_tem.v(345): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FGPA_EXP_tem.v(345) " "Verilog HDL assignment warning at FGPA_EXP_tem.v(345): truncated value with size 32 to match size of target (4)" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout FGPA_EXP_tem.v(346) " "Verilog HDL Always Construct warning at FGPA_EXP_tem.v(346): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FGPA_EXP_tem.v(346) " "Verilog HDL assignment warning at FGPA_EXP_tem.v(346): truncated value with size 32 to match size of target (4)" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign FGPA_EXP_tem.v(425) " "Verilog HDL Always Construct warning at FGPA_EXP_tem.v(425): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1731414004715 "|FGPA_EXP_tem|Decoder47:U4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Mod0\"" {  } { { "FGPA_EXP_tem.v" "Mod0" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 341 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Div0\"" {  } { { "FGPA_EXP_tem.v" "Div0" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Mod1\"" {  } { { "FGPA_EXP_tem.v" "Mod1" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 342 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Div1\"" {  } { { "FGPA_EXP_tem.v" "Div1" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Mod2\"" {  } { { "FGPA_EXP_tem.v" "Mod2" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 343 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Div2\"" {  } { { "FGPA_EXP_tem.v" "Div2" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Mod3\"" {  } { { "FGPA_EXP_tem.v" "Mod3" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Div3\"" {  } { { "FGPA_EXP_tem.v" "Div3" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Mod4\"" {  } { { "FGPA_EXP_tem.v" "Mod4" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Div4\"" {  } { { "FGPA_EXP_tem.v" "Div4" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder47:U4\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder47:U4\|Mod5\"" {  } { { "FGPA_EXP_tem.v" "Mod5" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 346 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004929 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1731414004929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder47:U4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Decoder47:U4\|lpm_divide:Mod0\"" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 341 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414004949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder47:U4\|lpm_divide:Mod0 " "Instantiated megafunction \"Decoder47:U4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414004949 ""}  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 341 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731414004949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414004989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414004989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414004999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414004999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder47:U4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Decoder47:U4\|lpm_divide:Div0\"" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 342 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414005010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder47:U4\|lpm_divide:Div0 " "Instantiated megafunction \"Decoder47:U4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005010 ""}  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 342 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731414005010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder47:U4\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Decoder47:U4\|lpm_divide:Div1\"" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414005061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder47:U4\|lpm_divide:Div1 " "Instantiated megafunction \"Decoder47:U4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005061 ""}  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731414005061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder47:U4\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Decoder47:U4\|lpm_divide:Div2\"" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414005143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder47:U4\|lpm_divide:Div2 " "Instantiated megafunction \"Decoder47:U4\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005143 ""}  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731414005143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_scm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_scm " "Found entity 1: lpm_divide_scm" {  } { { "db/lpm_divide_scm.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/lpm_divide_scm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/alt_u_div_a2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder47:U4\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Decoder47:U4\|lpm_divide:Div3\"" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 345 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414005222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder47:U4\|lpm_divide:Div3 " "Instantiated megafunction \"Decoder47:U4\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005222 ""}  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 345 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731414005222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder47:U4\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Decoder47:U4\|lpm_divide:Div4\"" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 346 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414005295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder47:U4\|lpm_divide:Div4 " "Instantiated megafunction \"Decoder47:U4\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731414005295 ""}  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 346 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731414005295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731414005356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731414005356 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731414005611 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dq " "Bidir \"dq\" has no driver" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 446 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1731414005632 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1731414005632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731414006060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731414006363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414006363 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_rst_n " "No output dependent on input pin \"sys_rst_n\"" {  } { { "FGPA_EXP_tem.v" "" { Text "E:/class/FPGA_EXP/FGPA_EXP_tem/FGPA_EXP_tem.v" 445 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731414006474 "|FGPA_EXP_tem|sys_rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731414006474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1893 " "Implemented 1893 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731414006485 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731414006485 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1731414006485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1855 " "Implemented 1855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731414006485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731414006485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731414006505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 20:20:06 2024 " "Processing ended: Tue Nov 12 20:20:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731414006505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731414006505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731414006505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731414006505 ""}
