Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 18 15:58:48 2023
| Host         : DESKTOP-934K24B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: click/segments_reg[9]_P/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk_divider6p25m/clk_output_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/left_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: mouse/right_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 345 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.516        0.000                      0                  517        0.145        0.000                      0                  517        4.500        0.000                       0                   294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.516        0.000                      0                  517        0.145        0.000                      0                  517        4.500        0.000                       0                   294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.600ns (48.411%)  route 2.771ns (51.589%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.744    10.109    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.332    10.441 r  mouse/y_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.441    mouse/y_pos[3]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  mouse/y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.433    14.774    mouse/clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  mouse/y_pos_reg[3]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.031    14.956    mouse/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.600ns (48.420%)  route 2.770ns (51.580%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.743    10.108    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.332    10.440 r  mouse/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.440    mouse/y_pos[0]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  mouse/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.433    14.774    mouse/clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  mouse/y_pos_reg[0]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.032    14.957    mouse/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 2.600ns (48.682%)  route 2.741ns (51.318%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.714    10.079    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.332    10.411 r  mouse/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.411    mouse/y_pos[4]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  mouse/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.433    14.774    mouse/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  mouse/y_pos_reg[4]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.029    14.954    mouse/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 2.600ns (48.709%)  route 2.738ns (51.291%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.711    10.076    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.332    10.408 r  mouse/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.408    mouse/y_pos[5]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  mouse/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.433    14.774    mouse/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  mouse/y_pos_reg[5]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031    14.956    mouse/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 2.600ns (48.970%)  route 2.709ns (51.030%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.683    10.047    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.332    10.379 r  mouse/y_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.379    mouse/y_pos[11]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  mouse/y_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.431    14.772    mouse/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  mouse/y_pos_reg[11]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.031    14.954    mouse/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 2.600ns (49.017%)  route 2.704ns (50.983%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.678    10.042    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.332    10.374 r  mouse/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.374    mouse/y_pos[10]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  mouse/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.431    14.772    mouse/clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  mouse/y_pos_reg[10]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.029    14.952    mouse/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.600ns (49.159%)  route 2.689ns (50.841%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.663    10.027    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y61         LUT5 (Prop_lut5_I4_O)        0.332    10.359 r  mouse/y_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.359    mouse/y_pos[8]_i_1_n_0
    SLICE_X37Y61         FDRE                                         r  mouse/y_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.432    14.773    mouse/clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  mouse/y_pos_reg[8]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.029    14.953    mouse/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -10.359    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 2.600ns (49.187%)  route 2.686ns (50.813%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 r  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.660    10.024    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.332    10.356 r  mouse/y_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.356    mouse/y_pos[9]_i_1_n_0
    SLICE_X37Y61         FDRE                                         r  mouse/y_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.432    14.773    mouse/clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  mouse/y_pos_reg[9]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.031    14.955    mouse/y_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.600ns (49.538%)  route 2.648ns (50.462%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.622     9.986    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.332    10.318 r  mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.318    mouse/y_pos[1]_i_1_n_0
    SLICE_X37Y59         FDRE                                         r  mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.433    14.774    mouse/clk_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  mouse/y_pos_reg[1]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y59         FDRE (Setup_fdre_C_D)        0.029    14.954    mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 mouse/y_inc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.600ns (49.534%)  route 2.649ns (50.466%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.549     5.070    mouse/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  mouse/y_inc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  mouse/y_inc_reg[1]/Q
                         net (fo=2, routed)           1.092     6.618    mouse/y_inc[1]
    SLICE_X38Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.742 r  mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.742    mouse/y_pos[3]_i_5_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.275 r  mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.275    mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  mouse/y_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.935     8.524    mouse/plusOp10[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.307     8.831 r  mouse/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.831    mouse/i__carry_i_5_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.207 r  mouse/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.207    mouse/gtOp_inferred__0/i__carry_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.364 f  mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.623     9.987    mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X37Y60         LUT5 (Prop_lut5_I4_O)        0.332    10.319 r  mouse/y_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.319    mouse/y_pos[6]_i_1_n_0
    SLICE_X37Y60         FDRE                                         r  mouse/y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.433    14.774    mouse/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  mouse/y_pos_reg[6]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X37Y60         FDRE (Setup_fdre_C_D)        0.031    14.956    mouse/y_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.424%)  route 0.189ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.560     1.443    mouse/clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  mouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  mouse/x_new_reg/Q
                         net (fo=12, routed)          0.189     1.760    mouse/x_new_reg_n_0
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.828     1.956    mouse/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_CE)       -0.092     1.615    mouse/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.424%)  route 0.189ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.560     1.443    mouse/clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  mouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  mouse/x_new_reg/Q
                         net (fo=12, routed)          0.189     1.760    mouse/x_new_reg_n_0
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.828     1.956    mouse/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[11]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_CE)       -0.092     1.615    mouse/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.424%)  route 0.189ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.560     1.443    mouse/clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  mouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  mouse/x_new_reg/Q
                         net (fo=12, routed)          0.189     1.760    mouse/x_new_reg_n_0
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.828     1.956    mouse/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[8]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_CE)       -0.092     1.615    mouse/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.424%)  route 0.189ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.560     1.443    mouse/clk_IBUF_BUFG
    SLICE_X33Y59         FDRE                                         r  mouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  mouse/x_new_reg/Q
                         net (fo=12, routed)          0.189     1.760    mouse/x_new_reg_n_0
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.828     1.956    mouse/clk_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  mouse/x_pos_reg[9]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_CE)       -0.092     1.615    mouse/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mouse/right_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/right_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.206%)  route 0.315ns (65.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.558     1.441    mouse/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  mouse/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  mouse/right_down_reg/Q
                         net (fo=1, routed)           0.315     1.921    mouse/right_down_reg_n_0
    SLICE_X39Y60         FDRE                                         r  mouse/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.827     1.955    mouse/clk_IBUF_BUFG
    SLICE_X39Y60         FDRE                                         r  mouse/right_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.063     1.769    mouse/right_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.557     1.440    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.103     1.684    mouse/Inst_Ps2Interface/reset_bit_count
    SLICE_X30Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.729 r  mouse/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.729    mouse/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X30Y64         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.824     1.952    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y64         FDRE                                         r  mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.121     1.574    mouse/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.553     1.436    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  mouse/Inst_Ps2Interface/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mouse/Inst_Ps2Interface/data_count_reg[3]/Q
                         net (fo=5, routed)           0.076     1.653    mouse/Inst_Ps2Interface/data_count_reg[3]
    SLICE_X29Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.698 r  mouse/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.698    mouse/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X29Y69         FDRE                                         r  mouse/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.821     1.948    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  mouse/Inst_Ps2Interface/data_count_reg[2]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.091     1.540    mouse/Inst_Ps2Interface/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/y_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.227ns (42.591%)  route 0.306ns (57.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.557     1.440    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  mouse/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=7, routed)           0.306     1.874    mouse/Inst_Ps2Interface/rx_data_reg_n_0_[7]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.099     1.973 r  mouse/Inst_Ps2Interface/y_overflow_i_1/O
                         net (fo=1, routed)           0.000     1.973    mouse/y_overflow
    SLICE_X36Y60         FDRE                                         r  mouse/y_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.827     1.955    mouse/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  mouse/y_overflow_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.107     1.813    mouse/y_overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.984%)  route 0.319ns (58.016%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.556     1.439    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouse/Inst_Ps2Interface/delay_20us_count_reg[7]/Q
                         net (fo=5, routed)           0.157     1.737    mouse/Inst_Ps2Interface/delay_20us_count_reg__0[7]
    SLICE_X36Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.782 r  mouse/Inst_Ps2Interface/delay_20us_count[10]_i_5/O
                         net (fo=2, routed)           0.163     1.944    mouse/Inst_Ps2Interface/delay_20us_count[10]_i_5_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.989 r  mouse/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.989    mouse/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.822     1.949    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  mouse/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.121     1.821    mouse/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mouse/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.556     1.439    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  mouse/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouse/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.125     1.705    mouse/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X35Y62         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.824     1.952    mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y62         FDRE                                         r  mouse/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.078     1.533    mouse/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y39   clk_divider6p25m/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divider6p25m/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divider6p25m/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   clk_divider6p25m/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y40   clk_divider6p25m/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y40   clk_divider6p25m/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divider6p25m/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y41   clk_divider6p25m/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y44   clk_divider6p25m/clk_output_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y44   clk_divider6p25m/clk_output_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y67   mouse/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y67   mouse/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divider6p25m/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divider6p25m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divider6p25m/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk_divider6p25m/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_divider6p25m/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_divider6p25m/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk_divider6p25m/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y63   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y66   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y66   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65   mouse/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y64   mouse/Inst_Ps2Interface/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y64   mouse/Inst_Ps2Interface/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y64   mouse/Inst_Ps2Interface/bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y64   mouse/Inst_Ps2Interface/bit_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66   mouse/Inst_Ps2Interface/delay_20us_count_reg[10]/C



