/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_omi_c.H $        */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_c_H_
#define __p10_scom_omi_c_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


static const uint64_t DLX_INFO = 0x0c011419ull;

static const uint32_t DLX_INFO_DL0_STS_DLX_INFO = 0;
static const uint32_t DLX_INFO_DL0_STS_DLX_INFO_LEN = 64;
static const uint32_t DLX_INFO_DL1_STS_DLX_INFO = 0;
static const uint32_t DLX_INFO_DL1_STS_DLX_INFO_LEN = 64;
// omi/reg00024.H

static const uint64_t PM_REGS_DLR_APSR = 0x0c011431ull;

static const uint32_t PM_REGS_DLR_APSR_LINK_POPULATED = 0;
static const uint32_t PM_REGS_DLR_APSR_LINK_TYPE = 1;
static const uint32_t PM_REGS_DLR_APSR_LINK_TYPE_LEN = 3;
static const uint32_t PM_REGS_DLR_APSR_LINK_INFO = 4;
static const uint32_t PM_REGS_DLR_APSR_LINK_INFO_LEN = 6;
static const uint32_t PM_REGS_DLR_APSR_DL_ENABLE = 10;
static const uint32_t PM_REGS_DLR_APSR_FREEZE_PROXY = 11;
static const uint32_t PM_REGS_DLR_APSR_ACTIVITY_SAMPLE = 12;
static const uint32_t PM_REGS_DLR_APSR_ACTIVITY_SAMPLE_LEN = 8;
static const uint32_t PM_REGS_DLR_APSR_BASE_SAMPLE = 20;
static const uint32_t PM_REGS_DLR_APSR_BASE_SAMPLE_LEN = 8;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_0_PLREGS_RX_CNTL1_PL = 0x8003c04010012c3full;

static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_0_PLREGS_RX_STAT1_PL = 0x8003e04010012c3full;

static const uint32_t RXCTL_DATASM_0_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_10_PLREGS_RX_CNTL3_PL = 0x8003d84510012c3full;

static const uint32_t RXCTL_DATASM_10_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_10_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_14_PLREGS_RX_CNTL2_PL = 0x8003c84110012c3full;

static const uint32_t RXCTL_DATASM_14_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_16_PLREGS_RX_MODE1_PL = 0x8003d04010012c3full;

static const uint32_t RXCTL_DATASM_16_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_19_PLREGS_RX_CNTL1_PL = 0x8003c04310012c3full;

static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_19_PLREGS_RX_STAT1_PL = 0x8003e04310012c3full;

static const uint32_t RXCTL_DATASM_19_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_20_PLREGS_RX_MODE1_PL = 0x8003d04410012c3full;

static const uint32_t RXCTL_DATASM_20_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_22_PLREGS_RX_CNTL2_PL = 0x8003c84610012c3full;

static const uint32_t RXCTL_DATASM_22_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
// omi/reg00024.H

static const uint64_t RXCTL_DATASM_9_PLREGS_RX_CNTL3_PL = 0x8003d84610012c3full;

static const uint32_t RXCTL_DATASM_9_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_9_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE6_PL = 0x8003484010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001084010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001584010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a84010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL = 0x8003604110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_PIPE_MARGIN = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001304110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001804110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002004110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002504110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL14_PL = 0x8000704110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_FIR_PL = 0x8003084210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001204210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001704210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002884210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL15_PL = 0x8000784210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL3_PL = 0x8000184210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL = 0x8003204310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_PSAVE_DIG_REQ_DIS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_PSAVE_ANA_REQ_DIS = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BERPL_COUNT_EN = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BERPL_EXP_DATA_SEL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BERPL_MASK_MODE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE1_PL_BERPL_LANE_INVERT = 59;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002384310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL13_PL = 0x8000684310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL6_PL = 0x8000304310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE3_PL = 0x8003304410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT5_PL = 0x8003b04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001004410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001504410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL = 0x8000284410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000004410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL = 0x8003804510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL
    = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL
    = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL =
    61;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL =
    62;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000984510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e84510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
// omi/reg00024.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001384510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001884510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c84510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002084510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002584510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL = 0x8003204710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_PSAVE_DIG_REQ_DIS = 49;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_PSAVE_ANA_REQ_DIS = 50;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BERPL_COUNT_EN = 51;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BERPL_EXP_DATA_SEL = 52;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL = 53;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BERPL_PATTERN_SEL_LEN = 3;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BERPL_MASK_MODE = 56;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BUMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE1_PL_BERPL_LANE_INVERT = 59;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001404710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001904710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL1_PL = 0x8000084710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002184610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002684610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL14_PL = 0x8000704610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
// omi/reg00025.H

static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL4_PL = 0x8000204610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
// omi/reg00025.H

static const uint64_t TRAINING_STATUS = 0x0c011417ull;

static const uint32_t TRAINING_STATUS_RX_PATTERN_A = 0;
static const uint32_t TRAINING_STATUS_RX_PATTERN_A_LEN = 8;
static const uint32_t TRAINING_STATUS_RX_PATTERN_B = 8;
static const uint32_t TRAINING_STATUS_RX_PATTERN_B_LEN = 8;
static const uint32_t TRAINING_STATUS_SYNC_PATTERN = 16;
static const uint32_t TRAINING_STATUS_SYNC_PATTERN_LEN = 8;
static const uint32_t TRAINING_STATUS_PHY_INIT_DONE = 24;
static const uint32_t TRAINING_STATUS_PHY_INIT_DONE_LEN = 8;
static const uint32_t TRAINING_STATUS_BLOCK_LOCKED = 32;
static const uint32_t TRAINING_STATUS_BLOCK_LOCKED_LEN = 8;
static const uint32_t TRAINING_STATUS_RX_TS1 = 40;
static const uint32_t TRAINING_STATUS_RX_TS1_LEN = 8;
static const uint32_t TRAINING_STATUS_RX_TS2 = 48;
static const uint32_t TRAINING_STATUS_RX_TS2_LEN = 8;
static const uint32_t TRAINING_STATUS_RX_TS3 = 56;
static const uint32_t TRAINING_STATUS_RX_TS3_LEN = 8;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL2_PL = 0x80043c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT2_PL = 0x80052c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL10_PL = 0x80047c4110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL20_PL = 0x8004cc4110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL30_PL = 0x80051c4110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL = 0x8004ac4210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL26_PL = 0x8004fc4210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL6_PL = 0x80045c4310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_FIR_PL = 0x8004044310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL_LEN = 2;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL11_PL = 0x8004844410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL1G_PL = 0x8004344410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL21_PL = 0x8004d44410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL8_PL = 0x80046c4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_MASK_PL = 0x80040c4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_MASK_PL_TX_PL_FIR_ERRS_MASK_LEN = 2;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL5_PL = 0x8004544510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
// omi/reg00025.H

static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL = 0x80042c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
// omi/reg00025.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL = 0x8004b44610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
// omi/reg00025.H

static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT1_PL = 0x8005244610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT1_PL_TX_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT1_PL_TX_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT1_PL_TX_SEG_TEST_STATUS = 50;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT1_PL_TX_SEG_TEST_STATUS_LEN = 2;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_STAT1_PL_TX_TDR_CAPT_VAL_RO_SIGNAL = 63;
// omi/reg00025.H

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00024.H"
#include "omi/reg00025.H"
#endif
#endif
