		##### now the define parts
            	'ota_bias'	,[[32, 0],[33,0]],
		'ota_bias[0]'	,[[32, 0]],#62-17 ota_bias col-ota_out[0]col value
		'ota_bias[1]'	,[[32, 0]],
		'ramp_ota_biasfb[0]',[[32,-1],[28,17-63]],
		'sd_ota_biasfb[0]',[[32,-1],[28,17-63]], #sigma delta ota0 bias
		'sd_ota_bias[0]',[[32,-1]], #sigma delta ota0 bias
		'ota_biasfb[0]'	,[[32, 0],[28,-45]],#62-17 ota_bias col-ota_out[0]col value
		'fgota_biasfb[0]',[[32,0],[32,15-58]],#62-17 ota_bias col-ota_out[0]col value
		'fgota_biasfb[1]',[[32,0],[30,16-60]],
		'fgota_small_cap[0]',[[31,0],[31,1]],# switch for both n and p
		'fgota_small_cap[1]',[[31,0],[31,1]],#switches for both n and p
            	'gnd_out_c[0]', [[33, 0]],
            	'vdd_out_c[0]', [[33, 1]],
            	'ota_p_bias[0]', [[33, 1]],
           	'ota_n_bias[0]', [[33, 0]],
		'ota_p_bias[1]', [[33, 1]],
           	'ota_n_bias[1]', [[33, 0]],
		'vmm12x1_wowta_fg[0]',[[19,19]],#VMM fg[19,23]
           	'c4_ota_p_bias[0]', [[33, 1-62+58]],
           	'c4_ota_n_bias[0]', [[33, 0-62+58]],
		'c4_ota_p_bias[1]', [[33, 1-62+60]],
           	'c4_ota_n_bias[1]', [[33, 0-62+60]],
             	'speech_fg[0]',[[32,19-62],[32,20-62],[24,15-62],[28,62-62],[32,16-62],[30,16-62],[31,15-62],[31,1-62+58],[31,0-62+58],[31,1-62+60],[31,0-62+60],[28,2-62+57],[28,1-62+57],[28,0-62+57],[26,25-62],[27,15-62],[17,18-62],[16,0-62],[29,25-62],[28,17-62],[15,17-62]], #[16,0-62],[21,26-62],,[15,25-62],[14,1-62],pfet[15,17],[0,26]
	        'speech_pfetbias[0]' ,[[29,1-62]], #[26,1-62]
                'speech_pfetbias[1]' ,[[29,0-62]], #[26,1-62]
		'speech_peakotabias[0]' ,[[32,63-62]],
		'speech_peakotabias[1]' ,[[32,62-62]], 
           	'ladder_filter_fg[0]', [[32,16-62],[27,16-62],[26,18-62],[31,15-62],[31,1-62+58],[31,0-62+58],[31,1-62+60],[31,0-62+60]],
		'ladder_fb[0]' , [[28,0],[27,-1]],
		'INF_bias[0]'  ,[[26,-61]],
		'INF_fg[0]'	,[[19,-45],[18,-62],[28,-44],[20,-38],[26,-39]],
		'c4_ota_bias[0]',[[32, 0-62+58]],#62-17 ota_bias col-ota_out[0]col value
		'c4_ota_bias[1]',[[32, 0-62+60]],
		'peak_ota_bias[0]',[[32, 0-62+58]],
		'c4_fg[0]'	,[[32,-43],[32,-46],[30,-46],[31,-47]],#[ota_bias0|ota0neg->cap0|cap0.in->ota0out|ota_bias1|ota1_fb] |c2 and c3 conections
		'c4_cap_3x[0]',[28,2-62+57],
		'c4_cap_2x[0]',[28,1-62+57],
		'c4_cap_1x[0]',[28,0-62+57],
		'c4_ota_small_cap[0]', [[31,1-62+58],[31,0-62+58]],
		'c4_ota_small_cap[1]', [[31,1-62+60],[31,0-62+60]],
           	'TIA_ota_p_bias[0]', [[33, 59]],
           	'TIA_ota_n_bias[0]', [[33, 58]],
			'TIA_ota_p_bias[1]', [[33, 61]],
           	'TIA_ota_n_bias[1]', [[33, 60]],
		    'TIA_fgota_bias[0]',[[32, 58]],
		    'TIA_fgota_bias[1]',[[32, 60]],
		    'TIA_ota_bias[0]',[[32, 63]],
            'TIA_ota_buf_out[0]',[32, 62],
		'TIA_fg[0]'	,[[26,15],[33,18],[32,15],[31,1+58],[31,0+58],[27,16],[30,16],[31,1],[31,1+60],[31,0+60],[29,18],[30,19],[25,0],[28,57],[28,17],[29,20],[24,0],[29,57]],
		'Adaptive_receptor_fg[0]'	,[[14,0-62],[27,26-62],[28,26-62],[26,18-62],[25,17-62],[15,19-62],[28,59-62],[28,58-62],[28,57-62]],
           	'Adaptive_receptor_pfetbias[0]' , [[15, 17-62]],
		'peak_ota_small_cap[0]', [[31,1-62+58],[31,0-62+58]],
		'lpf_fg[0]'	,[[26,-43],[26,-42],[26,-41],[26,-40],[25,-61],[24,-61],[23,-61],[22,-61]],
		'peak_detector_fg[0]',[[26,25-62],[17,18-62],[16,0-62]],
		'ramp_fe_fg[0]' ,[[32,27-62],[25,27-62],[12,19-62],[12,15-62],[30,15-62],[28,2-62+57],[31,1-62+58],[31,0-62+58],[33,1-62],[31,1-62+60],[31,0-62+60],[15,16-62],[19,16-62],[18,0-62],[17,26-62],[17,24-62],[21,24-62],[16,1-62],[20,0-62],[13,25-62],[13,23-62],[31,1-62+60],[31,0-62+60],[26,18-62],[27,25-62]], #w/tgate and no fb, also needs buffer for GPIO
		'ramp_pfetinput[0]' ,[[32,1-62]], #w/tgate and no fb
		'ramp_pfetinput[1]' ,[[14,1-62]], #w/tgate and no fb
		#'ramp_fe_fg[0]' ,[[14,1-63],[12,0-63],[25,0-63],[13,18-63],[29,19-63],[27,26-63],[27,27-63],[27,19-63]], #w/tgate
		#'ramp_fe_fg[0]' ,[[14,1-63],[18,0-63],[25,0-63],[19,18-63],[29,19-63],[27,26-63],[27,24-63],[27,19-63]], #w nfet
		'sigma_delta_fe_fg[0]',[[27,17-63],[27,27-63],[12,26-63],[14,1-63]],
		'lpf_cap_3x[0:1]',[28,[-5,-2]],
		'lpf_cap_2x[0:1]',[28,[-4,-1]],
		'lpf_cap_1x[0:1]',[28,[-3, 0]],
		'lpf_cap_3x[2:3]',[29,[-5,-2]],# cap2 and 3
		'lpf_cap_2x[2:3]',[29,[-4,-1]],
		'lpf_cap_1x[2:3]',[29,[-3, 0]],
		'cap_1x[0:3]'	,[[28,29,28,29], 2], 
		'cap_2x[0:3]'	,[[28,29,28,29], 1],
            	'cap_3x[0:3]'	,[[28,29,28,29], 0],
                'volt_div_fg[0]' ,[[25,20],[24,23],[29,23],[20,23],[28,17],[23,23],[19,21],[22,23],[19,22],[19,0]],
                'volt_div_fgota_fg[0]' ,[[33,19],[31,58],[31,59]],
		'cap_1x_vd_Vin[0]'	,[28, 62], 
		'cap_2x_vd_Vin[0]'	,[28, 61],
		'cap_4x_vd_Vin[0]'	,[28, 60],
		'cap_1x_vd_gnd0[0]'	,[29, 59], 
		'cap_2x_vd_gnd0[0]'	,[29, 58], 
		'cap_4x_vd_gnd0[0]'	,[29, 57], 
		'cap_1x_vd_gnd1[0]'	,[29, 62], 
		'cap_2x_vd_gnd1[0]'	,[29, 61], 
		'cap_4x_vd_gnd1[0]'	,[29, 60], 
		'vd_ota_bias[0]'	,[32, 62], 
		'vd_fgota_bias[0]'	,[32, 58], 
		'vd_fgota_pbias[0]'	,[33, 59], 
		'vd_fgota_nbias[0]'	,[33, 58], 
                'vd_target[0]', [[21,23]], #[[21,19]],
		'ota0bias[0]'   ,[32,62], # for vmm sense amps
		'ota1bias[0]'   ,[32,63],
		'fgota0bias[0]' ,[32,62],
		'fgota1bias[0]' ,[32,63],
		'fgota0pbias[0]' ,[33,59],
		'fgota1pbias[0]' ,[33,61],
		'fgota0nbias[0]' ,[33,58],
		'fgota1nbias[0]' ,[33,60],
		'vmm_target[0]'  ,[0,0],
		'wta_fg[0]'	 ,[[19,23],[20,0],[21,24],[18,15],[29,15],[28,17]], # fix input0 to I12,I11 and output to 04
		'wta_primary_fg[0]'	 ,[[24,0],[24,24],[19,13],[21,14],[29,23],[28,17],[20,32]], # fix input0 to I12,I11 and output to 04
		'wta_bufbias[0]' ,[32,62], 
		'wta_primary_bufbias[0]' ,[32,62], 
		'wta_pfetbias[0]' ,[29,1],
		'wta_primary_pfetbias[0]' ,[29,1], 
		'wta_primary_pfetbias1[0]' ,[4,1], 
                'integrator_fg[0]',[[28,19],[28,27],[12,17],[25,17],[27,17],[26,18]],
                'integrator_nmirror_fg[0]',[[28,19],[28,27],[12,17],[25,17],[27,17],[26,18],[28,31],[24,17],[23,17],[22,17],[28,20],[28,21],[28,22],[16,1],[17,25]],
                #'integrator_nmirror_fg[0]',[[28,19],[28,27],[12,17],[25,17],[27,17],[26,18],[24,17],[23,17],[22,17],[28,20],[28,21],[28,22],[16,1],[17,25]],
            	'nmirror_bias[0]', [[5, 1]],
            	'nmirror_bias[1]', [[4, 1]],
                'common_source_fg[0]',[[18,0],[25,24]],
		'itg_cap_1x[0]'   ,[[28,57],[28,58],[28,59]],
		'itg_cap_2x[0]'   ,[[28,60],[28,61],[28,62]],
		'itg_cap_3x[0]'   ,[[29,57],[29,58],[29,59]],
		'itg_cap_4x[0]'   ,[[29,60],[29,61],[29,62]],
		'integrator_ota0[0]'   ,[[32,62]],
	        'integrator_ota1[0]'   ,[[32,63]],
		'integrator_nmirror_ota0[0]'   ,[[32,62]],
	        'integrator_nmirror_ota1[0]'   ,[[32,63]],
	        #'integrator_nmirror_ota2[0]'   ,[[5,1]],
	        'integrator_nmirror_ota2[0]'   ,[[5,25]],
	        'fgswitch_bias[0]'   ,[[21,19]],
	        'cs_bias[0]'   ,[[25,1]],
                'tgate_so_fg[0]',[[21,27],[19,28],[17,29],[15,30],[13,19],[11,19],[9,19],[7,19]],
		'vmm_senseamp1_fg[0]',[[33,17],[32,15]],
		'vmm_senseamp2_fg[0]',[[33,17],[32,15],[30,16],[31,18]],
		'SR_fg[0]'	     ,[[33,19],[32,20],[31,21],[30,22],[33,8],[32,12],[31,2],[30,6],[25,18+15],[25,19+15]],
		'vmm_bias[0:3]'	     ,[[33,32,31,30],0],
		'vmm4x4_target[0:3]',[33,[10,11,13,14]], # Shift-register0
		'vmm4x4_target[4:7]',[32,[10,11,13,14]], #SR1
		'vmm4x4_target[8:11]',[31,[10,11,13,14]], #SR2
		'vmm4x4_target[12:15]',[30,[10,11,13,14]],#SR3
		'vmm8x4_target[0:7]',[33,[10,11,13,14,3,4,5,7]], # Shift-register0
		'vmm8x4_target[8:15]',[32,[10,11,13,14,3,4,5,7]], #SR1
		'vmm8x4_target[16:23]',[31,[10,11,13,14,3,4,5,7]], #SR2
		'vmm8x4_target[24:31]',[30,[10,11,13,14,3,4,5,7]],#SR3
		'vmm8x4_in_target[0:7]',[33,[2,3,4,5,6,7,8,9]], # 
		'vmm8x4_in_target[8:15]',[32,[2,3,4,5,6,7,8,9]], # 
		'vmm8x4_in_target[16:23]',[31,[2,3,4,5,6,7,8,9]], # 
		'vmm8x4_in_target[24:31]',[30,[2,3,4,5,6,7,8,9]], # 
		'vmm12x1_target[0:11]',[19,[2,3,4,5,6,7,8,9,10,11,12,13]],#VMM target values
		'vmm12x1_fg[0]',[[19,23],[20,0],[21,24],[18,15],[27,15],[26,18],[21,31]],#VMM fg[19,23]
		'vmm12x1_pfetbias[0]' ,[18,1], #WTA pfet bias
		'vmm12x1_offsetbias[0]' ,[19,1], #WTA pfet bias,offset for the vmm
		'vmm12x1_otabias[0]' ,[32,63], #WTA pfet bias
		'vmm8inx8in_fg[0]' ,[[33,10],[32,11],[31,12],[30,13],[20,23],[18,24],[16,25],[14,26],[29,44],[28,45],[27,46],[26,47]], # fg_io block
		'vmm8inx8in_target[0:7]',[33,[2,3,4,5,6,7,8,9]],  
		'vmm8inx8in_target[8:15]',[32,[2,3,4,5,6,7,8,9]],  
		'vmm8inx8in_target[16:23]',[31,[2,3,4,5,6,7,8,9]],  
		'vmm8inx8in_target[24:31]',[30,[2,3,4,5,6,7,8,9]],  
		'vmm8inx8in_target[32:39]',[20,[2,3,4,5,6,7,8,9]],  
		'vmm8inx8in_target[40:47]',[18,[2,3,4,5,6,7,8,9]],  
		'vmm8inx8in_target[48:55]',[16,[2,3,4,5,6,7,8,9]],  
		'vmm8inx8in_target[56:63]',[14,[2,3,4,5,6,7,8,9]],  
		'fg_io_fg[0]'	,[[22,13]], # fg_io block
		'sftreg_fg[0]'  ,[[30,40],[30,41],[30,42],[30,43],[30,44],[30,45],[30,46],[30,47],[30,48],[30,49],[30,50],[30,51],[30,52],[30,53],[30,54],[30,55],[25,19+15+21]],
		'DAC_sftreg_fg[0]'  ,[[25,19+15+21],[33,1],[30,40],[30,41],[30,42],[30,43],[30,44],[30,45],[30,46],[30,47],[30,48],[30,49],[30,50],[30,51],[30,52],[30,53],[30,54],[30,55]],
		'DAC_sftreg_normal[0]'  ,[[33,1],[33,15],[25,33]],
		'DAC_bias_pfet[0]'  ,[25,0],
		'DAC_sftreg_target[0:5]'  ,[33,[8,9,10,11,12,13]],
		'DAC_sftreg_target[6:7]'  ,[[26,27],36],
		'DAC_sftreg_target[8:13]'  ,[33,[2,3,4,5,6,7]],
		'DAC_sftreg_target[14:15]'  ,[[28,29],36],
		'sftreg2_fg[0]' ,[[30,40],[30,41],[30,42],[30,43],[30,44],[30,45],[30,46],[30,47],[30,48],[30,49],[30,50],[30,51],[30,52],[30,53],[30,54],[30,55],[25,19+15+21]],
		'sftreg3_fg[0]' ,[[30,40],[30,41],[30,42],[30,43],[30,44],[30,45],[30,46],[30,47],[30,48],[30,49],[30,50],[30,51],[30,52],[30,53],[30,54],[30,55],[21,33],[21,34]],
		'sftreg4_fg[0]' ,[[30,40],[30,41],[30,42],[30,43],[30,44],[30,45],[30,46],[30,47],[30,48],[30,49],[30,50],[30,51],[30,52],[30,53],[30,54],[30,55],[12,33],[12,34],[29,33],[29,34],[28,17],[10,27],[28,28],[16,1],[11,25],[20,0],[11,23],[13,24],[21,24],[17,24]],
		'sftreg4_otabias[0]'   ,[[32,62]],  # ota0's bias
		'nfet_i2v_fg[0]', [[28,17],[29,24],[19,24],[18,0]],
		'nfet_i2v_otabias[0]', [32,62],
		'pfet_i2v_fg[0]', [[28,17],[29,26],[15,0],[14,0]],
		'nmirror_w_bias_fg[0]', [21,31],
		'pfet_i2v_otabias[0]', [32,62],
		'nmirror_w_bias_bias[0]', [5,1],
		'fgswc_nmirror_w_bias1[0]', [21,31],
		'fgswc_nmirror_w_bias2[0]', [5,1],
	        'i2v_pfet_gatefgota_fg[0]', [[29,26],[14,0],[15,15],[28,17],[33,1],[32,15],[31,58],[31,59]], 
		'i2v_pfet_gatefgota_ota0bias[0]', [32,62],
		'i2v_pfet_gatefgota_fgotabias[0]', [32,58],
		'i2v_pfet_gatefgota_fgotapbias[0]', [33,59],
		'i2v_pfet_gatefgota_fgotanbias[0]', [33,58],
	        'mismatch_meas_fg[0]', [[31,26],[14,0],[15,15],[30,0],[33,1],[32,15],[31,58],[31,59],[31,60],[31,61],[31,27],[31,28]], 
		'mismatch_meas_pfetg_fgotabias[0]', [32,58],
		'mismatch_meas_pfetg_fgotapbias[0]', [33,59],
		'mismatch_meas_pfetg_fgotanbias[0]', [33,58],
		'mismatch_meas_out_fgotabias[0]', [32,60],
		'mismatch_meas_out_fgotapbias[0]', [33,61],
		'mismatch_meas_out_fgotanbias[0]', [33,60],
		'mismatch_meas_cal_bias[0]', [10,1],
                'mmap_ls_fg[0]' ,[[30,40],[30,41],[30,42],[30,43],[30,44],[30,45],[30,46],[30,47],[30,48],[30,49],[30,50],[30,51],[30,52],[30,53],[30,54],[30,55],[25,19+15+21]],
		'mmap_ls_in_r0_vdd[0]' ,[[33,1]],
		'mmap_ls_in_r0[0]' ,[[33,8],[33,9],[33,10],[33,11],[33,12],[33,13],[33,2],[33,3],[33,4],[33,5],[33,6],[33,7]],
		'mmap_ls_in_r1_vdd[0]' ,[[32,1]],
		'mmap_ls_in_r1[0]' ,[[32,8],[32,9],[32,10],[32,11],[32,12],[32,13],[32,2],[32,3],[32,4],[32,5],[32,6],[32,7]],
		'mmap_ls_in_r2_vdd[0]' ,[[31,1]],
		'mmap_ls_in_r2[0]' ,[[31,8],[31,9],[31,10],[31,11],[31,12],[31,13],[31,2],[31,3],[31,4],[31,5],[31,6],[31,7]],
		'mmap_ls_in_r3_vdd[0]' ,[[30,1]],
		'mmap_ls_in_r3[0]' ,[[30,8],[30,9],[30,10],[30,11],[30,12],[30,13],[30,2],[30,3],[30,4],[30,5],[30,6],[30,7]],
		'mmap_ls_in_r4_vdd[0]' ,[[29,1]],
		'mmap_ls_in_r4[0]' ,[[29,8],[29,9],[29,10],[29,11],[29,12],[29,13],[29,2],[29,3],[29,4],[29,5],[29,6],[29,7]],
		'mmap_ls_in_r5_vdd[0]' ,[[28,1]],
		'mmap_ls_in_r5[0]' ,[[28,8],[28,9],[28,10],[28,11],[28,12],[28,13],[28,2],[28,3],[28,4],[28,5],[28,6],[28,7]],
		'mmap_ls_in_r6_vdd[0]' ,[[27,1]],
		'mmap_ls_in_r6[0]' ,[[27,8],[27,9],[27,10],[27,11],[27,12],[27,13],[27,2],[27,3],[27,4],[27,5],[27,6],[27,7]],
		'mmap_ls_in_r7_vdd[0]' ,[[26,1]],
		'mmap_ls_in_r7[0]' ,[[26,8],[26,9],[26,10],[26,11],[26,12],[26,13],[26,2],[26,3],[26,4],[26,5],[26,6],[26,7]],
		'mmap_ls_in_r8_vdd[0]' ,[[25,1]],
		'mmap_ls_in_r8[0]' ,[[25,8],[25,9],[25,10],[25,11],[25,12],[25,13],[25,2],[25,3],[25,4],[25,5],[25,6],[25,7]],
		'mmap_ls_in_r9_vdd[0]' ,[[24,1]],
		'mmap_ls_in_r9[0]' ,[[24,8],[24,9],[24,10],[24,11],[24,12],[24,13],[24,2],[24,3],[24,4],[24,5],[24,6],[24,7]],
		'mmap_ls_in_r10_vdd[0]' ,[[23,1]],
		'mmap_ls_in_r10[0]' ,[[23,8],[23,9],[23,10],[23,11],[23,12],[23,13],[23,2],[23,3],[23,4],[23,5],[23,6],[23,7]],
		'mmap_ls_in_r11_vdd[0]' ,[[22,1]],
		'mmap_ls_in_r11[0]' ,[[22,8],[22,9],[22,10],[22,11],[22,12],[22,13],[22,2],[22,3],[22,4],[22,5],[22,6],[22,7]],
		'mmap_ls_in_r12_vdd[0]' ,[[21,1]],
		'mmap_ls_in_r12[0]' ,[[21,8],[21,9],[21,10],[21,11],[21,12],[21,13],[21,2],[21,3],[21,4],[21,5],[21,6],[21,7]],
		'mmap_ls_in_r13_vdd[0]' ,[[20,1]],
		'mmap_ls_in_r13[0]' ,[[20,8],[20,9],[20,10],[20,11],[20,12],[20,13],[20,2],[20,3],[20,4],[20,5],[20,6],[20,7]],
		'mmap_ls_in_r14_vdd[0]' ,[[19,1]],
		'mmap_ls_in_r14[0]' ,[[19,8],[19,9],[19,10],[19,11],[19,12],[19,13],[19,2],[19,3],[19,4],[19,5],[19,6],[19,7]],
		'mmap_ls_in_r15_vdd[0]' ,[[18,1]],
		'mmap_ls_in_r15[0]' ,[[18,8],[18,9],[18,10],[18,11],[18,12],[18,13],[18,2],[18,3],[18,4],[18,5],[18,6],[18,7]],
		'mmap_ls_in_r16_vdd[0]' ,[[17,1]],
		'mmap_ls_in_r16[0]' ,[[17,8],[17,9],[17,10],[17,11],[17,12],[17,13],[17,2],[17,3],[17,4],[17,5],[17,6],[17,7]],
		'mmap_ls_in_r17_vdd[0]' ,[[16,1]],
		'mmap_ls_in_r17[0]' ,[[16,8],[16,9],[16,10],[16,11],[16,12],[16,13],[16,2],[16,3],[16,4],[16,5],[16,6],[16,7]],
		'mmap_ls_in_r18_vdd[0]' ,[[15,1]],
		'mmap_ls_in_r18[0]' ,[[15,8],[15,9],[15,10],[15,11],[15,12],[15,13],[15,2],[15,3],[15,4],[15,5],[15,6],[15,7]],
		'mmap_ls_in_r19_vdd[0]' ,[[14,1]],
		'mmap_ls_in_r19[0]' ,[[14,8],[14,9],[14,10],[14,11],[14,12],[14,13],[14,2],[14,3],[14,4],[14,5],[14,6],[14,7]],
		'mmap_ls_in_r20_vdd[0]' ,[[13,1]],
		'mmap_ls_in_r20[0]' ,[[13,8],[13,9],[13,10],[13,11],[13,12],[13,13],[13,2],[13,3],[13,4],[13,5],[13,6],[13,7]],
		'mmap_ls_in_r21_vdd[0]' ,[[12,1]],
		'mmap_ls_in_r21[0]' ,[[12,8],[12,9],[12,10],[12,11],[12,12],[12,13],[12,2],[12,3],[12,4],[12,5],[12,6],[12,7]],
		'mmap_ls_in_r22_vdd[0]' ,[[11,1]],
		'mmap_ls_in_r22[0]' ,[[11,8],[11,9],[11,10],[11,11],[11,12],[11,13],[11,2],[11,3],[11,4],[11,5],[11,6],[11,7]],
		'mmap_ls_in_r23_vdd[0]' ,[[10,1]],
		'mmap_ls_in_r23[0]' ,[[10,8],[10,9],[10,10],[10,11],[10,12],[10,13],[10,2],[10,3],[10,4],[10,5],[10,6],[10,7]],
		'mmap_ls_in_r24_vdd[0]' ,[[9,1]],
		'mmap_ls_in_r24[0]' ,[[9,8],[9,9],[9,10],[9,11],[9,12],[9,13],[9,2],[9,3],[9,4],[9,5],[9,6],[9,7]],
		'mmap_ls_in_r25_vdd[0]' ,[[8,1]],
		'mmap_ls_in_r25[0]' ,[[8,8],[8,9],[8,10],[8,11],[8,12],[8,13],[8,2],[8,3],[8,4],[8,5],[8,6],[8,7]],
		'mmap_ls_in_r26_vdd[0]' ,[[7,1]],
		'mmap_ls_in_r26[0]' ,[[7,8],[7,9],[7,10],[7,11],[7,12],[7,13],[7,2],[7,3],[7,4],[7,5],[7,6],[7,7]],
		'mmap_ls_in_r27_vdd[0]' ,[[6,1]],
		'mmap_ls_in_r27[0]' ,[[6,8],[6,9],[6,10],[6,11],[6,12],[6,13],[6,2],[6,3],[6,4],[6,5],[6,6],[6,7]],
		'mmap_ls_in_r28_vdd[0]' ,[[5,1]],
		'mmap_ls_in_r28[0]' ,[[5,8],[5,9],[5,10],[5,11],[5,12],[5,13],[5,2],[5,3],[5,4],[5,5],[5,6],[5,7]],
		'mmap_ls_in_r29_vdd[0]' ,[[4,1]],
		'mmap_ls_in_r29[0]' ,[[4,8],[4,9],[4,10],[4,11],[4,12],[4,13],[4,2],[4,3],[4,4],[4,5],[4,6],[4,7]],
		'mmap_ls_in_vdd1_vdd[0]' ,[[33,8],[32,9],[31,10],[30,11],[29,12],[28,13],[27,2],[26,3],[25,4],[24,5],[23,6],[22,7]],
		'mmap_ls_in_vdd1[0]' ,[[33,1],[32,1],[31,1],[30,1],[29,1],[28,1],[27,1],[26,1],[25,1],[24,1],[23,1],[22,1]],
		'mmap_ls_in_vdd2_vdd[0]' ,[[21,8],[20,9],[19,10],[18,11],[17,12],[16,13],[15,2],[14,3],[13,4],[12,5],[11,6],[10,7]],
		'mmap_ls_in_vdd2[0]' ,[[21,1],[20,1],[19,1],[18,1],[17,1],[16,1],[15,1],[14,1],[13,1],[12,1],[11,1],[10,1]],
		'mmap_ls_in_vdd3_vdd[0]' ,[[9,8],[8,9],[7,10],[6,11]],
		'mmap_ls_in_vdd3[0]' ,[[9,1],[8,1],[7,1],[6,1]],
		'mmap_ls_in_in12_1_vdd[0]' ,[[33,8],[32,9],[31,10],[30,11],[29,12],[28,13],[27,2],[26,3],[25,4],[24,5],[23,6],[22,7],[21,1],[21,14]],
		'mmap_ls_in_in12_1[0]' ,[[33,14],[32,14],[31,14],[30,14],[29,14],[28,14],[27,14],[26,14],[25,14],[24,14],[23,14],[22,14]],
		'mmap_ls_in_in12_2_vdd[0]' ,[[21,8],[20,9],[19,10],[18,11],[17,12],[16,13],[15,2],[14,3],[13,4],[12,5],[11,6],[10,7],[22,1],[22,14]],
		'mmap_ls_in_in12_2[0]' ,[[21,14],[20,14],[19,14],[18,14],[17,14],[16,14],[15,14],[14,14],[13,14],[12,14],[11,14],[10,14]],
		'mmap_ls_in_in12_3_vdd[0]' ,[[9,8],[8,9],[7,10],[6,11],[10,1],[10,14]],
		'mmap_ls_in_in12_3[0]' ,[[9,14],[8,14],[7,14],[6,14]],
                'th_logic_fg[0]', [28,17],
		'th_logic_otabias[0]', [32,62],
		#'th_logic_inbias[0]' ,[[28,2],[28,3],[28,4],[28,5],[28,6],[28,7],[28,8],[28,9]],
		'th_logic_inbias_0[0]' ,[[28,2]],
		'th_logic_inbias_1[0]' ,[[28,3]],
		'testtemp_ls[0]',[[1,2],[31,61],[31,60],[31,59],[31,58]],
		'testtemp_cap0_4x_cs[0]',[28,57],
		'testtemp_cap0_2x_cs[0]',[28,58],
		'testtemp_cap0_1x_cs[0]',[28,59],
		'testtemp_cap1_4x_cs[0]',[28,57],
		'testtemp_cap1_2x_cs[0]',[28,58],
		'testtemp_cap1_1x_cs[0]',[28,59],
		'testtemp_fgota1_ibias[0]',[32,60],
		'testtemp_fgota1_pbias[0]',[33,61],
		'testtemp_fgota1_nbias[0]',[33,60],
		'testtemp_fgota0_ibias[0]',[32,58],
		'testtemp_fgota0_pbias[0]',[33,59],
		'testtemp_fgota0_nbias[0]',[33,58],
		'testtemp_ota0_ibias[0]',[32,62],
		'testtemp_ota1_ibias[0]',[32,63],
		'testtemp_fgswc_ibias[0]',[2,3],
