Analysis & Synthesis report for vga
Mon Sep 09 14:28:13 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated
 15. Source assignments for main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
 16. Source assignments for main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
 17. Source assignments for main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
 18. Source assignments for main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component|altsyncram_len1:auto_generated
 19. Source assignments for main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0|altsyncram_t6v:auto_generated
 20. Parameter Settings for User Entity Instance: hfut:i_rom|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component
 25. Parameter Settings for Inferred Entity Instance: main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Sep 09 14:28:13 2019    ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                      ; vga                                      ;
; Top-level Entity Name              ; img                                      ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 717                                      ;
;     Total combinational functions  ; 717                                      ;
;     Dedicated logic registers      ; 206                                      ;
; Total registers                    ; 206                                      ;
; Total pins                         ; 21                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 61,952                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                          ; IMG                ; vga                ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+
; RAMvga640480.vhd                 ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd       ;
; ram_test.vhd                     ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/yanshou/final/ram_test.vhd           ;
; fangbo.vhd                       ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/fangbo.vhd             ;
; jieti.vhd                        ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/jieti.vhd              ;
; main_entity.vhd                  ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd        ;
; sanjiao.vhd                      ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/sanjiao.vhd            ;
; signal_generator.vhd             ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/signal_generator.vhd   ;
; sin2.vhd                         ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/sin2.vhd               ;
; xzq.vhd                          ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/xzq.vhd                ;
; hfut.vhd                         ; yes             ; User Wizard-Generated File   ; C:/Users/Administrator/Desktop/yanshou/final/hfut.vhd               ;
; COLOR.vhd                        ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd              ;
; IMG.vhd                          ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd                ;
; mid.vhd                          ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/mid.vhd                ;
; receiver.vhd                     ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd           ;
; vga640480.vhd                    ; yes             ; User VHDL File               ; C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd          ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc  ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc            ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc         ;
; aglobal81.inc                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/aglobal81.inc          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc          ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altrom.inc             ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altram.inc             ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altdpram.inc           ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/81/quartus/libraries/megafunctions/altqpram.inc           ;
; db/altsyncram_v491.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_v491.tdf ;
; db/decode_37a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/yanshou/final/db/decode_37a.tdf      ;
; db/mux_llb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/yanshou/final/db/mux_llb.tdf         ;
; db/altsyncram_len1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_len1.tdf ;
; db/altsyncram_t6v.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/yanshou/final/db/altsyncram_t6v.tdf  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimated Total logic elements              ; 717                                ;
;                                             ;                                    ;
; Total combinational functions               ; 717                                ;
; Logic element usage by number of LUT inputs ;                                    ;
;     -- 4 input functions                    ; 317                                ;
;     -- 3 input functions                    ; 218                                ;
;     -- <=2 input functions                  ; 182                                ;
;                                             ;                                    ;
; Logic elements by mode                      ;                                    ;
;     -- normal mode                          ; 473                                ;
;     -- arithmetic mode                      ; 244                                ;
;                                             ;                                    ;
; Total registers                             ; 206                                ;
;     -- Dedicated logic registers            ; 206                                ;
;     -- I/O registers                        ; 0                                  ;
;                                             ;                                    ;
; I/O pins                                    ; 21                                 ;
; Total memory bits                           ; 61952                              ;
; Maximum fan-out node                        ; main_entity:i_main_entity|clk25MHz ;
; Maximum fan-out                             ; 156                                ;
; Total fan-out                               ; 3757                               ;
; Average fan-out                             ; 3.68                               ;
+---------------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |img                                           ; 717 (66)          ; 206 (30)     ; 61952       ; 0            ; 0       ; 0         ; 21   ; 0            ; |img                                                                                                            ; work         ;
;    |COLOR:UU|                                  ; 151 (151)         ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|COLOR:UU                                                                                                   ; work         ;
;    |hfut:i_rom|                                ; 0 (0)             ; 2 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|hfut:i_rom                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)             ; 2 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|hfut:i_rom|altsyncram:altsyncram_component                                                                 ; work         ;
;          |altsyncram_v491:auto_generated|      ; 0 (0)             ; 2 (2)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated                                  ; work         ;
;    |main_entity:i_main_entity|                 ; 177 (14)          ; 106 (35)     ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity                                                                                  ; work         ;
;       |RAMvga640480:v1|                        ; 39 (39)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|RAMvga640480:v1                                                                  ; work         ;
;       |RAMvga640480:v2|                        ; 27 (27)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|RAMvga640480:v2                                                                  ; work         ;
;       |RAMvga640480:v3|                        ; 27 (27)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|RAMvga640480:v3                                                                  ; work         ;
;       |RAMvga640480:v4|                        ; 37 (37)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|RAMvga640480:v4                                                                  ; work         ;
;       |ram_test:r11|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r11                                                                     ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component                                     ; work         ;
;             |altsyncram_len1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component|altsyncram_len1:auto_generated      ; work         ;
;       |ram_test:r22|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r22                                                                     ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component                                     ; work         ;
;             |altsyncram_len1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component|altsyncram_len1:auto_generated      ; work         ;
;       |ram_test:r33|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r33                                                                     ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component                                     ; work         ;
;             |altsyncram_len1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component|altsyncram_len1:auto_generated      ; work         ;
;       |ram_test:r44|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r44                                                                     ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component                                     ; work         ;
;             |altsyncram_len1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component|altsyncram_len1:auto_generated      ; work         ;
;       |signal_generator:s1|                    ; 26 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s1                                                              ; work         ;
;          |fangbo:u3|                           ; 26 (26)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s1|fangbo:u3                                                    ; work         ;
;       |signal_generator:s2|                    ; 2 (0)             ; 2 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s2                                                              ; work         ;
;          |jieti:u4|                            ; 2 (2)             ; 2 (2)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s2|jieti:u4                                                     ; work         ;
;             |altsyncram:Mux0_rtl_0|            ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0                               ; work         ;
;                |altsyncram_t6v:auto_generated| ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0|altsyncram_t6v:auto_generated ; work         ;
;       |signal_generator:s3|                    ; 5 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s3                                                              ; work         ;
;          |sanjiao:u5|                          ; 5 (5)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|main_entity:i_main_entity|signal_generator:s3|sanjiao:u5                                                   ; work         ;
;    |mid:i_mid|                                 ; 216 (216)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|mid:i_mid                                                                                                  ; work         ;
;    |receiver:i_receiver|                       ; 65 (65)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|receiver:i_receiver                                                                                        ; work         ;
;    |vga640480:i_vga640480|                     ; 42 (42)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img|vga640480:i_vga640480                                                                                      ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM              ; 16384        ; 3            ; --           ; --           ; 49152 ; hfut.mif     ;
; main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component|altsyncram_len1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None         ;
; main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component|altsyncram_len1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None         ;
; main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component|altsyncram_len1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None         ;
; main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component|altsyncram_len1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None         ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0|altsyncram_t6v:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 18           ; --           ; --           ; 4608  ; img0.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; hs1$latch                                           ; Mux9                             ; yes                    ;
; vs1$latch                                           ; Mux9                             ; yes                    ;
; r1$latch                                            ; Mux9                             ; yes                    ;
; g1$latch                                            ; Mux9                             ; yes                    ;
; b1$latch                                            ; Mux9                             ; yes                    ;
; receiver:i_receiver|key_code[1]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[0]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[3]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[5]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[6]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[2]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[4]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; mid:i_mid|count_tempv[6]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[5]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[4]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[3]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[2]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[1]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[5]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[4]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[3]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[2]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[1]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[0]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[0]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[6]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[7]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[7]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_temph[8]                            ; mid:i_mid|process_2~0            ; yes                    ;
; mid:i_mid|count_tempv[8]                            ; mid:i_mid|process_2~0            ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                              ;
+------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[0..7]   ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[0..7] ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[0..7]     ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[0..7]   ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[0..7]    ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[0..7]  ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[0..7]     ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[0..7]   ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[0..7]    ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[0..7]  ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[0..7]   ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[0..7] ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s2|fangbo:u3|dout1[0..7]    ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s2|fangbo:u3|address[0..7]  ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s1|sanjiao:u5|dout3[0..7]   ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s1|sanjiao:u5|address[0..7] ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s1|jieti:u4|dout2[0..7]     ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s1|jieti:u4|address[0..7]   ; Lost fanout                                                                     ;
; main_entity:i_main_entity|RAMvga640480:v4|g                            ; Merged with main_entity:i_main_entity|RAMvga640480:v4|r                         ;
; main_entity:i_main_entity|RAMvga640480:v4|b                            ; Merged with main_entity:i_main_entity|RAMvga640480:v4|r                         ;
; main_entity:i_main_entity|RAMvga640480:v3|g                            ; Merged with main_entity:i_main_entity|RAMvga640480:v3|r                         ;
; main_entity:i_main_entity|RAMvga640480:v3|b                            ; Merged with main_entity:i_main_entity|RAMvga640480:v3|r                         ;
; main_entity:i_main_entity|RAMvga640480:v2|g                            ; Merged with main_entity:i_main_entity|RAMvga640480:v2|r                         ;
; main_entity:i_main_entity|RAMvga640480:v2|b                            ; Merged with main_entity:i_main_entity|RAMvga640480:v2|r                         ;
; main_entity:i_main_entity|RAMvga640480:v1|g                            ; Merged with main_entity:i_main_entity|RAMvga640480:v1|r                         ;
; main_entity:i_main_entity|RAMvga640480:v1|b                            ; Merged with main_entity:i_main_entity|RAMvga640480:v1|r                         ;
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|dout1[2..3]    ; Merged with main_entity:i_main_entity|signal_generator:s1|fangbo:u3|dout1[0]    ;
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|dout1[5]       ; Merged with main_entity:i_main_entity|signal_generator:s1|fangbo:u3|dout1[4]    ;
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|dout1[7]       ; Merged with main_entity:i_main_entity|signal_generator:s1|fangbo:u3|dout1[6]    ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|address[0..7]    ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|address[0..7]    ; Lost fanout                                                                     ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|address[0..7]    ; Lost fanout                                                                     ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[0]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[0]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[0]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[0]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[0]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[0]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hs                           ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hs                        ;
; main_entity:i_main_entity|RAMvga640480:v2|hs                           ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hs                        ;
; main_entity:i_main_entity|RAMvga640480:v3|hs                           ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hs                        ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[1]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[1]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[1]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[1]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[1]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[1]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[2]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[2]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[2]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[2]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[2]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[2]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[3]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[3]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[3]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[3]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[3]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[3]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[4]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[4]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[4]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[4]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[4]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[4]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[5]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[5]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[5]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[5]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[5]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[5]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[6]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[6]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[6]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[6]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[6]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[6]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[7]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[7]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[7]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[7]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[7]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[7]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[8]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[8]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[8]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[8]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[8]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[8]                   ;
; main_entity:i_main_entity|RAMvga640480:v1|hcnt[9]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[9]                   ;
; main_entity:i_main_entity|RAMvga640480:v2|hcnt[9]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[9]                   ;
; main_entity:i_main_entity|RAMvga640480:v3|hcnt[9]                      ; Merged with main_entity:i_main_entity|RAMvga640480:v4|hcnt[9]                   ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[0]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[0]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[0]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[0]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[0]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[0]      ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[1]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[1]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[1]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[1]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[1]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[1]      ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[2]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[2]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[2]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[2]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[2]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[2]      ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[3]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[3]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[3]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[3]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[3]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[3]      ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[4]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[4]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[4]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[4]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[4]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[4]      ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[5]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[5]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[5]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[5]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[5]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[5]      ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[6]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[6]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[6]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[6]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[6]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[6]      ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|dout4[7]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[7]      ;
; main_entity:i_main_entity|signal_generator:s2|sin2:u6|dout4[7]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[7]      ;
; main_entity:i_main_entity|signal_generator:s3|sin2:u6|dout4[7]         ; Merged with main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[7]      ;
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|address[0]     ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[0] ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|address[0]      ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[0] ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|address[0]       ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[0] ;
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|address[1]     ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[1] ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|address[1]      ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[1] ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|address[1]       ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[1] ;
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|address[2]     ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[2] ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|address[2]      ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[2] ;
; main_entity:i_main_entity|signal_generator:s1|sin2:u6|address[2]       ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[2] ;
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|address[3]     ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[3] ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|address[3]      ; Merged with main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[3] ;
; Total Number of Removed Registers = 294                                ;                                                                                 ;
+------------------------------------------------------------------------+---------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; main_entity:i_main_entity|signal_generator:s1|fangbo:u3|dout1[0] ; Stuck at GND              ; main_entity:i_main_entity|temp_data1[0], main_entity:i_main_entity|temp_data1[2], ;
;                                                                  ; due to stuck port data_in ; main_entity:i_main_entity|temp_data1[3]                                           ;
; main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[0]  ; Lost Fanouts              ; main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[0]                 ;
; main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[0]  ; Lost Fanouts              ; main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[0]                 ;
; main_entity:i_main_entity|signal_generator:s1|jieti:u4|dout2[0]  ; Lost Fanouts              ; main_entity:i_main_entity|signal_generator:s1|jieti:u4|address[0]                 ;
+------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 206   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 109   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                               ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                    ; Type ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|dout2[7]   ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|dout3[6] ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[0]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[1]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[2]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[3]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[4]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[5]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[6]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s4|sin2:u6|dout4[7]    ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|dout2[6]   ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|dout3[5] ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|dout2[5]   ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|dout3[4] ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|dout2[4]   ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|dout3[3] ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s2|jieti:u4|dout2[3]   ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
; main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|dout3[2] ; main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255 ; ROM  ;
+-------------------------------------------------------------------+-----------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |img|main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|address[7] ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |img|main_entity:i_main_entity|signal_generator:s3|sanjiao:u5|dout3[0]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |img|vga640480:i_vga640480|b                                             ;
; 128:1              ; 2 bits    ; 170 LEs       ; 4 LEs                ; 166 LEs                ; Yes        ; |img|changesignal[0]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |img|Mux8                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |img|COLOR:UU|GRBP[1]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |img|mid:i_mid|Add0                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |img|mid:i_mid|Add5                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |img|mid:i_mid|Mux11                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |img|mid:i_mid|Mux2                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component|altsyncram_len1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component|altsyncram_len1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component|altsyncram_len1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component|altsyncram_len1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0|altsyncram_t6v:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hfut:i_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 3                    ; Signed Integer              ;
; WIDTHAD_A                          ; 14                   ; Signed Integer              ;
; NUMWORDS_A                         ; 16384                ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; hfut.mif             ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_v491      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_len1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r22|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_len1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r33|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_len1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_entity:i_main_entity|ram_test:r44|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_len1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 18                   ; Untyped                                                           ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                           ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; img0.rtl.mif         ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_t6v       ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Mon Sep 09 14:28:09 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Info: Found 2 design units, including 1 entities, in source file RAMvga640480.vhd
    Info: Found design unit 1: RAMvga640480-ONE
    Info: Found entity 1: RAMvga640480
Info: Found 2 design units, including 1 entities, in source file ram_test.vhd
    Info: Found design unit 1: ram_test-SYN
    Info: Found entity 1: ram_test
Info: Found 2 design units, including 1 entities, in source file fangbo.vhd
    Info: Found design unit 1: fangbo-bhv
    Info: Found entity 1: fangbo
Info: Found 2 design units, including 1 entities, in source file jieti.vhd
    Info: Found design unit 1: jieti-bhv
    Info: Found entity 1: jieti
Info: Found 2 design units, including 1 entities, in source file main_entity.vhd
    Info: Found design unit 1: main_entity-behv
    Info: Found entity 1: main_entity
Info: Found 2 design units, including 1 entities, in source file sanjiao.vhd
    Info: Found design unit 1: sanjiao-bhv
    Info: Found entity 1: sanjiao
Info: Found 2 design units, including 1 entities, in source file signal_generator.vhd
    Info: Found design unit 1: signal_generator-test
    Info: Found entity 1: signal_generator
Info: Found 2 design units, including 1 entities, in source file sin2.vhd
    Info: Found design unit 1: sin2-bhv
    Info: Found entity 1: sin2
Info: Found 2 design units, including 1 entities, in source file xzq.vhd
    Info: Found design unit 1: xzq-bhv
    Info: Found entity 1: xzq
Info: Found 2 design units, including 1 entities, in source file hfut.vhd
    Info: Found design unit 1: hfut-SYN
    Info: Found entity 1: hfut
Info: Found 2 design units, including 1 entities, in source file COLOR.vhd
    Info: Found design unit 1: COLOR-behav
    Info: Found entity 1: COLOR
Info: Found 2 design units, including 1 entities, in source file IMG.vhd
    Info: Found design unit 1: img-modelstru
    Info: Found entity 1: img
Info: Found 2 design units, including 1 entities, in source file mid.vhd
    Info: Found design unit 1: mid-one
    Info: Found entity 1: mid
Info: Found 2 design units, including 1 entities, in source file receiver.vhd
    Info: Found design unit 1: receiver-behavioral
    Info: Found entity 1: receiver
Info: Found 2 design units, including 1 entities, in source file vga640480.vhd
    Info: Found design unit 1: vga640480-ONE
    Info: Found entity 1: vga640480
Info: Elaborating entity "IMG" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal "hs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal "vs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal "r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal "g" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(158): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal "hs0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal "vs0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal "r0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal "g0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(159): signal "b0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal "hs2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal "vs2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal "r2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal "g2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IMG.vhd(160): signal "b2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable "hs1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable "vs1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable "r1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable "g1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IMG.vhd(155): inferring latch(es) for signal or variable "b1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "b1" at IMG.vhd(155)
Info (10041): Inferred latch for "g1" at IMG.vhd(155)
Info (10041): Inferred latch for "r1" at IMG.vhd(155)
Info (10041): Inferred latch for "vs1" at IMG.vhd(155)
Info (10041): Inferred latch for "hs1" at IMG.vhd(155)
Info: Elaborating entity "vga640480" for hierarchy "vga640480:i_vga640480"
Info: Elaborating entity "hfut" for hierarchy "hfut:i_rom"
Info: Elaborating entity "altsyncram" for hierarchy "hfut:i_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "hfut:i_rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "hfut:i_rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "hfut.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16384"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "14"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v491.tdf
    Info: Found entity 1: altsyncram_v491
Info: Elaborating entity "altsyncram_v491" for hierarchy "hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info: Found entity 1: decode_37a
Info: Elaborating entity "decode_37a" for hierarchy "hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated|decode_37a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_llb.tdf
    Info: Found entity 1: mux_llb
Info: Elaborating entity "mux_llb" for hierarchy "hfut:i_rom|altsyncram:altsyncram_component|altsyncram_v491:auto_generated|mux_llb:mux2"
Info: Elaborating entity "COLOR" for hierarchy "COLOR:UU"
Warning (10492): VHDL Process Statement warning at COLOR.vhd(34): signal "GRBX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at COLOR.vhd(35): signal "GRBY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at COLOR.vhd(36): signal "GRBX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at COLOR.vhd(36): signal "GRBY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at COLOR.vhd(37): signal "GRBZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "mid" for hierarchy "mid:i_mid"
Warning (10492): VHDL Process Statement warning at mid.vhd(52): signal "fangda_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(53): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(53): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(54): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(54): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(56): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(56): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(57): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(57): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(60): signal "fangda_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(61): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(61): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(62): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(62): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(64): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(64): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(65): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(65): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(68): signal "fangda_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(69): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(69): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(70): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(70): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(72): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(72): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(73): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(73): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(76): signal "fangda_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(77): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(77): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(78): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(78): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(80): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(80): signal "count_temph" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(81): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(81): signal "count_tempv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(88): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(88): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(93): signal "xuanzhuanjiaodu" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(94): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(94): signal "wide" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(95): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(95): signal "long" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(96): signal "qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(101): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(101): signal "long" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(102): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(102): signal "wide" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(103): signal "qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mid.vhd(86): inferring latch(es) for signal or variable "count_temph", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at mid.vhd(86): inferring latch(es) for signal or variable "count_tempv", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "count_tempv[0]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[1]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[2]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[3]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[4]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[5]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[6]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[7]" at mid.vhd(86)
Info (10041): Inferred latch for "count_tempv[8]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[0]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[1]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[2]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[3]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[4]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[5]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[6]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[7]" at mid.vhd(86)
Info (10041): Inferred latch for "count_temph[8]" at mid.vhd(86)
Info: Elaborating entity "receiver" for hierarchy "receiver:i_receiver"
Warning (10492): VHDL Process Statement warning at receiver.vhd(75): signal "rec_shift_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at receiver.vhd(79): inferring latch(es) for signal or variable "key_code", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "key_code[0]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[1]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[2]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[3]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[4]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[5]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[6]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[7]" at receiver.vhd(79)
Info: Elaborating entity "main_entity" for hierarchy "main_entity:i_main_entity"
Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(86): object "vpos1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(87): object "vpos2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(88): object "vpos3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_entity.vhd(89): object "vpos4" assigned a value but never read
Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal "hs1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal "vs1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal "r1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal "g1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(120): signal "b1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal "hs2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal "vs2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal "r2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal "g2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(121): signal "b2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal "hs3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal "vs3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal "r3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal "g3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(122): signal "b3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal "hs4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal "vs4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal "r4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal "g4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at main_entity.vhd(123): signal "b4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "signal_generator" for hierarchy "main_entity:i_main_entity|signal_generator:s1"
Info: Elaborating entity "fangbo" for hierarchy "main_entity:i_main_entity|signal_generator:s1|fangbo:u3"
Info: Elaborating entity "jieti" for hierarchy "main_entity:i_main_entity|signal_generator:s1|jieti:u4"
Info: Elaborating entity "sanjiao" for hierarchy "main_entity:i_main_entity|signal_generator:s1|sanjiao:u5"
Info: Elaborating entity "sin2" for hierarchy "main_entity:i_main_entity|signal_generator:s1|sin2:u6"
Info: Elaborating entity "xzq" for hierarchy "main_entity:i_main_entity|signal_generator:s1|xzq:u7"
Info (10041): Inferred latch for "yout[0]" at xzq.vhd(12)
Info (10041): Inferred latch for "yout[1]" at xzq.vhd(12)
Info (10041): Inferred latch for "yout[2]" at xzq.vhd(12)
Info (10041): Inferred latch for "yout[3]" at xzq.vhd(12)
Info (10041): Inferred latch for "yout[4]" at xzq.vhd(12)
Info (10041): Inferred latch for "yout[5]" at xzq.vhd(12)
Info (10041): Inferred latch for "yout[6]" at xzq.vhd(12)
Info (10041): Inferred latch for "yout[7]" at xzq.vhd(12)
Info: Elaborating entity "ram_test" for hierarchy "main_entity:i_main_entity|ram_test:r11"
Info: Elaborating entity "altsyncram" for hierarchy "main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component"
Info: Instantiated megafunction "main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_len1.tdf
    Info: Found entity 1: altsyncram_len1
Info: Elaborating entity "altsyncram_len1" for hierarchy "main_entity:i_main_entity|ram_test:r11|altsyncram:altsyncram_component|altsyncram_len1:auto_generated"
Info: Elaborating entity "RAMvga640480" for hierarchy "main_entity:i_main_entity|RAMvga640480:v1"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer main_entity:i_main_entity|Mux1
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[0]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[2]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[3]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[5]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[6]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[7]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[0]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[2]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[3]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[5]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[6]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[7]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[0]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[2]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[3]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[5]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[6]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[7]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[0]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[2]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[3]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[5]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[6]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[7]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[0]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[2]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[3]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[5]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[6]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s4|xzq:u7|yout[7]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[2]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[3]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[5]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[6]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s3|xzq:u7|yout[7]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[0]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[2]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[3]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[5]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[6]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s2|xzq:u7|yout[7]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[1]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[4]" is permanently enabled
Warning: LATCH primitive "main_entity:i_main_entity|signal_generator:s1|xzq:u7|yout[6]" is permanently enabled
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "main_entity:i_main_entity|signal_generator:s2|jieti:u4|Mux0~255"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to img0.rtl.mif
Info: Elaborated megafunction instantiation "main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0"
Info: Instantiated megafunction "main_entity:i_main_entity|signal_generator:s2|jieti:u4|altsyncram:Mux0_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "img0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t6v.tdf
    Info: Found entity 1: altsyncram_t6v
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "mid:i_mid|count_tempv[0]" merged with LATCH primitive "mid:i_mid|count_temph[0]"
Warning: Latch hs1$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ms1[0]
Warning: Latch vs1$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ms1[0]
Warning: Latch r1$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ms1[0]
Warning: Latch g1$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ms1[0]
Warning: Latch b1$latch has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ms1[0]
Warning: Latch mid:i_mid|count_tempv[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[6]
Warning: Latch mid:i_mid|count_tempv[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[5]
Warning: Latch mid:i_mid|count_tempv[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[4]
Warning: Latch mid:i_mid|count_tempv[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[3]
Warning: Latch mid:i_mid|count_tempv[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[2]
Warning: Latch mid:i_mid|count_tempv[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[1]
Warning: Latch mid:i_mid|count_temph[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[5]
Warning: Latch mid:i_mid|count_temph[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[4]
Warning: Latch mid:i_mid|count_temph[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[3]
Warning: Latch mid:i_mid|count_temph[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[2]
Warning: Latch mid:i_mid|count_temph[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[1]
Warning: Latch mid:i_mid|count_temph[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[0]
Warning: Latch mid:i_mid|count_temph[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[6]
Warning: Latch mid:i_mid|count_temph[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[7]
Warning: Latch mid:i_mid|count_tempv[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[7]
Warning: Latch mid:i_mid|count_temph[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttxx[8]
Warning: Latch mid:i_mid|count_tempv[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ttyy[8]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "P1[0]" is stuck at GND
    Warning (13410): Pin "P1[1]" is stuck at GND
    Warning (13410): Pin "P1[2]" is stuck at VCC
    Warning (13410): Pin "P1[3]" is stuck at VCC
    Warning (13410): Pin "P1[4]" is stuck at GND
    Warning (13410): Pin "P1[5]" is stuck at VCC
    Warning (13410): Pin "P1[6]" is stuck at VCC
    Warning (13410): Pin "P1[7]" is stuck at VCC
Info: 168 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|dout3[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|sanjiao:u5|address[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|dout2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|jieti:u4|address[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|dout1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s4|fangbo:u3|address[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|dout2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|jieti:u4|address[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|dout1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s3|fangbo:u3|address[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|dout3[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[3]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[4]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[5]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[6]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|sanjiao:u5|address[7]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|fangbo:u3|dout1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|fangbo:u3|dout1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|fangbo:u3|dout1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "main_entity:i_main_entity|signal_generator:s2|fangbo:u3|dout1[3]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Implemented 843 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 13 output pins
    Info: Implemented 766 logic cells
    Info: Implemented 56 RAM segments
Warning: Ignored assignments for entity "vga" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity vga -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity vga -section_id "Root Region" is ignored
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 218 warnings
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Mon Sep 09 14:28:14 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


