<stg><name>FIR_filter.1</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n

]]></Node>
<StgValue><ssdm name="x_n_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %FIR_coe_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read_17

]]></Node>
<StgValue><ssdm name="FIR_coe_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:2 %FIR_coe_read_2 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_16

]]></Node>
<StgValue><ssdm name="FIR_coe_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:3 %FIR_coe_read_3 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %FIR_coe_read_15

]]></Node>
<StgValue><ssdm name="FIR_coe_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:4 %FIR_coe_read_4 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_14

]]></Node>
<StgValue><ssdm name="FIR_coe_read_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:5 %FIR_coe_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read

]]></Node>
<StgValue><ssdm name="FIR_coe_read_9"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %FIR_delays_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_27

]]></Node>
<StgValue><ssdm name="FIR_delays_read_18"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %FIR_delays_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_26

]]></Node>
<StgValue><ssdm name="FIR_delays_read_19"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %FIR_delays_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read_25

]]></Node>
<StgValue><ssdm name="FIR_delays_read_20"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %FIR_delays_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %FIR_delays_read

]]></Node>
<StgValue><ssdm name="FIR_delays_read_21"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:11 %FIR_delays_write_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_read, i16 0

]]></Node>
<StgValue><ssdm name="FIR_delays_write_assign"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="42" op_0_bw="32">
<![CDATA[
entry:12 %sext_ln40 = sext i32 %FIR_delays_write_assign

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="42" op_0_bw="10">
<![CDATA[
entry:13 %sext_ln45 = sext i10 %FIR_coe_read_9

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:14 %mul_ln45 = mul i42 %sext_ln40, i42 %sext_ln45

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="27" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %FIR_accu32 = partselect i27 @_ssdm_op_PartSelect.i27.i42.i32.i32, i42 %mul_ln45, i32 15, i32 41

]]></Node>
<StgValue><ssdm name="FIR_accu32"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="42" op_0_bw="42" op_1_bw="27" op_2_bw="15">
<![CDATA[
entry:16 %tmp = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i27.i15, i27 %FIR_accu32, i15 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="44" op_0_bw="42">
<![CDATA[
entry:17 %sext_ln45_26 = sext i42 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln45_26"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="44" op_0_bw="13">
<![CDATA[
entry:18 %sext_ln45_13 = sext i13 %FIR_coe_read_4

]]></Node>
<StgValue><ssdm name="sext_ln45_13"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="46" op_0_bw="14">
<![CDATA[
entry:19 %zext_ln45 = zext i14 %FIR_coe_read_3

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="45" op_0_bw="13">
<![CDATA[
entry:20 %sext_ln45_14 = sext i13 %FIR_coe_read_2

]]></Node>
<StgValue><ssdm name="sext_ln45_14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="44" op_0_bw="32">
<![CDATA[
entry:22 %sext_ln45_16 = sext i32 %FIR_delays_read_18

]]></Node>
<StgValue><ssdm name="sext_ln45_16"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:23 %mul_ln45_2 = mul i44 %sext_ln45_16, i44 %sext_ln45_13

]]></Node>
<StgValue><ssdm name="mul_ln45_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:24 %add_ln45 = add i44 %sext_ln45_26, i44 %mul_ln45_2

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="29" op_0_bw="29" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %tmp_24 = partselect i29 @_ssdm_op_PartSelect.i29.i44.i32.i32, i44 %add_ln45, i32 15, i32 43

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="44" op_0_bw="44" op_1_bw="29" op_2_bw="15">
<![CDATA[
entry:26 %tmp_25 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i29.i15, i29 %tmp_24, i15 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="47" op_0_bw="44">
<![CDATA[
entry:27 %sext_ln45_27 = sext i44 %tmp_25

]]></Node>
<StgValue><ssdm name="sext_ln45_27"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="46" op_0_bw="32">
<![CDATA[
entry:28 %sext_ln45_18 = sext i32 %FIR_delays_read_19

]]></Node>
<StgValue><ssdm name="sext_ln45_18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
entry:29 %mul_ln45_3 = mul i46 %sext_ln45_18, i46 %zext_ln45

]]></Node>
<StgValue><ssdm name="mul_ln45_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="47" op_0_bw="46">
<![CDATA[
entry:30 %sext_ln45_19 = sext i46 %mul_ln45_3

]]></Node>
<StgValue><ssdm name="sext_ln45_19"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:31 %add_ln45_5 = add i47 %sext_ln45_27, i47 %sext_ln45_19

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_5, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
entry:33 %and_ln45_4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_9, i15 0

]]></Node>
<StgValue><ssdm name="and_ln45_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="45" op_0_bw="32">
<![CDATA[
entry:34 %sext_ln45_20 = sext i32 %FIR_delays_read_20

]]></Node>
<StgValue><ssdm name="sext_ln45_20"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:35 %mul_ln45_4 = mul i45 %sext_ln45_20, i45 %sext_ln45_14

]]></Node>
<StgValue><ssdm name="mul_ln45_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="47" op_0_bw="45">
<![CDATA[
entry:36 %sext_ln45_21 = sext i45 %mul_ln45_4

]]></Node>
<StgValue><ssdm name="sext_ln45_21"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:37 %add_ln45_6 = add i47 %and_ln45_4, i47 %sext_ln45_21

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln45_6, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:10 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="42" op_0_bw="10">
<![CDATA[
entry:21 %sext_ln45_15 = sext i10 %FIR_coe_read_1

]]></Node>
<StgValue><ssdm name="sext_ln45_15"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
entry:39 %and_ln45_5 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_s, i15 0

]]></Node>
<StgValue><ssdm name="and_ln45_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="42" op_0_bw="32">
<![CDATA[
entry:40 %sext_ln45_22 = sext i32 %FIR_delays_read_21

]]></Node>
<StgValue><ssdm name="sext_ln45_22"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:41 %mul_ln45_5 = mul i42 %sext_ln45_22, i42 %sext_ln45_15

]]></Node>
<StgValue><ssdm name="mul_ln45_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="47" op_0_bw="42">
<![CDATA[
entry:42 %sext_ln45_23 = sext i42 %mul_ln45_5

]]></Node>
<StgValue><ssdm name="sext_ln45_23"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry:43 %add_ln45_7 = add i47 %and_ln45_5, i47 %sext_ln45_23

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %y = partselect i16 @_ssdm_op_PartSelect.i16.i47.i32.i32, i47 %add_ln45_7, i32 31, i32 46

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="144" op_0_bw="144" op_1_bw="16">
<![CDATA[
entry:45 %newret = insertvalue i144 <undef>, i16 %y

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="144" op_0_bw="144" op_1_bw="32">
<![CDATA[
entry:46 %newret2 = insertvalue i144 %newret, i32 %FIR_delays_read_20

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="144" op_0_bw="144" op_1_bw="32">
<![CDATA[
entry:47 %newret4 = insertvalue i144 %newret2, i32 %FIR_delays_read_19

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="144" op_0_bw="144" op_1_bw="32">
<![CDATA[
entry:48 %newret6 = insertvalue i144 %newret4, i32 %FIR_delays_read_18

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="144" op_0_bw="144" op_1_bw="32">
<![CDATA[
entry:49 %newret8 = insertvalue i144 %newret6, i32 %FIR_delays_write_assign

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="144">
<![CDATA[
entry:50 %ret_ln47 = ret i144 %newret8

]]></Node>
<StgValue><ssdm name="ret_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
