{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482241596009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482241596012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 14:46:35 2016 " "Processing started: Tue Dec 20 14:46:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482241596012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482241596012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rfDemo -c rfDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off rfDemo -c rfDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482241596012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1482241598656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavectrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wavectrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveCtrl-behave " "Found design unit 1: waveCtrl-behave" {  } { { "waveCtrl.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/waveCtrl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607499 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveCtrl " "Found entity 1: waveCtrl" {  } { { "waveCtrl.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/waveCtrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinewave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinewave-behave " "Found design unit 1: sinewave-behave" {  } { { "sinewave.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/sinewave.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607500 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinewave " "Found entity 1: sinewave" {  } { { "sinewave.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/sinewave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfdemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rfdemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rfDemo-behave " "Found design unit 1: rfDemo-behave" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607501 ""} { "Info" "ISGN_ENTITY_NAME" "1 rfDemo " "Found entity 1: rfDemo" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc-rtl " "Found design unit 1: soc-rtl" {  } { { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607505 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1 " "Found entity 1: soc_mm_interconnect_1" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_avalon_st_adapter_004 " "Found entity 1: soc_mm_interconnect_1_avalon_st_adapter_004" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_avalon_st_adapter_002 " "Found entity 1: soc_mm_interconnect_1_avalon_st_adapter_002" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_mm_interconnect_1_avalon_st_adapter" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607530 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_rsp_mux " "Found entity 1: soc_mm_interconnect_1_rsp_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_rsp_demux " "Found entity 1: soc_mm_interconnect_1_rsp_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_cmd_mux " "Found entity 1: soc_mm_interconnect_1_cmd_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_cmd_demux " "Found entity 1: soc_mm_interconnect_1_cmd_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607541 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607541 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607541 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607541 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607556 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_1_router_006.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_1_router_006.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_router_006_default_decode " "Found entity 1: soc_mm_interconnect_1_router_006_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607560 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_1_router_006 " "Found entity 2: soc_mm_interconnect_1_router_006" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_router_004_default_decode " "Found entity 1: soc_mm_interconnect_1_router_004_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607562 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_1_router_004 " "Found entity 2: soc_mm_interconnect_1_router_004" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_mm_interconnect_1_router_002_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607564 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_1_router_002 " "Found entity 2: soc_mm_interconnect_1_router_002" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_1_router_default_decode " "Found entity 1: soc_mm_interconnect_1_router_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607566 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_1_router " "Found entity 2: soc_mm_interconnect_1_router" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0 " "Found entity 1: soc_mm_interconnect_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux " "Found entity 1: soc_mm_interconnect_0_rsp_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux " "Found entity 1: soc_mm_interconnect_0_rsp_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux " "Found entity 1: soc_mm_interconnect_0_cmd_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux " "Found entity 1: soc_mm_interconnect_0_cmd_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_mm_interconnect_0_router_002_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607583 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_002 " "Found entity 2: soc_mm_interconnect_0_router_002" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482241607584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_default_decode " "Found entity 1: soc_mm_interconnect_0_router_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607584 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router " "Found entity 2: soc_mm_interconnect_0_router" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/recctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/recctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recCtrl-behave " "Found design unit 1: recCtrl-behave" {  } { { "soc/synthesis/submodules/recCtrl.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/recCtrl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607589 ""} { "Info" "ISGN_ENTITY_NAME" "1 recCtrl " "Found entity 1: recCtrl" {  } { { "soc/synthesis/submodules/recCtrl.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/recCtrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_hps_0 " "Found entity 1: soc_hps_0" {  } { { "soc/synthesis/submodules/soc_hps_0.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_hps_0_hps_io " "Found entity 1: soc_hps_0_hps_io" {  } { { "soc/synthesis/submodules/soc_hps_0_hps_io.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc/synthesis/submodules/hps_sdram.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_hps_0_hps_io_border " "Found entity 1: soc_hps_0_hps_io_border" {  } { { "soc/synthesis/submodules/soc_hps_0_hps_io_border.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_hps_0_fpga_interfaces " "Found entity 1: soc_hps_0_fpga_interfaces" {  } { { "soc/synthesis/submodules/soc_hps_0_fpga_interfaces.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/rfreceive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/rfreceive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFReceive-behave " "Found design unit 1: RFReceive-behave" {  } { { "soc/synthesis/submodules/RFReceive.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/RFReceive.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607660 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFReceive " "Found entity 1: RFReceive" {  } { { "soc/synthesis/submodules/RFReceive.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/RFReceive.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file soc/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/st_to_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/st_to_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "soc/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "soc/synthesis/submodules/write_burst_control.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "soc/synthesis/submodules/csr_block.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "soc/synthesis/submodules/response_block.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "soc/synthesis/submodules/read_signal_breakout.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "soc/synthesis/submodules/write_signal_breakout.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "soc/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241607688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rfDemo " "Elaborating entity \"rfDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482241607818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveCtrl waveCtrl:outputWave " "Elaborating entity \"waveCtrl\" for hierarchy \"waveCtrl:outputWave\"" {  } { { "rfDemo.vhd" "outputWave" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinewave waveCtrl:outputWave\|sinewave:sinewave_generate " "Elaborating entity \"sinewave\" for hierarchy \"waveCtrl:outputWave\|sinewave:sinewave_generate\"" {  } { { "waveCtrl.vhd" "sinewave_generate" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/waveCtrl.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc soc:u1 " "Elaborating entity \"soc\" for hierarchy \"soc:u1\"" {  } { { "rfDemo.vhd" "u1" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc:u1\|altera_avalon_dc_fifo:in_data_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc:u1\|altera_avalon_dc_fifo:in_data_fifo\"" {  } { { "soc/synthesis/soc.vhd" "in_data_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle soc:u1\|altera_avalon_dc_fifo:in_data_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"soc:u1\|altera_avalon_dc_fifo:in_data_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "soc/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc:u1\|altera_avalon_dc_fifo:in_data_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc:u1\|altera_avalon_dc_fifo:in_data_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher soc:u1\|dispatcher:in_dispatcher " "Elaborating entity \"dispatcher\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\"" {  } { { "soc/synthesis/soc.vhd" "in_dispatcher" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "soc/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "soc/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "soc/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "soc/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607886 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482241607887 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241607916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607918 ""}  } { { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482241607918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2j1 " "Found entity 1: altsyncram_p2j1" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241607981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241607981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2j1 soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated " "Elaborating entity \"altsyncram_p2j1\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block soc:u1\|dispatcher:in_dispatcher\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|csr_block:the_csr_block\"" {  } { { "soc/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241607997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block soc:u1\|dispatcher:in_dispatcher\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"soc:u1\|dispatcher:in_dispatcher\|response_block:the_response_block\"" {  } { { "soc/synthesis/submodules/dispatcher.v" "the_response_block" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master soc:u1\|write_master:in_write_master " "Elaborating entity \"write_master\" for hierarchy \"soc:u1\|write_master:in_write_master\"" {  } { { "soc/synthesis/soc.vhd" "in_write_master" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608003 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_master.v(752) " "Verilog HDL Case Statement information at write_master.v(752): all case item expressions in this case statement are onehot" {  } { { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 752 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482241608006 "|rfDemo|soc:u1|write_master:in_write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\"" {  } { { "soc/synthesis/submodules/write_master.v" "the_st_to_master_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo " "Elaborated megafunction instantiation \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\"" {  } { { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241608039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo " "Instantiated megafunction \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608041 ""}  } { { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482241608041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ka71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ka71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ka71 " "Found entity 1: scfifo_ka71" {  } { { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ka71 soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated " "Elaborating entity \"scfifo_ka71\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7271 " "Found entity 1: a_dpfifo_7271" {  } { { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7271 soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo " "Elaborating entity \"a_dpfifo_7271\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\"" {  } { { "db/scfifo_ka71.tdf" "dpfifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8k1 " "Found entity 1: altsyncram_p8k1" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8k1 soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram " "Elaborating entity \"altsyncram_p8k1\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\"" {  } { { "db/a_dpfifo_7271.tdf" "FIFOram" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_7271.tdf" "almost_full_comparer" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_7271.tdf" "three_comparison" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cntr_jgb:rd_ptr_msb " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cntr_jgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7271.tdf" "rd_ptr_msb" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/cntr_0h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cntr_0h7:usedw_counter " "Elaborating entity \"cntr_0h7\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cntr_0h7:usedw_counter\"" {  } { { "db/a_dpfifo_7271.tdf" "usedw_counter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/cntr_kgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cntr_kgb:wr_ptr " "Elaborating entity \"cntr_kgb\" for hierarchy \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|cntr_kgb:wr_ptr\"" {  } { { "db/a_dpfifo_7271.tdf" "wr_ptr" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ST_to_MM_Adapter soc:u1\|write_master:in_write_master\|ST_to_MM_Adapter:the_ST_to_MM_Adapter " "Elaborating entity \"ST_to_MM_Adapter\" for hierarchy \"soc:u1\|write_master:in_write_master\|ST_to_MM_Adapter:the_ST_to_MM_Adapter\"" {  } { { "soc/synthesis/submodules/write_master.v" "the_ST_to_MM_Adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_enable_generator soc:u1\|write_master:in_write_master\|byte_enable_generator:the_byte_enable_generator " "Elaborating entity \"byte_enable_generator\" for hierarchy \"soc:u1\|write_master:in_write_master\|byte_enable_generator:the_byte_enable_generator\"" {  } { { "soc/synthesis/submodules/write_master.v" "the_byte_enable_generator" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM soc:u1\|write_master:in_write_master\|byte_enable_generator:the_byte_enable_generator\|sixteen_bit_byteenable_FSM:the_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM\" for hierarchy \"soc:u1\|write_master:in_write_master\|byte_enable_generator:the_byte_enable_generator\|sixteen_bit_byteenable_FSM:the_sixteen_bit_byteenable_FSM\"" {  } { { "soc/synthesis/submodules/byte_enable_generator.v" "the_sixteen_bit_byteenable_FSM" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/byte_enable_generator.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_burst_control soc:u1\|write_master:in_write_master\|write_burst_control:the_write_burst_control " "Elaborating entity \"write_burst_control\" for hierarchy \"soc:u1\|write_master:in_write_master\|write_burst_control:the_write_burst_control\"" {  } { { "soc/synthesis/submodules/write_master.v" "the_write_burst_control" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608292 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "write_burst_control.v(260) " "Verilog HDL Case Statement information at write_burst_control.v(260): all case item expressions in this case statement are onehot" {  } { { "soc/synthesis/submodules/write_burst_control.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_burst_control.v" 260 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1482241608292 "|rfDemo|soc:u1|write_master:in_write_master|write_burst_control:the_write_burst_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFReceive soc:u1\|RFReceive:rfreceive_0 " "Elaborating entity \"RFReceive\" for hierarchy \"soc:u1\|RFReceive:rfreceive_0\"" {  } { { "soc/synthesis/soc.vhd" "rfreceive_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_hps_0 soc:u1\|soc_hps_0:hps_0 " "Elaborating entity \"soc_hps_0\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\"" {  } { { "soc/synthesis/soc.vhd" "hps_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_hps_0_fpga_interfaces soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_hps_0_fpga_interfaces\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc/synthesis/submodules/soc_hps_0.v" "fpga_interfaces" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_hps_0_hps_io soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io " "Elaborating entity \"soc_hps_0_hps_io\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\"" {  } { { "soc/synthesis/submodules/soc_hps_0.v" "hps_io" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_hps_0_hps_io_border soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border " "Elaborating entity \"soc_hps_0_hps_io_border\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\"" {  } { { "soc/synthesis/submodules/soc_hps_0_hps_io.v" "border" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc/synthesis/submodules/soc_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241608419 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482241608419 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608420 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1482241608425 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608427 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1482241608432 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608432 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1482241608432 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482241608432 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241608435 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241608435 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608437 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482241608440 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482241608440 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482241608440 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482241608440 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241608527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608528 ""}  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482241608528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241608564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241608564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608653 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608653 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608653 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608653 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608653 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608653 "|rfDemo|soc:u1|soc_hps_0:hps_0|soc_hps_0_hps_io:hps_io|soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recCtrl soc:u1\|recCtrl:recctrl_0 " "Elaborating entity \"recCtrl\" for hierarchy \"soc:u1\|recCtrl:recctrl_0\"" {  } { { "soc/synthesis/soc.vhd" "recctrl_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0 soc:u1\|soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_mm_interconnect_0\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc/synthesis/soc.vhd" "mm_interconnect_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:in_write_master_data_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:in_write_master_data_write_master_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "in_write_master_data_write_master_translator" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_translator" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:in_write_master_data_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:in_write_master_data_write_master_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "in_write_master_data_write_master_agent" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:qu_write_master_data_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:qu_write_master_data_write_master_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "qu_write_master_data_write_master_agent" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_agent" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router " "Elaborating entity \"soc_mm_interconnect_0_router\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "router" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_default_decode soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\|soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_default_decode\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router:router\|soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_002 soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_mm_interconnect_0_router_002\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "router_002" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_router_002_default_decode soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\|soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_router_002:router_002\|soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_demux soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_mm_interconnect_0_cmd_demux\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_cmd_mux soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_mm_interconnect_0_cmd_mux\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_demux soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_mm_interconnect_0_rsp_demux\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_rsp_mux soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_mm_interconnect_0_rsp_mux\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_cmd_width_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241608722 "|rfDemo|soc:u1|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_rsp_width_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc:u1\|soc_mm_interconnect_0:mm_interconnect_0\|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_mm_interconnect_1\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc/synthesis/soc.vhd" "mm_interconnect_1" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:in_dispatcher_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:in_dispatcher_csr_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_csr_translator" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:in_dispatcher_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:in_dispatcher_descriptor_slave_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_descriptor_slave_translator" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:recctrl_0_recctrlmm_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:recctrl_0_recctrlmm_translator\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "recctrl_0_recctrlmm_translator" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_csr_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_csr_agent" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_csr_agent_rsp_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_csr_agent_rsp_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_csr_agent_rdata_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_csr_agent_rdata_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_descriptor_slave_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_descriptor_slave_agent" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:in_dispatcher_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_descriptor_slave_agent_rsp_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_descriptor_slave_agent_rsp_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:in_dispatcher_descriptor_slave_agent_rdata_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_descriptor_slave_agent_rdata_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:recctrl_0_recctrlmm_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:recctrl_0_recctrlmm_agent\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "recctrl_0_recctrlmm_agent" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:recctrl_0_recctrlmm_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:recctrl_0_recctrlmm_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:recctrl_0_recctrlmm_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:recctrl_0_recctrlmm_agent_rsp_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "recctrl_0_recctrlmm_agent_rsp_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:recctrl_0_recctrlmm_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:recctrl_0_recctrlmm_agent_rdata_fifo\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "recctrl_0_recctrlmm_agent_rdata_fifo" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router:router " "Elaborating entity \"soc_mm_interconnect_1_router\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router:router\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "router" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router_default_decode soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router:router\|soc_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_1_router_default_decode\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router:router\|soc_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router_002 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_mm_interconnect_1_router_002\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_002:router_002\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "router_002" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router_002_default_decode soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_002:router_002\|soc_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_002:router_002\|soc_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router_004 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"soc_mm_interconnect_1_router_004\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_004:router_004\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "router_004" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router_004_default_decode soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_004:router_004\|soc_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_1_router_004_default_decode\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_004:router_004\|soc_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router_006 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_006:router_006 " "Elaborating entity \"soc_mm_interconnect_1_router_006\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_006:router_006\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "router_006" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_router_006_default_decode soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_006:router_006\|soc_mm_interconnect_1_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_mm_interconnect_1_router_006_default_decode\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_router_006:router_006\|soc_mm_interconnect_1_router_006_default_decode:the_default_decode\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" "the_default_decode" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_csr_burst_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608872 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_descriptor_slave_burst_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_descriptor_slave_burst_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608928 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:in_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:in_dispatcher_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "recctrl_0_recctrlmm_burst_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7)" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608979 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241608980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608981 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 21 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 23 to match size of target (21)" {  } { { "soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482241608981 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_cmd_demux soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_mm_interconnect_1_cmd_demux\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "cmd_demux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_cmd_mux soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_mm_interconnect_1_cmd_mux\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "cmd_mux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_rsp_demux soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_mm_interconnect_1_rsp_demux\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "rsp_demux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_rsp_mux soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_mm_interconnect_1_rsp_mux\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "rsp_mux" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_rsp_width_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_descriptor_slave_rsp_width_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609040 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482241609042 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482241609042 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:recctrl_0_recctrlmm_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:recctrl_0_recctrlmm_rsp_width_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "recctrl_0_recctrlmm_rsp_width_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241609052 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:recctrl_0_recctrlmm_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241609052 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:recctrl_0_recctrlmm_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241609052 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:recctrl_0_recctrlmm_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_cmd_width_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "in_dispatcher_descriptor_slave_cmd_width_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 2954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241609058 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241609058 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482241609058 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:in_dispatcher_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:recctrl_0_recctrlmm_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:recctrl_0_recctrlmm_cmd_width_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "recctrl_0_recctrlmm_cmd_width_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 3086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609064 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482241609067 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:recctrl_0_recctrlmm_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482241609067 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:recctrl_0_recctrlmm_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:recctrl_0_recctrlmm_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:recctrl_0_recctrlmm_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_avalon_st_adapter soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_avalon_st_adapter_002 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"soc_mm_interconnect_1_avalon_st_adapter_002\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "avalon_st_adapter_002" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\|soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\|soc_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_avalon_st_adapter_004 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"soc_mm_interconnect_1_avalon_st_adapter_004\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1.v" "avalon_st_adapter_004" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0 soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_004:avalon_st_adapter_004\|soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|soc_mm_interconnect_1_avalon_st_adapter_004:avalon_st_adapter_004\|soc_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/soc_mm_interconnect_1_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc:u1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc:u1\|altera_reset_controller:rst_controller\"" {  } { { "soc/synthesis/soc.vhd" "rst_controller" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241609090 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 552 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 584 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 616 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 648 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 680 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 712 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 744 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 776 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[24\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 808 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[25\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 840 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[26\] " "Synthesized away node \"soc:u1\|write_master:qu_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 872 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 770 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:qu_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[37\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[38\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[39\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[40\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[41\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[42\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[43\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[44\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[45\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[46\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[47\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[48\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[49\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[64\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[65\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[66\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[67\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[68\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[69\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[70\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[71\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[72\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[73\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[74\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[75\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[76\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[77\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[78\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[79\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[80\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[81\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[107\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[110\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 552 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 584 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 616 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 648 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 680 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 712 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 744 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 776 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[24\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 808 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[25\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 840 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[26\] " "Synthesized away node \"soc:u1\|write_master:in_write_master\|scfifo:the_st_to_master_fifo\|scfifo_ka71:auto_generated\|a_dpfifo_7271:dpfifo\|altsyncram_p8k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p8k1.tdf" 872 2 0 } } { "db/a_dpfifo_7271.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/a_dpfifo_7271.tdf" 47 2 0 } } { "db/scfifo_ka71.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/scfifo_ka71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "soc/synthesis/submodules/write_master.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/write_master.v" 587 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 634 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|write_master:in_write_master|scfifo:the_st_to_master_fifo|scfifo_ka71:auto_generated|a_dpfifo_7271:dpfifo|altsyncram_p8k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 831 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[34\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[35\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[36\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[37\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[38\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[39\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1326 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[40\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[41\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[42\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[43\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[44\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[45\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[46\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[47\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1590 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[48\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[49\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[52\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[53\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1788 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[54\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[55\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1854 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[56\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1887 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[57\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1920 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1986 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2019 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2052 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[64\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[65\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[66\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[67\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2250 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[68\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2283 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[69\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[70\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[71\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[72\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[73\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[74\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[75\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[76\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[77\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2580 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[78\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2613 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[79\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[80\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2679 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[81\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2712 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[82\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[83\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2778 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[84\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[85\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2844 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[86\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[87\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2910 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2943 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 2976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3273 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3306 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3339 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[107\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[110\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3735 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3801 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3834 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3867 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3900 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3933 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4032 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4065 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4098 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 4230 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241612406 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1482241612406 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1482241612406 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc:u1\|dispatcher:in_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 589 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241616392 "|rfDemo|soc:u1|dispatcher:in_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\] " "Synthesized away node \"soc:u1\|dispatcher:qu_dispatcher\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_p2j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_p2j1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_p2j1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc/synthesis/submodules/fifo_with_byteenables.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "soc/synthesis/submodules/descriptor_buffers.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "soc/synthesis/submodules/dispatcher.v" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/dispatcher.v" 292 0 0 } } { "soc/synthesis/soc.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/soc.vhd" 725 0 0 } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241616392 "|rfDemo|soc:u1|dispatcher:qu_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_p2j1:auto_generated|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1482241616392 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1482241616392 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc:u1\|altera_avalon_dc_fifo:in_data_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc:u1\|altera_avalon_dc_fifo:in_data_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1482241616541 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1482241616541 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1482241616541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241616566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482241616567 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482241616567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cfj1 " "Found entity 1: altsyncram_cfj1" {  } { { "db/altsyncram_cfj1.tdf" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/db/altsyncram_cfj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482241616605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482241616605 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1482241617530 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619624 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1482241619624 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TXEN VCC " "Pin \"TXEN\" is stuck at VCC" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482241619626 "|rfDemo|TXEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXEN VCC " "Pin \"RXEN\" is stuck at VCC" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482241619626 "|rfDemo|RXEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482241619626 "|rfDemo|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1482241619626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241619982 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1341 " "1341 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1482241621256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241621656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RF-Board_mirror/RF SendRec via Loop/HW/output_files/rfDemo.map.smsg " "Generated suppressed messages file D:/RF-Board_mirror/RF SendRec via Loop/HW/output_files/rfDemo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1482241622462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1482241795551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482241795551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5115 " "Implemented 5115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482241796282 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482241796282 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1482241796282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4180 " "Implemented 4180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482241796282 ""} { "Info" "ICUT_CUT_TM_RAMS" "186 " "Implemented 186 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1482241796282 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1482241796282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482241796282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 489 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 489 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1034 " "Peak virtual memory: 1034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482241796579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 14:49:56 2016 " "Processing ended: Tue Dec 20 14:49:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482241796579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:21 " "Elapsed time: 00:03:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482241796579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:32 " "Total CPU time (on all processors): 00:03:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482241796579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482241796579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482241801045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482241801049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 14:49:58 2016 " "Processing started: Tue Dec 20 14:49:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482241801049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1482241801049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rfDemo -c rfDemo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rfDemo -c rfDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1482241801049 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1482241801159 ""}
{ "Info" "0" "" "Project  = rfDemo" {  } {  } 0 0 "Project  = rfDemo" 0 0 "Fitter" 0 0 1482241801160 ""}
{ "Info" "0" "" "Revision = rfDemo" {  } {  } 0 0 "Revision = rfDemo" 0 0 "Fitter" 0 0 1482241801160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1482241801406 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rfDemo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"rfDemo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1482241801455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482241801498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482241801498 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1482241802073 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1482241802090 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1482241802248 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1482241802324 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 108 " "No exact pin location assignment(s) for 73 pins of 108 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1482241802758 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_oct_rzqin } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 513 9698 10655 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1482241802783 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1482241802783 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1482241821058 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G10 " "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1482241822163 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1482241822163 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2195 global CLKCTRL_G12 " "clk~inputCLKENA0 with 2195 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1482241822163 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RXCLK~inputCLKENA0 24 global CLKCTRL_G8 " "RXCLK~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1482241822163 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1482241822163 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482241822535 ""}
{ "Info" "ISTA_SDC_FOUND" "soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1482241827429 ""}
{ "Info" "ISTA_SDC_FOUND" "soc/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1482241827490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1482241827494 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1482241827903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1482241827921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1482241827922 ""}  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1482241827922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1482241827923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1482241827924 ""}  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1482241827924 ""}
{ "Info" "ISTA_SDC_FOUND" "soc/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'soc/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1482241827929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk " "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828022 "|rfDemo|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Node: soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[11\] soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[11\] is being clocked by soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828022 "|rfDemo|soc:u1|RFReceive:rfreceive_0|RXCLK_FIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Node: soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|recCtrl:recctrl_0\|en soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Register soc:u1\|recCtrl:recctrl_0\|en is being clocked by soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828023 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RXCLK " "Node: RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO RXCLK " "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO is being clocked by RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828023 "|rfDemo|RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[3\] " "Node: waveCtrl:outputWave\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|last_qu_bit waveCtrl:outputWave\|counter\[3\] " "Register waveCtrl:outputWave\|last_qu_bit is being clocked by waveCtrl:outputWave\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828023 "|rfDemo|waveCtrl:outputWave|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|clk_half " "Node: waveCtrl:outputWave\|clk_half was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|counter\[4\] waveCtrl:outputWave\|clk_half " "Register waveCtrl:outputWave\|counter\[4\] is being clocked by waveCtrl:outputWave\|clk_half" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828023 "|rfDemo|waveCtrl:outputWave|clk_half"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TXCLK " "Node: TXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|clk_half TXCLK " "Register waveCtrl:outputWave\|clk_half is being clocked by TXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828023 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828023 "|rfDemo|TXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[5\] " "Node: waveCtrl:outputWave\|counter\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataCoutner\[0\] waveCtrl:outputWave\|counter\[5\] " "Register dataCoutner\[0\] is being clocked by waveCtrl:outputWave\|counter\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241828024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482241828024 "|rfDemo|waveCtrl:outputWave|counter[5]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828028 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1482241828028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1482241828096 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1482241828097 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241828124 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1482241828124 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1482241828127 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482241828129 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1482241828129 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482241828285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482241828285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1482241828287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482241828294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482241828314 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1482241828328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1482241828328 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1482241828337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1482241828514 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1482241828523 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1482241828523 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482241829090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1482241834541 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1482241836521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482241839636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1482241841010 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1482241842281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482241842281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1482241847939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X45_Y46 X55_Y57 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57" {  } { { "loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57"} { { 12 { 0 ""} 45 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1482241854604 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1482241854604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482241856177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1482241856179 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1482241856179 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1482241856179 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.00 " "Total time spent on timing analysis during the Fitter is 3.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1482241860401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482241860802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482241863141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482241863259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482241865534 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482241878538 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1482241879107 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 454 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 458 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 462 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 464 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 465 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 466 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 467 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 470 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 485 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 486 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 487 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 488 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 489 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 490 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 491 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "rfDemo.vhd" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/rfDemo.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/RF-Board_mirror/RF SendRec via Loop/HW/" { { 0 { 0 ""} 0 492 9698 10655 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1482241879151 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1482241879151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RF-Board_mirror/RF SendRec via Loop/HW/output_files/rfDemo.fit.smsg " "Generated suppressed messages file D:/RF-Board_mirror/RF SendRec via Loop/HW/output_files/rfDemo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1482241879615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3141 " "Peak virtual memory: 3141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482241881485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 14:51:21 2016 " "Processing ended: Tue Dec 20 14:51:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482241881485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482241881485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482241881485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1482241881485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1482241884012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482241884016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 14:51:23 2016 " "Processing started: Tue Dec 20 14:51:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482241884016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1482241884016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rfDemo -c rfDemo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rfDemo -c rfDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1482241884016 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1482241894205 ""}
{ "Warning" "WPGMIO_ISW_UPDATE" "hps_isw_handoff/soc_hps_0/ " "The configuration of the Hard Processor Subsystem (HPS) within this design has changed.\nThe Preloader software that initializes the HPS requires an update.\nUsing hps_isw_handoff/soc_hps_0/, run the Preloader Support Package Generator to update your Preloader software" {  } {  } 0 11713 "The configuration of the Hard Processor Subsystem (HPS) within this design has changed.\nThe Preloader software that initializes the HPS requires an update.\nUsing %1!s!, run the Preloader Support Package Generator to update your Preloader software" 0 0 "Assembler" 0 -1 1482241898687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482241898954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 14:51:38 2016 " "Processing ended: Tue Dec 20 14:51:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482241898954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482241898954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482241898954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1482241898954 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1482241899653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1482241903056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482241903060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 14:51:40 2016 " "Processing started: Tue Dec 20 14:51:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482241903060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482241903060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rfDemo -c rfDemo " "Command: quartus_sta rfDemo -c rfDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482241903061 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1482241903176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1482241904549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1482241904596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1482241904596 ""}
{ "Info" "ISTA_SDC_FOUND" "soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1482241906507 ""}
{ "Info" "ISTA_SDC_FOUND" "soc/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1482241906568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1482241906573 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1482241906574 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241906902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1482241906951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1482241906979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1482241906980 ""}  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1482241906980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1482241906981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1482241906981 ""}  } { { "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/RF-Board_mirror/RF SendRec via Loop/HW/soc/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1482241906981 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1482241906984 ""}
{ "Info" "ISTA_SDC_FOUND" "soc/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'soc/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1482241906988 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk " "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907083 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907083 "|rfDemo|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Node: soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] is being clocked by soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907084 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907084 "|rfDemo|soc:u1|RFReceive:rfreceive_0|RXCLK_FIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RXCLK " "Node: RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO RXCLK " "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO is being clocked by RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907084 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907084 "|rfDemo|RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Node: soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|recCtrl:recctrl_0\|en soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Register soc:u1\|recCtrl:recctrl_0\|en is being clocked by soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907084 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907084 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[3\] " "Node: waveCtrl:outputWave\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|last_qu_bit waveCtrl:outputWave\|counter\[3\] " "Register waveCtrl:outputWave\|last_qu_bit is being clocked by waveCtrl:outputWave\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907084 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907084 "|rfDemo|waveCtrl:outputWave|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|clk_half " "Node: waveCtrl:outputWave\|clk_half was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|counter\[3\] waveCtrl:outputWave\|clk_half " "Register waveCtrl:outputWave\|counter\[3\] is being clocked by waveCtrl:outputWave\|clk_half" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907085 "|rfDemo|waveCtrl:outputWave|clk_half"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TXCLK " "Node: TXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|clk_half TXCLK " "Register waveCtrl:outputWave\|clk_half is being clocked by TXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907085 "|rfDemo|TXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[5\] " "Node: waveCtrl:outputWave\|counter\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataCoutner\[1\] waveCtrl:outputWave\|counter\[5\] " "Register dataCoutner\[1\] is being clocked by waveCtrl:outputWave\|counter\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241907085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241907085 "|rfDemo|waveCtrl:outputWave|counter[5]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907093 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1482241907093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907123 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241907124 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241907151 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241907151 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1482241907157 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1482241907183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241907224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241907231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241907236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241907243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241907248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241907248 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1482241907443 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241907805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909199 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909199 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909199 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909199 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909199 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909199 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909283 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241909283 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241909343 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1482241909343 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Quartus II" 0 0 1482241909344 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1482241909509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1482241909572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1482241914956 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk " "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915281 "|rfDemo|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Node: soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] is being clocked by soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915281 "|rfDemo|soc:u1|RFReceive:rfreceive_0|RXCLK_FIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RXCLK " "Node: RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO RXCLK " "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO is being clocked by RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915281 "|rfDemo|RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Node: soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|recCtrl:recctrl_0\|en soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Register soc:u1\|recCtrl:recctrl_0\|en is being clocked by soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915282 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[3\] " "Node: waveCtrl:outputWave\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|last_qu_bit waveCtrl:outputWave\|counter\[3\] " "Register waveCtrl:outputWave\|last_qu_bit is being clocked by waveCtrl:outputWave\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915282 "|rfDemo|waveCtrl:outputWave|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|clk_half " "Node: waveCtrl:outputWave\|clk_half was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|counter\[3\] waveCtrl:outputWave\|clk_half " "Register waveCtrl:outputWave\|counter\[3\] is being clocked by waveCtrl:outputWave\|clk_half" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915282 "|rfDemo|waveCtrl:outputWave|clk_half"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TXCLK " "Node: TXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|clk_half TXCLK " "Register waveCtrl:outputWave\|clk_half is being clocked by TXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915282 "|rfDemo|TXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[5\] " "Node: waveCtrl:outputWave\|counter\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataCoutner\[1\] waveCtrl:outputWave\|counter\[5\] " "Register dataCoutner\[1\] is being clocked by waveCtrl:outputWave\|counter\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241915282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241915282 "|rfDemo|waveCtrl:outputWave|counter[5]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915288 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1482241915288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915293 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241915293 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241915313 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241915313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241915381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241915410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241915438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241915467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241915496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241915496 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1482241915734 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241916051 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917185 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917185 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917308 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917308 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917372 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241917372 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241917451 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1482241917451 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Quartus II" 0 0 1482241917452 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1482241917661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1482241917905 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1482241922922 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk " "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923268 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923268 "|rfDemo|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Node: soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] is being clocked by soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923268 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923268 "|rfDemo|soc:u1|RFReceive:rfreceive_0|RXCLK_FIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RXCLK " "Node: RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO RXCLK " "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO is being clocked by RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923268 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923268 "|rfDemo|RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Node: soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|recCtrl:recctrl_0\|en soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Register soc:u1\|recCtrl:recctrl_0\|en is being clocked by soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923268 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923268 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[3\] " "Node: waveCtrl:outputWave\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|last_qu_bit waveCtrl:outputWave\|counter\[3\] " "Register waveCtrl:outputWave\|last_qu_bit is being clocked by waveCtrl:outputWave\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923268 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923268 "|rfDemo|waveCtrl:outputWave|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|clk_half " "Node: waveCtrl:outputWave\|clk_half was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|counter\[3\] waveCtrl:outputWave\|clk_half " "Register waveCtrl:outputWave\|counter\[3\] is being clocked by waveCtrl:outputWave\|clk_half" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923268 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923268 "|rfDemo|waveCtrl:outputWave|clk_half"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TXCLK " "Node: TXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|clk_half TXCLK " "Register waveCtrl:outputWave\|clk_half is being clocked by TXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923269 "|rfDemo|TXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[5\] " "Node: waveCtrl:outputWave\|counter\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataCoutner\[1\] waveCtrl:outputWave\|counter\[5\] " "Register dataCoutner\[1\] is being clocked by waveCtrl:outputWave\|counter\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241923269 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241923269 "|rfDemo|waveCtrl:outputWave|counter[5]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923276 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1482241923276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923280 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241923280 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241923302 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241923302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241923354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241923448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241923498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241923548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241923596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241923596 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1482241923942 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241924258 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925681 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925681 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925769 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925769 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241925855 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241925957 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1482241925957 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Quartus II" 0 0 1482241925957 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Quartus II" 0 0 1482241925957 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Quartus II" 0 0 1482241925957 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Quartus II" 0 0 1482241925957 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Quartus II" 0 0 1482241925958 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Quartus II" 0 0 1482241925958 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Quartus II" 0 0 1482241925958 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Quartus II" 0 0 1482241925958 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1482241926220 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk " "Register soc:u1\|soc_hps_0:hps_0\|soc_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927287 "|rfDemo|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Node: soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO " "Register soc:u1\|altera_avalon_dc_fifo:qu_data_fifo\|in_wr_ptr_gray\[3\] is being clocked by soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927288 "|rfDemo|soc:u1|RFReceive:rfreceive_0|RXCLK_FIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RXCLK " "Node: RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO RXCLK " "Register soc:u1\|RFReceive:rfreceive_0\|RXCLK_FIFO is being clocked by RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927288 "|rfDemo|RXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Node: soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc:u1\|recCtrl:recctrl_0\|en soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\] " "Register soc:u1\|recCtrl:recctrl_0\|en is being clocked by soc:u1\|soc_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|in_data_reg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927288 "|rfDemo|soc:u1|soc_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:recctrl_0_recctrlmm_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[3\] " "Node: waveCtrl:outputWave\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|last_qu_bit waveCtrl:outputWave\|counter\[3\] " "Register waveCtrl:outputWave\|last_qu_bit is being clocked by waveCtrl:outputWave\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927288 "|rfDemo|waveCtrl:outputWave|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|clk_half " "Node: waveCtrl:outputWave\|clk_half was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|counter\[3\] waveCtrl:outputWave\|clk_half " "Register waveCtrl:outputWave\|counter\[3\] is being clocked by waveCtrl:outputWave\|clk_half" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927288 "|rfDemo|waveCtrl:outputWave|clk_half"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TXCLK " "Node: TXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register waveCtrl:outputWave\|clk_half TXCLK " "Register waveCtrl:outputWave\|clk_half is being clocked by TXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927288 "|rfDemo|TXCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "waveCtrl:outputWave\|counter\[5\] " "Node: waveCtrl:outputWave\|counter\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataCoutner\[1\] waveCtrl:outputWave\|counter\[5\] " "Register dataCoutner\[1\] is being clocked by waveCtrl:outputWave\|counter\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1482241927289 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482241927289 "|rfDemo|waveCtrl:outputWave|counter[5]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927294 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1482241927294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927299 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241927299 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u1\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1482241927319 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1482241927319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241927393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241927465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241927538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241927613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc:u1\|soc_hps_0:hps_0\|soc_hps_0_hps_io:hps_io\|soc_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482241927685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482241927685 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1482241928190 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241928508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930048 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930048 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930154 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930154 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u1\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u1\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1482241930374 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u1\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Quartus II" 0 0 1482241930502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1482241933561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1482241933562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1533 " "Peak virtual memory: 1533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482241934578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 14:52:14 2016 " "Processing ended: Tue Dec 20 14:52:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482241934578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482241934578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482241934578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482241934578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482241938148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482241938151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 14:52:18 2016 " "Processing started: Tue Dec 20 14:52:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482241938151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482241938151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rfDemo -c rfDemo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rfDemo -c rfDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482241938151 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1482241941641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rfDemo.vho D:/RF-Board_mirror/RF SendRec via Loop/HW/simulation/modelsim/ simulation " "Generated file rfDemo.vho in folder \"D:/RF-Board_mirror/RF SendRec via Loop/HW/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1482241942726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482241942977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 14:52:22 2016 " "Processing ended: Tue Dec 20 14:52:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482241942977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482241942977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482241942977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482241942977 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 546 s " "Quartus II Full Compilation was successful. 0 errors, 546 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482241944011 ""}
