{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584880694057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584880694067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 13:38:13 2020 " "Processing started: Sun Mar 22 13:38:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584880694067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1584880694067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1584880694067 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1584880694343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1584880696130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1584880696130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880696186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880696186 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1584880697375 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1584880697375 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1584880697502 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1584880697503 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/digital_system_design/task6/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/digital_system_design/task6/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1584880697520 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/digital_system_design/task6/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc " "Reading SDC File: 'c:/digital_system_design/task6/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1584880697544 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880697621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880697621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880697621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880697621 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584880697621 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1584880697711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880697933 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1584880697937 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880697937 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1584880697938 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1584880697969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.132 " "Worst-case setup slack is 9.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.132               0.000 sopc_clk  " "    9.132               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880698515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 sopc_clk  " "    0.206               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880698632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.826 " "Worst-case recovery slack is 13.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.826               0.000 sopc_clk  " "   13.826               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.772               0.000 altera_reserved_tck  " "   47.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880698668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 sopc_clk  " "    0.281               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 altera_reserved_tck  " "    0.866               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880698702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.895 " "Worst-case minimum pulse width slack is 8.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.895               0.000 sopc_clk  " "    8.895               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.858               0.000 altera_reserved_tck  " "   48.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880698716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880698716 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.329 ns " "Worst Case Available Settling Time: 18.329 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880698781 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880698781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.132 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.132" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880698903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.132  " "Path #1: Setup slack is 9.132 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1 " "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.247      7.247  R        clock network delay " "     7.247      7.247  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.247      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "     7.247      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.247      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q " "     7.247      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.847      1.600 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad " "     8.847      1.600 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.270      0.423 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout " "     9.270      0.423 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.861      1.591 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad " "    10.861      1.591 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.212      0.351 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout " "    11.212      0.351 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.737      0.525 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|datad " "    11.737      0.525 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.159      0.422 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|combout " "    12.159      0.422 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.046      0.887 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|datad " "    13.046      0.887 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.347      0.301 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|combout " "    13.347      0.301 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.787      0.440 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|datac " "    13.787      0.440 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.184      0.397 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|combout " "    14.184      0.397 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.495      1.311 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|dataf " "    15.495      1.311 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.579      0.084 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|combout " "    15.579      0.084 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.810      0.231 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|dataf " "    15.810      0.231 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.662      0.852 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|cout " "    16.662      0.852 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.662      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cin " "    16.662      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704      0.042 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cout " "    16.704      0.042 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cin " "    16.704      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704      0.000 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cout " "    16.704      0.000 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|cin " "    16.704      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.019      0.315 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|sumout " "    17.019      0.315 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.230      0.211 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|datab " "    17.230      0.211 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.723      0.493 RR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|combout " "    17.723      0.493 RR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.723      0.000 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1\|d " "    17.723      0.000 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.940      0.217 RR  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1 " "    17.940      0.217 RR  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.049      6.049  R        clock network delay " "    26.049      6.049  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.172      1.123           clock pessimism removed " "    27.172      1.123           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.072     -0.100           clock uncertainty " "    27.072     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.072      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1 " "    27.072      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.940 " "Data Arrival Time  :    17.940" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.072 " "Data Required Time :    27.072" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.132  " "Slack              :     9.132 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880698903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880698912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880698912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880698922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.122  " "Path #1: Hold slack is 0.122 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.195      2.195  R        clock network delay " "     2.195      2.195  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.195      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "     2.195      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.195      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q " "     2.195      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.392      0.197 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf " "     2.392      0.197 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.437      0.045 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout " "     2.437      0.045 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.437      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d " "     2.437      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.494      0.057 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     2.494      0.057 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.532      2.532  R        clock network delay " "     2.532      2.532  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372     -0.160           clock pessimism removed " "     2.372     -0.160           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.000           clock uncertainty " "     2.372      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     2.372      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.494 " "Data Arrival Time  :     2.494" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.372 " "Data Required Time :     2.372" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.122  " "Slack              :     0.122 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880698923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880698923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.206 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.206" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.206  " "Path #1: Hold slack is 0.206 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.047      6.047  R        clock network delay " "     6.047      6.047  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.047      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     6.047      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.047      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     6.047      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.887      0.840 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     6.887      0.840 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.424      0.537 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.424      0.537 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.323      8.323  R        clock network delay " "     8.323      8.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218     -1.105           clock pessimism removed " "     7.218     -1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.000           clock uncertainty " "     7.218      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.218      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.424 " "Data Arrival Time  :     7.424" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.218 " "Data Required Time :     7.218" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.206  " "Slack              :     0.206 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699042 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.826 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.826" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699070 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699070 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699070 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.826  " "Path #1: Recovery slack is 13.826 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.265      7.265  R        clock network delay " "     7.265      7.265  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.265      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.265      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.265      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.265      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.977      0.712 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac " "     7.977      0.712 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.385      0.408 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.385      0.408 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.385      4.000 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn " "    12.385      4.000 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.853      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "    12.853      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.023      6.023  R        clock network delay " "    26.023      6.023  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.779      0.756           clock pessimism removed " "    26.779      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.679     -0.100           clock uncertainty " "    26.679     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.679      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "    26.679      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.853 " "Data Arrival Time  :    12.853" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.679 " "Data Required Time :    26.679" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.826  " "Slack              :    13.826 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699071 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699071 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.772 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.772" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699076 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699076 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.772  " "Path #1: Recovery slack is 47.772 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      1.995  R        clock network delay " "     1.995      1.995  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.995      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.995      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.026      2.031 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     4.026      2.031 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      0.476 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.502      0.476 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.541      2.541  F        clock network delay " "    52.541      2.541  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.584      0.043           clock pessimism removed " "    52.584      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.274     -0.310           clock uncertainty " "    52.274     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.274      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.274      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.502 " "Data Arrival Time  :     4.502" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.274 " "Data Required Time :    52.274" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.772  " "Slack              :    47.772 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699077 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.281 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.281" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.281  " "Path #1: Removal slack is 0.281 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      6.056  R        clock network delay " "     6.056      6.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     6.056      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.056      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     6.056      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.522      1.466 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn " "     7.522      1.466 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.002      0.480 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     8.002      0.480 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.477      8.477  R        clock network delay " "     8.477      8.477  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.721     -0.756           clock pessimism removed " "     7.721     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.721      0.000           clock uncertainty " "     7.721      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.721      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     7.721      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.002 " "Data Arrival Time  :     8.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.721 " "Data Required Time :     7.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.281  " "Slack              :     0.281 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699102 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.866 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.866" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699106 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.866  " "Path #1: Removal slack is 0.866 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      1.942  R        clock network delay " "     1.942      1.942  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "     1.942      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q " "     1.942      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.540      0.598 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn " "     2.540      0.598 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.429 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     2.969      0.429 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.146      2.146  R        clock network delay " "     2.146      2.146  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.103     -0.043           clock pessimism removed " "     2.103     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.103      0.000           clock uncertainty " "     2.103      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.103      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     2.103      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.969 " "Data Arrival Time  :     2.969" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.103 " "Data Required Time :     2.103" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.866  " "Slack              :     0.866 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880699106 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880699106 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1584880699109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1584880699177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1584880708208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880708743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880708743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880708743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880708743 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584880708743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880708970 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1584880708973 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880708973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.227 " "Worst-case setup slack is 9.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.227               0.000 sopc_clk  " "    9.227               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880709300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 altera_reserved_tck  " "    0.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 sopc_clk  " "    0.156               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880709427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.067 " "Worst-case recovery slack is 14.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.067               0.000 sopc_clk  " "   14.067               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.869               0.000 altera_reserved_tck  " "   47.869               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880709461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.251 " "Worst-case removal slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 sopc_clk  " "    0.251               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 altera_reserved_tck  " "    0.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880709498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.925 " "Worst-case minimum pulse width slack is 8.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.925               0.000 sopc_clk  " "    8.925               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.847               0.000 altera_reserved_tck  " "   48.847               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880709511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880709511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.374 ns " "Worst Case Available Settling Time: 18.374 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880709573 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.227 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.227" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709689 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709689 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.227  " "Path #1: Setup slack is 9.227 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1 " "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.214      7.214  R        clock network delay " "     7.214      7.214  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.214      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "     7.214      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.214      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q " "     7.214      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.734      1.520 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad " "     8.734      1.520 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.199      0.465 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout " "     9.199      0.465 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.701      1.502 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad " "    10.701      1.502 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.075      0.374 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout " "    11.075      0.374 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.571      0.496 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|datad " "    11.571      0.496 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.033      0.462 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|combout " "    12.033      0.462 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[16\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.866      0.833 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|datad " "    12.866      0.833 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.151      0.285 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|combout " "    13.151      0.285 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.538      0.387 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|datac " "    13.538      0.387 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.971      0.433 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|combout " "    13.971      0.433 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.206      1.235 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|dataf " "    15.206      1.235 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.298      0.092 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|combout " "    15.298      0.092 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_cnt\|q\[0\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.511      0.213 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|dataf " "    15.511      0.213 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.453      0.942 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|cout " "    16.453      0.942 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.453      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cin " "    16.453      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.499      0.046 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cout " "    16.499      0.046 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.499      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cin " "    16.499      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.499      0.000 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cout " "    16.499      0.000 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.499      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|cin " "    16.499      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.847      0.348 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|sumout " "    16.847      0.348 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|add_sub3\|auto_generated\|op_1~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.051      0.204 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|datab " "    17.051      0.204 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.590      0.539 RR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|combout " "    17.590      0.539 RR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|trailing_zeros_limit_comparator\|auto_generated\|op_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.590      0.000 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1\|d " "    17.590      0.000 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.812      0.222 RR  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1 " "    17.812      0.222 RR  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.100      6.100  R        clock network delay " "    26.100      6.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.139      1.039           clock pessimism removed " "    27.139      1.039           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.039     -0.100           clock uncertainty " "    27.039     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.039      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1 " "    27.039      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|sticky_bit_dffe1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.812 " "Data Arrival Time  :    17.812" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.039 " "Data Required Time :    27.039" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.227  " "Slack              :     9.227 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709701 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709701 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709702 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.109 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.109" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709712 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.109  " "Path #1: Hold slack is 0.109 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      2.125  R        clock network delay " "     2.125      2.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "     2.125      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q " "     2.125      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.175 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf " "     2.300      0.175 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.348      0.048 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout " "     2.348      0.048 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.348      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d " "     2.348      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.407      0.059 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     2.407      0.059 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.444      2.444  R        clock network delay " "     2.444      2.444  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298     -0.146           clock pessimism removed " "     2.298     -0.146           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298      0.000           clock uncertainty " "     2.298      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     2.298      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.407 " "Data Arrival Time  :     2.407" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.298 " "Data Required Time :     2.298" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.109  " "Slack              :     0.109 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709713 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.156 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.156" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.156  " "Path #1: Hold slack is 0.156 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.093      6.093  R        clock network delay " "     6.093      6.093  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.093      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     6.093      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.093      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     6.093      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.899      0.806 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     6.899      0.806 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.452      0.553 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.452      0.553 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.316      8.316  R        clock network delay " "     8.316      8.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296     -1.020           clock pessimism removed " "     7.296     -1.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296      0.000           clock uncertainty " "     7.296      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.296      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.452 " "Data Arrival Time  :     7.452" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.296 " "Data Required Time :     7.296" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.156  " "Slack              :     0.156 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.067 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.067  " "Path #1: Recovery slack is 14.067 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      7.237  R        clock network delay " "     7.237      7.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.237      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.237      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.902      0.665 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac " "     7.902      0.665 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.348      0.446 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.348      0.446 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.129      3.781 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn " "    12.129      3.781 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.588      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "    12.588      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.082      6.082  R        clock network delay " "    26.082      6.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.755      0.673           clock pessimism removed " "    26.755      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.655     -0.100           clock uncertainty " "    26.655     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.655      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "    26.655      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.588 " "Data Arrival Time  :    12.588" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.655 " "Data Required Time :    26.655" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.067  " "Slack              :    14.067 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.869 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.869" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.869  " "Path #1: Recovery slack is 47.869 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      1.942  R        clock network delay " "     1.942      1.942  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.942      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.942      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.873      1.931 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.873      1.931 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.340      0.467 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.340      0.467 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.479      2.479  F        clock network delay " "    52.479      2.479  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.519      0.040           clock pessimism removed " "    52.519      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.209     -0.310           clock uncertainty " "    52.209     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.209      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.209      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.340 " "Data Arrival Time  :     4.340" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.209 " "Data Required Time :    52.209" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.869  " "Slack              :    47.869 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.251 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.251" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709887 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.251  " "Path #1: Removal slack is 0.251 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.104      6.104  R        clock network delay " "     6.104      6.104  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.104      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     6.104      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.104      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     6.104      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.545      1.441 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn " "     7.545      1.441 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.041      0.496 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     8.041      0.496 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.463      8.463  R        clock network delay " "     8.463      8.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.790     -0.673           clock pessimism removed " "     7.790     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.790      0.000           clock uncertainty " "     7.790      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.790      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     7.790      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.041 " "Data Arrival Time  :     8.041" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.790 " "Data Required Time :     7.790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.251  " "Slack              :     0.251 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709888 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.799 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.799" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709892 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.799  " "Path #1: Removal slack is 0.799 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      1.928  R        clock network delay " "     1.928      1.928  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.928      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.928      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.928      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.525      0.597 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     2.525      0.597 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.931      0.406 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.931      0.406 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      2.172  R        clock network delay " "     2.172      2.172  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.132     -0.040           clock pessimism removed " "     2.132     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.132      0.000           clock uncertainty " "     2.132      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.132      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.132      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.931 " "Data Arrival Time  :     2.931" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.132 " "Data Required Time :     2.132" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.799  " "Slack              :     0.799 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880709892 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880709892 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1584880709895 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1584880710248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1584880719095 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880719631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880719631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880719631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880719631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584880719631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880719855 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1584880719858 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880719858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.424 " "Worst-case setup slack is 13.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880719976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880719976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.424               0.000 sopc_clk  " "   13.424               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880719976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880719976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880719976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 altera_reserved_tck  " "    0.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 sopc_clk  " "    0.126               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880720091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.830 " "Worst-case recovery slack is 15.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.830               0.000 sopc_clk  " "   15.830               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.957               0.000 altera_reserved_tck  " "   48.957               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880720123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.233 " "Worst-case removal slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 sopc_clk  " "    0.233               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 altera_reserved_tck  " "    0.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880720152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.499 " "Worst-case minimum pulse width slack is 8.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.499               0.000 sopc_clk  " "    8.499               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769               0.000 altera_reserved_tck  " "   48.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880720166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880720166 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.943 ns " "Worst Case Available Settling Time: 18.943 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880720218 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720218 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.424 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.424" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720345 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.424  " "Path #1: Setup slack is 13.424 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\] " "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      3.961  R        clock network delay " "     3.961      3.961  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "     3.961      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.961      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q " "     3.961      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.056      1.095 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad " "     5.056      1.095 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.267      0.211 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout " "     5.267      0.211 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.401      1.134 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad " "     6.401      1.134 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.561      0.160 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout " "     6.561      0.160 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.867      0.306 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|datac " "     6.867      0.306 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.078      0.211 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|combout " "     7.078      0.211 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.883      0.805 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|dataa " "     7.883      0.805 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.104      0.221 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|combout " "     8.104      0.221 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.929      0.825 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|dataa " "     8.929      0.825 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.150      0.221 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|combout " "     9.150      0.221 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.856      0.706 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|datab " "     9.856      0.706 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.065      0.209 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|combout " "    10.065      0.209 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.065      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]\|d " "    10.065      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.194      0.129 FF  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\] " "    10.194      0.129 FF  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.321      3.321  R        clock network delay " "    23.321      3.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.718      0.397           clock pessimism removed " "    23.718      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.618     -0.100           clock uncertainty " "    23.618     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.618      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\] " "    23.618      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.194 " "Data Arrival Time  :    10.194" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.618 " "Data Required Time :    23.618" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.424  " "Slack              :    13.424 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720346 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720354 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720354 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720364 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.024  " "Path #1: Hold slack is 0.024 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091  R        clock network delay " "     1.091      1.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "     1.091      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q " "     1.091      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.115 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf " "     1.206      0.115 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      0.025 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout " "     1.231      0.025 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d " "     1.231      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.257      0.026 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     1.257      0.026 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.316      1.316  R        clock network delay " "     1.316      1.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233     -0.083           clock pessimism removed " "     1.233     -0.083           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233      0.000           clock uncertainty " "     1.233      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     1.233      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.257 " "Data Arrival Time  :     1.257" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.233 " "Data Required Time :     1.233" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.024  " "Slack              :     0.024 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720364 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720474 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720474 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.126  " "Path #1: Hold slack is 0.126 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      3.332  R        clock network delay " "     3.332      3.332  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     3.332      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     3.332      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.489 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     3.821      0.489 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.091      0.270 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     4.091      0.270 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      4.547  R        clock network delay " "     4.547      4.547  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965     -0.582           clock pessimism removed " "     3.965     -0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.000           clock uncertainty " "     3.965      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     3.965      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.091 " "Data Arrival Time  :     4.091" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.965 " "Data Required Time :     3.965" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.126  " "Slack              :     0.126 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720475 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.830 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.830" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.830  " "Path #1: Recovery slack is 15.830 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.968      3.968  R        clock network delay " "     3.968      3.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.968      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.968      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.968      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.968      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.421      0.453 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac " "     4.421      0.453 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.612      0.191 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.612      0.191 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.559      2.947 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn " "     7.559      2.947 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.790      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "     7.790      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.323      3.323  R        clock network delay " "    23.323      3.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.720      0.397           clock pessimism removed " "    23.720      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.620     -0.100           clock uncertainty " "    23.620     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.620      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "    23.620      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.790 " "Data Arrival Time  :     7.790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.620 " "Data Required Time :    23.620" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.830  " "Slack              :    15.830 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720506 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720506 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.957 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.957" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.957  " "Path #1: Recovery slack is 48.957 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.977      0.977  R        clock network delay " "     0.977      0.977  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.977      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.977      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.977      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.977      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.368      1.391 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.368      1.391 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.601      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.601      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.850      1.850  F        clock network delay " "    51.850      1.850  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.868      0.018           clock pessimism removed " "    51.868      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.558     -0.310           clock uncertainty " "    51.558     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.558      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.558      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.601 " "Data Arrival Time  :     2.601" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.558 " "Data Required Time :    51.558" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.957  " "Slack              :    48.957 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.233 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.233" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720537 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720537 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.233  " "Path #1: Removal slack is 0.233 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      3.337  R        clock network delay " "     3.337      3.337  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     3.337      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     3.337      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.213      0.876 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn " "     4.213      0.876 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      0.250 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     4.463      0.250 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.627      4.627  R        clock network delay " "     4.627      4.627  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.230     -0.397           clock pessimism removed " "     4.230     -0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.230      0.000           clock uncertainty " "     4.230      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.230      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     4.230      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.463 " "Data Arrival Time  :     4.463" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.230 " "Data Required Time :     4.230" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.233  " "Slack              :     0.233 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.437 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.437" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720543 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.437  " "Path #1: Removal slack is 0.437 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.956      0.956  R        clock network delay " "     0.956      0.956  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.956      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     0.956      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.956      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     0.956      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.384 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.340      0.384 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.573      0.233 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.573      0.233 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      1.154  R        clock network delay " "     1.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136     -0.018           clock pessimism removed " "     1.136     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      0.000           clock uncertainty " "     1.136      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.136      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.573 " "Data Arrival Time  :     1.573" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.136 " "Data Required Time :     1.136" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.437  " "Slack              :     0.437 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880720543 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880720543 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1584880720545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880721118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880721118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880721118 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1584880721118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1584880721118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721350 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1584880721353 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.088 " "Worst-case setup slack is 14.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.088               0.000 sopc_clk  " "   14.088               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880721483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 altera_reserved_tck  " "    0.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 sopc_clk  " "    0.087               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880721589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.324 " "Worst-case recovery slack is 16.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.324               0.000 sopc_clk  " "   16.324               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.181               0.000 altera_reserved_tck  " "   49.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880721626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.183 " "Worst-case removal slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 sopc_clk  " "    0.183               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 altera_reserved_tck  " "    0.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880721655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.451 " "Worst-case minimum pulse width slack is 8.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.451               0.000 sopc_clk  " "    8.451               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.760               0.000 altera_reserved_tck  " "   48.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1584880721669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1584880721669 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.039 ns " "Worst Case Available Settling Time: 19.039 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1584880721722 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.088 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.088" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.088  " "Path #1: Setup slack is 14.088 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\] " "To Node      : first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      3.837  R        clock network delay " "     3.837      3.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\] " "     3.837      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_ci_multi_src1\[20\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q " "     3.837      0.000 RR  CELL  inst\|cpu\|cpu\|A_ci_multi_src1\[20\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.819      0.982 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad " "     4.819      0.982 RR    IC  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.028      0.209 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout " "     5.028      0.209 RF  CELL  inst\|fp32mult_0\|fpmult_altfp_mult_fkn_component\|dataa_man_not_zero\[22\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.008      0.980 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad " "     6.008      0.980 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.157      0.149 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout " "     6.157      0.149 FR  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|input_dataa_denormal_w\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.429      0.272 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|datac " "     6.429      0.272 RR    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.636      0.207 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|combout " "     6.636      0.207 RF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|man_smaller_dffe13_wo\[8\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.324      0.688 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|dataa " "     7.324      0.688 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.545      0.221 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|combout " "     7.545      0.221 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|smux_w\[35\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.248      0.703 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|dataa " "     8.248      0.703 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.468      0.220 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|combout " "     8.468      0.220 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|rbarrel_shift\|result\[9\]~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.077      0.609 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|datab " "     9.077      0.609 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.285      0.208 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|combout " "     9.285      0.208 FF  CELL  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1_wi\[9\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.285      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]\|d " "     9.285      0.000 FF    IC  inst\|fp32add_0\|b2v_inst\|fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.410      0.125 FF  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\] " "     9.410      0.125 FF  CELL  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.229      3.229  R        clock network delay " "    23.229      3.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.598      0.369           clock pessimism removed " "    23.598      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.498     -0.100           clock uncertainty " "    23.498     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.498      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\] " "    23.498      0.000     uTsu  first_nios2_system:inst\|FPADD:fp32add_0\|fp_add:b2v_inst\|fp_add_altfp_add_sub_nti:fp_add_altfp_add_sub_nti_component\|dataa_man_dffe1\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.410 " "Data Arrival Time  :     9.410" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.498 " "Data Required Time :    23.498" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.088  " "Slack              :    14.088 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721853 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.010  " "Path #1: Hold slack is 0.010 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.992      0.992  R        clock network delay " "     0.992      0.992  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.992      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\] " "     0.992      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.992      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q " "     0.992      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.092      0.100 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf " "     1.092      0.100 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.117      0.025 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout " "     1.117      0.025 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.117      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d " "     1.117      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.141      0.024 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     1.141      0.024 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      1.205  R        clock network delay " "     1.205      1.205  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131     -0.074           clock pessimism removed " "     1.131     -0.074           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.000           clock uncertainty " "     1.131      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\] " "     1.131      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.141 " "Data Arrival Time  :     1.141" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.131 " "Data Required Time :     1.131" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.010  " "Slack              :     0.010 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721863 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.087 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.087" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.087  " "Path #1: Hold slack is 0.087 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      3.238  R        clock network delay " "     3.238      3.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     3.238      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     3.238      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.458 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     3.696      0.458 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      0.262 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     3.958      0.262 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.425      4.425  R        clock network delay " "     4.425      4.425  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871     -0.554           clock pessimism removed " "     3.871     -0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.000           clock uncertainty " "     3.871      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     3.871      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.958 " "Data Arrival Time  :     3.958" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.871 " "Data Required Time :     3.871" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.087  " "Slack              :     0.087 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880721983 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880721983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.324 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.324  " "Path #1: Recovery slack is 16.324 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      3.841  R        clock network delay " "     3.841      3.841  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.841      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.841      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.240      0.399 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac " "     4.240      0.399 FF    IC  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.432      0.192 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.432      0.192 FF  CELL  inst\|cpu\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.960      2.528 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn " "     6.960      2.528 FF    IC  inst\|cpu\|cpu\|A_slow_inst_result\[21\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.176      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "     7.176      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.231      3.231  R        clock network delay " "    23.231      3.231  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.600      0.369           clock pessimism removed " "    23.600      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.500     -0.100           clock uncertainty " "    23.500     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.500      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\] " "    23.500      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_slow_inst_result\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.176 " "Data Arrival Time  :     7.176" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.500 " "Data Required Time :    23.500" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.324  " "Slack              :    16.324 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722007 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.181 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.181  " "Path #1: Recovery slack is 49.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.903      0.903  R        clock network delay " "     0.903      0.903  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.903      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.903      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.903      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.903      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.106      1.203 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.106      1.203 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.324      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.324      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.798      1.798  F        clock network delay " "    51.798      1.798  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.815      0.017           clock pessimism removed " "    51.815      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.505     -0.310           clock uncertainty " "    51.505     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.505      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.505      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.324 " "Data Arrival Time  :     2.324" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.505 " "Data Required Time :    51.505" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.181  " "Slack              :    49.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722037 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.183  " "Path #1: Removal slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.245      3.245  R        clock network delay " "     3.245      3.245  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.245      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     3.245      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.245      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     3.245      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.074      0.829 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn " "     4.074      0.829 RR    IC  inst\|sdram\|m_addr\[6\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.316      0.242 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     4.316      0.242 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      4.502  R        clock network delay " "     4.502      4.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133     -0.369           clock pessimism removed " "     4.133     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.000           clock uncertainty " "     4.133      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\] " "     4.133      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.316 " "Data Arrival Time  :     4.316" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.133 " "Data Required Time :     4.133" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Slack              :     0.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722038 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722038 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.383 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722042 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722042 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.383  " "Path #1: Removal slack is 0.383 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.865      0.865  R        clock network delay " "     0.865      0.865  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.865      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     0.865      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.865      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     0.865      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.338 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.203      0.338 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.423      0.220 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.423      0.220 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.058      1.058  R        clock network delay " "     1.058      1.058  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.040     -0.018           clock pessimism removed " "     1.040     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.040      0.000           clock uncertainty " "     1.040      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.040      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.040      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.423 " "Data Arrival Time  :     1.423" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.040 " "Data Required Time :     1.040" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.383  " "Slack              :     0.383 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1584880722043 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1584880722043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584880724575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1584880724576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5373 " "Peak virtual memory: 5373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584880724792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 13:38:44 2020 " "Processing ended: Sun Mar 22 13:38:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584880724792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584880724792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584880724792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1584880724792 ""}
